Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Wed Aug 23 23:21:49 2023
| Host              : Nathan_Macbook running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file config_mpsoc_wrapper_timing_summary_routed.rpt -pb config_mpsoc_wrapper_timing_summary_routed.pb -rpx config_mpsoc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : config_mpsoc_wrapper
| Device            : xcu55c-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           579         
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-18  Warning   Missing input or output delay                                                                          3           
TIMING-20  Warning   Non-clocked latch                                                                                      1000        
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  6           
LATCH-1    Advisory  Existing latches in the design                                                                         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (629916)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7416)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (144)

1. checking no_clock (629916)
-----------------------------
 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[28]_rep/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[29]_rep__0/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg6_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg6_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg6_reg[2]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg6_reg[2]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg6_reg[2]_rep__2/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/state_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/state_reg[2]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/state_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/state_reg[1]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/state_reg[2]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[114]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[115]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[116]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[117]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[118]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[119]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[120]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[121]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[122]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[123]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[124]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[125]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[126]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[127]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[31]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[63]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[95]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[114]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[115]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[116]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[117]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[118]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[119]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[120]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[121]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[122]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[123]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[124]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[125]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[126]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[127]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[31]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[63]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[95]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[114]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[115]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[116]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[117]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[118]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[119]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[120]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[121]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[122]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[123]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[124]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[125]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[126]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[127]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[31]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[63]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[95]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[114]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[115]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[116]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[117]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[118]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[119]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[120]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[121]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[122]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[123]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[124]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[125]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[126]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[127]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[31]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[63]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[95]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[114]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[115]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[116]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[117]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[118]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[119]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[120]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[121]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[122]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[123]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[124]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[125]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[126]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[127]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[31]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[63]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[95]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[114]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[115]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[116]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[117]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[118]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[119]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[120]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[121]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[122]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[123]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[124]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[125]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[126]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[127]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[31]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[63]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 771 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[95]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 774 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[100]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[101]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[102]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[103]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[104]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[105]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[106]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[107]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[108]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[109]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[110]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[111]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[112]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[113]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[39]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[40]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[41]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[42]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[43]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[44]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[45]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[46]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[47]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[48]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[49]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[50]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[51]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[52]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[53]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[54]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[55]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[56]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[57]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[58]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[59]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[60]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[61]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[62]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[64]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[65]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[66]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[67]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[68]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[69]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[70]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[71]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[72]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[73]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[74]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[75]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[76]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[77]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[78]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[79]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[80]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[81]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[82]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[83]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[84]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[85]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[86]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[87]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[88]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[89]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[90]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[91]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[92]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[93]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[94]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[96]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[97]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[98]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[99]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs_reg[9]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/count_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/count_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/count_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/count_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/count_reg[4]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/count_reg[5]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/count_reg[6]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/count_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/count_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/count_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/count_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/count_reg[4]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/count_reg[5]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/count_reg[6]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/count_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/count_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/count_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/count_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/count_reg[4]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/count_reg[5]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/count_reg[6]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There are 576 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/alu_op_reg[0]/Q (HIGH)

 There are 576 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/alu_op_reg[1]/Q (HIGH)

 There are 576 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/alu_op_reg[2]/Q (HIGH)

 There are 576 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/alu_op_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/count_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/count_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/count_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/count_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/count_reg[4]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/count_reg[5]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/count_reg[6]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0/DOUTBDOUT[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7416)
---------------------------------------------------
 There are 7416 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (144)
------------------------------
 There are 144 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.190        0.000                      0                22680        0.018        0.000                      0                22680        4.458        0.000                       0                  7421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                 ------------       ----------      --------------
config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}     33.333          30.000          
  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}     33.333          30.000          
  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}     66.666          15.000          
refclk_clk_p                                                          {0.000 5.000}      10.000          100.000         
  clk_out1_config_mpsoc_clk_wiz_1_1                                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.593        0.000                      0                  228        0.018        0.000                      0                  228       16.134        0.000                       0                   234  
  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       28.194        0.000                      0                   47        0.129        0.000                      0                   47       33.058        0.000                       0                    40  
refclk_clk_p                                                                                                                                                                                                        4.550        0.000                       0                     1  
  clk_out1_config_mpsoc_clk_wiz_1_1                                     4.190        0.000                      0                22405        0.019        0.000                      0                22405        4.458        0.000                       0                  7146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.593ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.512ns  (logic 0.301ns (11.982%)  route 2.211ns (88.018%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 37.174 - 33.333 ) 
    Source Clock Delay      (SCD):    10.247ns = ( 26.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.189ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.134ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.841ns
    Common Clock Delay      (CCD):    2.946ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.029ns (routing 0.917ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.832ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226    24.792    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.884 f  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.029    26.913    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y241       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    26.992 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.113    27.105    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X137Y240       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    27.228 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.921    29.149    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X135Y138       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099    29.248 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.177    29.425    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X135Y138       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570    35.368    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.447 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.727    37.174    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X135Y138       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              6.189    43.363    
                         inter-SLR compensation      -0.134    43.229    
                         clock uncertainty           -0.235    42.993    
    SLICE_X135Y138       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    43.018    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         43.018    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                 13.593    

Slack (MET) :             13.618ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.491ns  (logic 0.350ns (14.052%)  route 2.141ns (85.948%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 37.178 - 33.333 ) 
    Source Clock Delay      (SCD):    10.247ns = ( 26.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.189ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.135ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.845ns
    Common Clock Delay      (CCD):    2.946ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.029ns (routing 0.917ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.832ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226    24.792    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.884 f  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.029    26.913    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y241       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    26.992 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.113    27.105    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X137Y240       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    27.228 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.979    29.207    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X135Y137       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148    29.355 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.049    29.404    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X135Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570    35.368    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.447 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.731    37.178    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X135Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              6.189    43.367    
                         inter-SLR compensation      -0.135    43.232    
                         clock uncertainty           -0.235    42.997    
    SLICE_X135Y137       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    43.022    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         43.022    
                         arrival time                         -29.404    
  -------------------------------------------------------------------
                         slack                                 13.618    

Slack (MET) :             13.646ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.463ns  (logic 0.325ns (13.197%)  route 2.138ns (86.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 37.178 - 33.333 ) 
    Source Clock Delay      (SCD):    10.247ns = ( 26.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.189ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.135ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.845ns
    Common Clock Delay      (CCD):    2.946ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.029ns (routing 0.917ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.832ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226    24.792    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.884 f  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.029    26.913    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y241       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    26.992 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.113    27.105    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X137Y240       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    27.228 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.975    29.203    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X135Y137       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    29.326 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.050    29.376    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X135Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570    35.368    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.447 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.731    37.178    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X135Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              6.189    43.367    
                         inter-SLR compensation      -0.135    43.232    
                         clock uncertainty           -0.235    42.997    
    SLICE_X135Y137       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    43.022    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         43.022    
                         arrival time                         -29.376    
  -------------------------------------------------------------------
                         slack                                 13.646    

Slack (MET) :             13.653ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.452ns  (logic 0.352ns (14.355%)  route 2.100ns (85.645%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 37.174 - 33.333 ) 
    Source Clock Delay      (SCD):    10.247ns = ( 26.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.189ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.134ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.841ns
    Common Clock Delay      (CCD):    2.946ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.029ns (routing 0.917ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.832ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226    24.792    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.884 f  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.029    26.913    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y241       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    26.992 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.113    27.105    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X137Y240       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    27.228 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.936    29.164    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X135Y138       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    29.314 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.051    29.365    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X135Y138       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570    35.368    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.447 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.727    37.174    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X135Y138       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              6.189    43.363    
                         inter-SLR compensation      -0.134    43.229    
                         clock uncertainty           -0.235    42.993    
    SLICE_X135Y138       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    43.018    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         43.018    
                         arrival time                         -29.365    
  -------------------------------------------------------------------
                         slack                                 13.653    

Slack (MET) :             13.734ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.375ns  (logic 0.252ns (10.612%)  route 2.123ns (89.388%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 37.178 - 33.333 ) 
    Source Clock Delay      (SCD):    10.247ns = ( 26.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.189ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.135ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.845ns
    Common Clock Delay      (CCD):    2.946ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.029ns (routing 0.917ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.832ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226    24.792    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.884 f  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.029    26.913    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y241       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    26.992 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.113    27.105    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X137Y240       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    27.228 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.961    29.189    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X135Y137       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    29.239 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.049    29.288    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X135Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570    35.368    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.447 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.731    37.178    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X135Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              6.189    43.367    
                         inter-SLR compensation      -0.135    43.232    
                         clock uncertainty           -0.235    42.997    
    SLICE_X135Y137       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    43.022    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         43.022    
                         arrival time                         -29.288    
  -------------------------------------------------------------------
                         slack                                 13.734    

Slack (MET) :             13.752ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.357ns  (logic 0.268ns (11.372%)  route 2.089ns (88.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 37.178 - 33.333 ) 
    Source Clock Delay      (SCD):    10.247ns = ( 26.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.189ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.135ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.845ns
    Common Clock Delay      (CCD):    2.946ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.029ns (routing 0.917ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.832ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226    24.792    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.884 f  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.029    26.913    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y241       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    26.992 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.113    27.105    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X137Y240       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    27.228 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.961    29.189    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X135Y137       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066    29.255 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.015    29.270    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X135Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570    35.368    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.447 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.731    37.178    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X135Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              6.189    43.367    
                         inter-SLR compensation      -0.135    43.232    
                         clock uncertainty           -0.235    42.997    
    SLICE_X135Y137       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    43.022    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         43.022    
                         arrival time                         -29.270    
  -------------------------------------------------------------------
                         slack                                 13.752    

Slack (MET) :             14.230ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.882ns  (logic 0.301ns (15.994%)  route 1.581ns (84.006%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 37.182 - 33.333 ) 
    Source Clock Delay      (SCD):    10.247ns = ( 26.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.189ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.135ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.849ns
    Common Clock Delay      (CCD):    2.946ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.029ns (routing 0.917ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.832ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226    24.792    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.884 f  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.029    26.913    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y241       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    26.992 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.113    27.105    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X137Y240       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    27.228 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.419    28.647    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X134Y137       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    28.746 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.049    28.795    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X134Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570    35.368    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.447 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.735    37.182    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X134Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              6.189    43.371    
                         inter-SLR compensation      -0.135    43.235    
                         clock uncertainty           -0.235    43.000    
    SLICE_X134Y137       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    43.025    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                         -28.795    
  -------------------------------------------------------------------
                         slack                                 14.230    

Slack (MET) :             14.253ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.859ns  (logic 0.312ns (16.783%)  route 1.547ns (83.217%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 37.182 - 33.333 ) 
    Source Clock Delay      (SCD):    10.247ns = ( 26.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.189ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.135ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.849ns
    Common Clock Delay      (CCD):    2.946ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.029ns (routing 0.917ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.832ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226    24.792    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.884 f  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.029    26.913    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y241       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    26.992 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.113    27.105    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X137Y240       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    27.228 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.419    28.647    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X134Y137       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110    28.757 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.015    28.772    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X134Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570    35.368    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.447 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.735    37.182    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X134Y137       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              6.189    43.371    
                         inter-SLR compensation      -0.135    43.235    
                         clock uncertainty           -0.235    43.000    
    SLICE_X134Y137       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    43.025    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                         -28.772    
  -------------------------------------------------------------------
                         slack                                 14.253    

Slack (MET) :             15.413ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.350ns (37.905%)  route 0.573ns (62.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 20.574 - 16.667 ) 
    Source Clock Delay      (SCD):    10.248ns
    Clock Pessimism Removal (CPR):    6.306ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.030ns (routing 0.917ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.832ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226     8.126    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.218 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.030    10.248    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y241       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.325 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.328    10.653    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X136Y241       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    10.802 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.048    10.850    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X136Y241       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    10.974 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.197    11.171    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570    18.701    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    18.781 f  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.794    20.574    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.306    26.880    
                         clock uncertainty           -0.235    26.645    
    SLICE_X137Y241       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    26.584    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         26.584    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                 15.413    

Slack (MET) :             15.724ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.636ns  (logic 0.278ns (43.727%)  route 0.358ns (56.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 37.240 - 33.333 ) 
    Source Clock Delay      (SCD):    10.247ns = ( 26.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.244ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.029ns (routing 0.917ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.832ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226    24.792    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.884 f  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.029    26.913    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y241       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    26.992 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.160    27.152    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X137Y240       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100    27.252 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.149    27.401    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X136Y241       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    27.500 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.049    27.549    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X136Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570    35.368    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.447 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.793    37.240    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X136Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              6.244    43.484    
                         clock uncertainty           -0.235    43.248    
    SLICE_X136Y241       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    43.273    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         43.273    
                         arrival time                         -27.549    
  -------------------------------------------------------------------
                         slack                                 15.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.764%)  route 0.116ns (66.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.248ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    6.244ns
  Clock Net Delay (Source):      1.795ns (routing 0.832ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.917ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570     2.035    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.114 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.795     3.909    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X136Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y241       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.968 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.116     4.083    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226     8.126    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.218 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.030    10.248    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X137Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                         clock pessimism             -6.244     4.004    
    SLICE_X137Y241       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     4.066    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.066    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.850%)  route 0.038ns (49.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.725ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    5.944ns
  Clock Net Delay (Source):      1.108ns (routing 0.501ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.558ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.150     1.615    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.667 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.108     2.775    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X135Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y241       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.814 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/Q
                         net (fo=3, routed)           0.038     2.852    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[15]
    SLICE_X135Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.514     7.414    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.475 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.250     8.725    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X135Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/C
                         clock pessimism             -5.944     2.781    
    SLICE_X135Y241       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.828    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.711ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    5.943ns
  Clock Net Delay (Source):      1.095ns (routing 0.501ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.558ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.150     1.615    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.667 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.095     2.762    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X140Y243       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y243       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.801 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.039     2.840    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X140Y243       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.514     7.414    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.475 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.236     8.711    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X140Y243       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -5.943     2.768    
    SLICE_X140Y243       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.815    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.720ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    5.944ns
  Clock Net Delay (Source):      1.104ns (routing 0.501ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.558ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.150     1.615    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.667 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.104     2.771    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X137Y247       FDPE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y247       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.808 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.041     2.849    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X137Y247       FDPE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.514     7.414    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.475 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.245     8.720    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X137Y247       FDPE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -5.944     2.777    
    SLICE_X137Y247       FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.824    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.728ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    5.949ns
  Clock Net Delay (Source):      1.107ns (routing 0.501ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.558ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.150     1.615    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.667 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.107     2.774    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X146Y123       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y123       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.812 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.041     2.853    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X146Y123       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.514     7.414    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.475 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.253     8.728    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X146Y123       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -5.949     2.780    
    SLICE_X146Y123       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.827    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    5.949ns
  Clock Net Delay (Source):      1.106ns (routing 0.501ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.558ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.150     1.615    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.667 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.106     2.773    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X146Y128       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y128       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.812 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.042     2.853    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X146Y128       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.514     7.414    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.475 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.252     8.727    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X146Y128       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -5.949     2.779    
    SLICE_X146Y128       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.826    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.038ns (46.860%)  route 0.043ns (53.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.689ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    5.945ns
  Clock Net Delay (Source):      1.072ns (routing 0.501ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.558ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.150     1.615    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.667 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.072     2.739    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X145Y122       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y122       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.777 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.043     2.820    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X145Y122       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.514     7.414    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.475 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.214     8.689    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X145Y122       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -5.945     2.745    
    SLICE_X145Y122       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.792    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.038ns (45.959%)  route 0.045ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.688ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    5.945ns
  Clock Net Delay (Source):      1.071ns (routing 0.501ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.558ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.150     1.615    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.667 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.071     2.738    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X145Y129       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.776 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.045     2.820    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X145Y129       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.514     7.414    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.475 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.213     8.688    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X145Y129       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                         clock pessimism             -5.945     2.744    
    SLICE_X145Y129       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.791    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.058ns (39.889%)  route 0.087ns (60.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.176ns
    Source Clock Delay      (SCD):    3.832ns
    Clock Pessimism Removal (CPR):    6.291ns
  Clock Net Delay (Source):      1.718ns (routing 0.832ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.917ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570     2.035    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.114 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.718     3.832    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X142Y135       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y135       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.890 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.087     3.977    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226     8.126    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.218 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.958    10.176    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
                         clock pessimism             -6.291     3.884    
    SLICE_X142Y134       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.946    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           3.977    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.246ns
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    6.296ns
  Clock Net Delay (Source):      1.788ns (routing 0.832ns, distribution 0.956ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.917ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.570     2.035    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.114 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         1.788     3.902    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X137Y247       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y247       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.960 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.085     4.045    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X137Y246       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.226     8.126    config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.218 r  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=233, routed)         2.028    10.246    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLR Crossing[0->1]   
    SLICE_X137Y246       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -6.296     3.949    
    SLICE_X137Y246       FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.009    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -4.009    
                         arrival time                           4.045    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.290         33.333      32.043     BUFGCTRL_X0Y15  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X133Y137  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X133Y137  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y246  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X137Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       28.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.194ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.441ns  (logic 0.483ns (14.039%)  route 2.958ns (85.961%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 68.343 - 66.666 ) 
    Source Clock Delay      (SCD):    8.040ns = ( 41.373 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.058ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.677ns
    Common Clock Delay      (CCD):    1.291ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.940    41.373    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.452 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    42.134    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.267 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           1.057    43.324    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLR Crossing[1->0]   
    SLICE_X138Y180       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    43.446 f  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.308    43.754    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X138Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    43.903 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.911    44.813    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.212    68.343    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              5.019    73.362    
                         inter-SLR compensation      -0.058    73.304    
                         clock uncertainty           -0.235    73.069    
    SLICE_X142Y134       FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    73.008    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         73.008    
                         arrival time                         -44.813    
  -------------------------------------------------------------------
                         slack                                 28.194    

Slack (MET) :             28.194ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.441ns  (logic 0.483ns (14.039%)  route 2.958ns (85.961%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 68.343 - 66.666 ) 
    Source Clock Delay      (SCD):    8.040ns = ( 41.373 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.058ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.677ns
    Common Clock Delay      (CCD):    1.291ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.940    41.373    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.452 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    42.134    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.267 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           1.057    43.324    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLR Crossing[1->0]   
    SLICE_X138Y180       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    43.446 f  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.308    43.754    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X138Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    43.903 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.911    44.813    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.212    68.343    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.019    73.362    
                         inter-SLR compensation      -0.058    73.304    
                         clock uncertainty           -0.235    73.069    
    SLICE_X142Y134       FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    73.008    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         73.008    
                         arrival time                         -44.813    
  -------------------------------------------------------------------
                         slack                                 28.194    

Slack (MET) :             28.194ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.441ns  (logic 0.483ns (14.039%)  route 2.958ns (85.961%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 68.343 - 66.666 ) 
    Source Clock Delay      (SCD):    8.040ns = ( 41.373 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.058ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.677ns
    Common Clock Delay      (CCD):    1.291ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.940    41.373    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.452 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    42.134    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.267 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           1.057    43.324    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLR Crossing[1->0]   
    SLICE_X138Y180       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    43.446 f  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.308    43.754    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X138Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    43.903 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.911    44.813    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.212    68.343    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              5.019    73.362    
                         inter-SLR compensation      -0.058    73.304    
                         clock uncertainty           -0.235    73.069    
    SLICE_X142Y134       FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    73.008    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         73.008    
                         arrival time                         -44.813    
  -------------------------------------------------------------------
                         slack                                 28.194    

Slack (MET) :             28.195ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.441ns  (logic 0.483ns (14.039%)  route 2.958ns (85.961%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 68.343 - 66.666 ) 
    Source Clock Delay      (SCD):    8.040ns = ( 41.373 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.058ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.677ns
    Common Clock Delay      (CCD):    1.291ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.940    41.373    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.452 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    42.134    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.267 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           1.057    43.324    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLR Crossing[1->0]   
    SLICE_X138Y180       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    43.446 f  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.308    43.754    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X138Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    43.903 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.911    44.813    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.212    68.343    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              5.019    73.362    
                         inter-SLR compensation      -0.058    73.304    
                         clock uncertainty           -0.235    73.069    
    SLICE_X142Y134       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    73.009    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         73.009    
                         arrival time                         -44.813    
  -------------------------------------------------------------------
                         slack                                 28.195    

Slack (MET) :             28.195ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.441ns  (logic 0.483ns (14.039%)  route 2.958ns (85.961%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 68.343 - 66.666 ) 
    Source Clock Delay      (SCD):    8.040ns = ( 41.373 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.058ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.677ns
    Common Clock Delay      (CCD):    1.291ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.940    41.373    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.452 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    42.134    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.267 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           1.057    43.324    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLR Crossing[1->0]   
    SLICE_X138Y180       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    43.446 f  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.308    43.754    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X138Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    43.903 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.911    44.813    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.212    68.343    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X142Y134       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.019    73.362    
                         inter-SLR compensation      -0.058    73.304    
                         clock uncertainty           -0.235    73.069    
    SLICE_X142Y134       FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    73.009    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         73.009    
                         arrival time                         -44.813    
  -------------------------------------------------------------------
                         slack                                 28.195    

Slack (MET) :             28.368ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.317ns  (logic 0.483ns (14.563%)  route 2.834ns (85.437%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 68.401 - 66.666 ) 
    Source Clock Delay      (SCD):    8.040ns = ( 41.373 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.067ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.735ns
    Common Clock Delay      (CCD):    1.291ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.940    41.373    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.452 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    42.134    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.267 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           1.057    43.324    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLR Crossing[1->0]   
    SLICE_X138Y180       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    43.446 f  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.308    43.754    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X138Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    43.903 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.787    44.690    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X139Y135       FDCE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.270    68.401    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X139Y135       FDCE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              5.019    73.420    
                         inter-SLR compensation      -0.067    73.354    
                         clock uncertainty           -0.235    73.118    
    SLICE_X139Y135       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.057    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.057    
                         arrival time                         -44.690    
  -------------------------------------------------------------------
                         slack                                 28.368    

Slack (MET) :             28.491ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.176ns  (logic 0.483ns (15.209%)  route 2.693ns (84.790%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 68.380 - 66.666 ) 
    Source Clock Delay      (SCD):    8.040ns = ( 41.373 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.063ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.714ns
    Common Clock Delay      (CCD):    1.291ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.940    41.373    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.452 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    42.134    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.267 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           1.057    43.324    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLR Crossing[1->0]   
    SLICE_X138Y180       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    43.446 f  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.308    43.754    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X138Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    43.903 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.646    44.549    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X137Y136       FDCE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.249    68.380    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X137Y136       FDCE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              5.019    73.399    
                         inter-SLR compensation      -0.063    73.336    
                         clock uncertainty           -0.235    73.100    
    SLICE_X137Y136       FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    73.039    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.039    
                         arrival time                         -44.549    
  -------------------------------------------------------------------
                         slack                                 28.491    

Slack (MET) :             28.610ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.060ns  (logic 0.483ns (15.785%)  route 2.577ns (84.215%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 68.384 - 66.666 ) 
    Source Clock Delay      (SCD):    8.040ns = ( 41.373 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.064ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.718ns
    Common Clock Delay      (CCD):    1.291ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.940    41.373    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.452 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    42.134    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.267 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           1.057    43.324    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLR Crossing[1->0]   
    SLICE_X138Y180       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    43.446 f  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.308    43.754    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X138Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    43.903 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.530    44.433    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X139Y137       FDCE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.253    68.384    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X139Y137       FDCE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              5.019    73.403    
                         inter-SLR compensation      -0.064    73.339    
                         clock uncertainty           -0.235    73.104    
    SLICE_X139Y137       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.043    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.043    
                         arrival time                         -44.433    
  -------------------------------------------------------------------
                         slack                                 28.610    

Slack (MET) :             28.613ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.055ns  (logic 0.483ns (15.811%)  route 2.572ns (84.189%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 68.380 - 66.666 ) 
    Source Clock Delay      (SCD):    8.040ns = ( 41.373 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.063ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.714ns
    Common Clock Delay      (CCD):    1.291ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.940    41.373    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.452 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    42.134    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.267 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           1.057    43.324    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLR Crossing[1->0]   
    SLICE_X138Y180       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    43.446 f  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.308    43.754    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X138Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    43.903 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.525    44.428    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X140Y137       FDCE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.249    68.380    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X140Y137       FDCE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              5.019    73.399    
                         inter-SLR compensation      -0.063    73.336    
                         clock uncertainty           -0.235    73.100    
    SLICE_X140Y137       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    73.040    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.040    
                         arrival time                         -44.428    
  -------------------------------------------------------------------
                         slack                                 28.613    

Slack (MET) :             28.658ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.058ns  (logic 0.499ns (16.315%)  route 2.559ns (83.685%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 68.439 - 66.666 ) 
    Source Clock Delay      (SCD):    8.040ns = ( 41.373 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.072ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.773ns
    Common Clock Delay      (CCD):    1.291ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.940    41.373    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.452 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    42.134    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.267 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           1.057    43.324    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLR Crossing[1->0]   
    SLICE_X138Y180       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    43.446 f  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.309    43.755    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X138Y161       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.165    43.920 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.512    44.431    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X137Y138       FDCE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.308    68.439    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X137Y138       FDCE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              5.019    73.458    
                         inter-SLR compensation      -0.072    73.386    
                         clock uncertainty           -0.235    73.150    
    SLICE_X137Y138       FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    73.089    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         73.089    
                         arrival time                         -44.431    
  -------------------------------------------------------------------
                         slack                                 28.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.991ns  (logic 0.093ns (9.386%)  route 0.898ns (90.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.198ns = ( 41.531 - 33.333 ) 
    Source Clock Delay      (SCD):    2.305ns = ( 35.638 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.840    35.638    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X140Y242       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y242       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058    35.696 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.298    35.993    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X140Y242       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035    36.028 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.600    36.628    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.098    41.531    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -5.019    36.512    
    SLICE_X137Y242       FDRE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.013    36.499    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -36.499    
                         arrival time                          36.628    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.991ns  (logic 0.093ns (9.386%)  route 0.898ns (90.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.198ns = ( 41.531 - 33.333 ) 
    Source Clock Delay      (SCD):    2.305ns = ( 35.638 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.840    35.638    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X140Y242       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y242       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058    35.696 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.298    35.993    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X140Y242       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035    36.028 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.600    36.628    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.098    41.531    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -5.019    36.512    
    SLICE_X137Y242       FDRE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.013    36.499    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -36.499    
                         arrival time                          36.628    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.991ns  (logic 0.093ns (9.386%)  route 0.898ns (90.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.198ns = ( 41.531 - 33.333 ) 
    Source Clock Delay      (SCD):    2.305ns = ( 35.638 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.840    35.638    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X140Y242       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y242       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058    35.696 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.298    35.993    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X140Y242       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035    36.028 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.600    36.628    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.098    41.531    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -5.019    36.512    
    SLICE_X137Y242       FDRE (Hold_CFF2_SLICEM_C_CE)
                                                     -0.013    36.499    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -36.499    
                         arrival time                          36.628    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.991ns  (logic 0.093ns (9.386%)  route 0.898ns (90.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.198ns = ( 41.531 - 33.333 ) 
    Source Clock Delay      (SCD):    2.305ns = ( 35.638 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.840    35.638    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X140Y242       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y242       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058    35.696 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.298    35.993    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X140Y242       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035    36.028 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.600    36.628    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.098    41.531    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -5.019    36.512    
    SLICE_X137Y242       FDRE (Hold_AFF_SLICEM_C_CE)
                                                     -0.014    36.498    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -36.498    
                         arrival time                          36.628    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.991ns  (logic 0.093ns (9.386%)  route 0.898ns (90.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.198ns = ( 41.531 - 33.333 ) 
    Source Clock Delay      (SCD):    2.305ns = ( 35.638 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.840    35.638    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X140Y242       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y242       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058    35.696 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.298    35.993    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X140Y242       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035    36.028 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.600    36.628    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.098    41.531    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -5.019    36.512    
    SLICE_X137Y242       FDRE (Hold_BFF_SLICEM_C_CE)
                                                     -0.014    36.498    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -36.498    
                         arrival time                          36.628    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.991ns  (logic 0.093ns (9.386%)  route 0.898ns (90.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.198ns = ( 41.531 - 33.333 ) 
    Source Clock Delay      (SCD):    2.305ns = ( 35.638 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.840    35.638    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X140Y242       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y242       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058    35.696 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.298    35.993    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X140Y242       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035    36.028 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.600    36.628    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.098    41.531    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X137Y242       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -5.019    36.512    
    SLICE_X137Y242       FDRE (Hold_CFF_SLICEM_C_CE)
                                                     -0.014    36.498    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -36.498    
                         arrival time                          36.628    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.089ns (12.732%)  route 0.610ns (87.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.148ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    5.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.363     1.828    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X135Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y241       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.869 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.604     2.473    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X135Y241       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     2.521 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     2.527    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X135Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.048     7.148    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X135Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -5.314     1.834    
    SLICE_X135Y241       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.881    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.790ns  (logic 0.061ns (7.721%)  route 0.729ns (92.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.169ns = ( 40.502 - 33.333 ) 
    Source Clock Delay      (SCD):    1.852ns = ( 35.185 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.387    35.185    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X140Y242       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y242       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    35.224 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.224    35.448    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X140Y242       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022    35.470 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.505    35.975    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X138Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.069    40.502    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -5.276    35.226    
    SLICE_X138Y241       FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    35.219    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -35.219    
                         arrival time                          35.975    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.790ns  (logic 0.061ns (7.721%)  route 0.729ns (92.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.169ns = ( 40.502 - 33.333 ) 
    Source Clock Delay      (SCD):    1.852ns = ( 35.185 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.387    35.185    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X140Y242       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y242       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    35.224 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.224    35.448    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X140Y242       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022    35.470 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.505    35.975    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X138Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.069    40.502    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y241       FDRE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -5.276    35.226    
    SLICE_X138Y241       FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    35.218    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -35.218    
                         arrival time                          35.975    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.893ns  (logic 0.099ns (11.088%)  route 0.794ns (88.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.095ns = ( 40.428 - 33.333 ) 
    Source Clock Delay      (SCD):    1.789ns = ( 35.122 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.324    35.122    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    35.161 f  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.355    35.515    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X138Y240       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060    35.575 r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.439    36.014    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.995    40.428    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X138Y240       FDCE                                         r  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -5.300    35.128    
    SLICE_X138Y240       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046    35.174    config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -35.174    
                         arrival time                          36.014    
  -------------------------------------------------------------------
                         slack                                  0.841    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         66.666      66.116     SLICE_X138Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         66.666      66.116     SLICE_X138Y241  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X140Y242  config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  refclk_clk_p
  To Clock:  refclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { refclk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y1  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_config_mpsoc_clk_wiz_1_1
  To Clock:  clk_out1_config_mpsoc_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@10.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.518ns (9.827%)  route 4.753ns (90.173%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 13.062 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.212     2.682    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X126Y107       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y107       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.760 f  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=6, routed)           0.354     3.115    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___85_i_1[0]
    SLICE_X127Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.261 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___74_i_2/O
                         net (fo=120, routed)         1.455     4.715    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0_47
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.863 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/i___170_i_2__2/O
                         net (fo=168, routed)         2.620     7.484    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/wea27_out
    SLICE_X120Y81        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     7.630 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_53__5/O
                         net (fo=2, routed)           0.324     7.953    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/WEA[0]
    RAMB18_X8Y31         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BK43                                              0.000    10.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.063    13.062    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/s00_axi_aclk
    RAMB18_X8Y31         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.456    12.605    
                         clock uncertainty           -0.068    12.537    
    RAMB18_X8Y31         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_WEA[1])
                                                     -0.394    12.143    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.143    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@10.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.518ns (9.833%)  route 4.750ns (90.167%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 13.062 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.212     2.682    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X126Y107       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y107       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.760 f  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=6, routed)           0.354     3.115    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___85_i_1[0]
    SLICE_X127Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.261 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___74_i_2/O
                         net (fo=120, routed)         1.455     4.715    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0_47
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.863 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/i___170_i_2__2/O
                         net (fo=168, routed)         2.620     7.484    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/wea27_out
    SLICE_X120Y81        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     7.630 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_53__5/O
                         net (fo=2, routed)           0.321     7.950    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/WEA[0]
    RAMB18_X8Y31         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BK43                                              0.000    10.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.063    13.062    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/s00_axi_aclk
    RAMB18_X8Y31         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.456    12.605    
                         clock uncertainty           -0.068    12.537    
    RAMB18_X8Y31         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_WEA[0])
                                                     -0.394    12.143    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.143    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@10.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 0.422ns (7.841%)  route 4.960ns (92.159%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.212     2.682    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X126Y107       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y107       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.760 f  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=6, routed)           0.354     3.115    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___85_i_1[0]
    SLICE_X127Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.261 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___74_i_2/O
                         net (fo=120, routed)         1.455     4.715    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0_47
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.863 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/i___170_i_2__2/O
                         net (fo=168, routed)         2.816     7.679    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/wea27_out
    SLICE_X120Y73        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     7.729 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_6__5/O
                         net (fo=1, routed)           0.335     8.064    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ADDRARDADDR[4]
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BK43                                              0.000    10.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.065    13.064    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/s00_axi_aclk
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.456    12.607    
                         clock uncertainty           -0.068    12.539    
    RAMB18_X8Y28         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.267    12.272    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@10.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.518ns (9.662%)  route 4.843ns (90.338%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 13.068 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.155ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.212     2.682    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X126Y107       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y107       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.760 f  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=6, routed)           0.354     3.115    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___85_i_1[0]
    SLICE_X127Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.261 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___74_i_2/O
                         net (fo=120, routed)         1.455     4.715    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0_47
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.863 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/i___170_i_2__2/O
                         net (fo=168, routed)         2.829     7.692    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/wea27_out
    SLICE_X120Y73        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.838 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_14__5/O
                         net (fo=1, routed)           0.205     8.043    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ADDRBWRADDR[6]
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BK43                                              0.000    10.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.069    13.068    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/s00_axi_aclk
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.456    12.611    
                         clock uncertainty           -0.068    12.543    
    RAMB18_X8Y28         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.282    12.261    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@10.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.423ns (7.909%)  route 4.926ns (92.091%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.212     2.682    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X126Y107       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y107       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.760 f  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=6, routed)           0.354     3.115    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___85_i_1[0]
    SLICE_X127Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.261 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___74_i_2/O
                         net (fo=120, routed)         1.455     4.715    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0_47
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.863 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/i___170_i_2__2/O
                         net (fo=168, routed)         2.911     7.774    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/wea27_out
    SLICE_X120Y72        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     7.825 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_9__5/O
                         net (fo=1, routed)           0.206     8.031    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ADDRARDADDR[1]
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BK43                                              0.000    10.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.065    13.064    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/s00_axi_aclk
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.456    12.607    
                         clock uncertainty           -0.068    12.539    
    RAMB18_X8Y28         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.285    12.254    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@10.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.460ns (8.629%)  route 4.871ns (91.371%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 13.062 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.212     2.682    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X126Y107       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y107       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.760 f  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=6, routed)           0.354     3.115    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___85_i_1[0]
    SLICE_X127Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.261 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___74_i_2/O
                         net (fo=120, routed)         1.455     4.715    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0_47
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.863 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/i___170_i_2__2/O
                         net (fo=168, routed)         2.611     7.474    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/wea27_out
    SLICE_X120Y84        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     7.562 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_13__5/O
                         net (fo=1, routed)           0.451     8.013    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ADDRBWRADDR[7]
    RAMB18_X8Y31         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BK43                                              0.000    10.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.063    13.062    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/s00_axi_aclk
    RAMB18_X8Y31         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.456    12.605    
                         clock uncertainty           -0.068    12.537    
    RAMB18_X8Y31         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.284    12.253    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@10.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.496ns (9.272%)  route 4.853ns (90.728%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.212     2.682    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X126Y107       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y107       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.760 f  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=6, routed)           0.354     3.115    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___85_i_1[0]
    SLICE_X127Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.261 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___74_i_2/O
                         net (fo=120, routed)         1.455     4.715    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0_47
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.863 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/i___170_i_2__2/O
                         net (fo=168, routed)         2.815     7.679    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/wea27_out
    SLICE_X120Y72        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     7.803 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_8__5/O
                         net (fo=1, routed)           0.229     8.032    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ADDRARDADDR[2]
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BK43                                              0.000    10.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.065    13.064    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/s00_axi_aclk
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.456    12.607    
                         clock uncertainty           -0.068    12.539    
    RAMB18_X8Y28         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.260    12.279    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@10.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 0.470ns (8.840%)  route 4.847ns (91.160%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 13.062 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.212     2.682    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X126Y107       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y107       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.760 f  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=6, routed)           0.354     3.115    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___85_i_1[0]
    SLICE_X127Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.261 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___74_i_2/O
                         net (fo=120, routed)         1.455     4.715    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0_47
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.863 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/i___170_i_2__2/O
                         net (fo=168, routed)         2.667     7.530    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/wea27_out
    SLICE_X120Y84        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.628 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_1__5/O
                         net (fo=1, routed)           0.371     7.999    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ADDRARDADDR[9]
    RAMB18_X8Y31         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BK43                                              0.000    10.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.063    13.062    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/s00_axi_aclk
    RAMB18_X8Y31         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.456    12.605    
                         clock uncertainty           -0.068    12.537    
    RAMB18_X8Y31         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.287    12.250    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@10.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.470ns (9.074%)  route 4.709ns (90.926%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.212     2.682    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X126Y107       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y107       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.760 f  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=6, routed)           0.354     3.115    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___85_i_1[0]
    SLICE_X127Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.261 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___74_i_2/O
                         net (fo=120, routed)         1.455     4.715    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0_47
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.863 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/i___170_i_2__2/O
                         net (fo=168, routed)         2.709     7.573    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/wea27_out
    SLICE_X119Y72        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.671 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_53__5/O
                         net (fo=2, routed)           0.191     7.862    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/WEA[0]
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BK43                                              0.000    10.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.065    13.064    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/s00_axi_aclk
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.456    12.607    
                         clock uncertainty           -0.068    12.539    
    RAMB18_X8Y28         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[1])
                                                     -0.394    12.145    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.145    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@10.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.470ns (9.081%)  route 4.706ns (90.919%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.212     2.682    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X126Y107       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y107       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.760 f  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=6, routed)           0.354     3.115    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___85_i_1[0]
    SLICE_X127Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.261 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[1].block/regfile/i___74_i_2/O
                         net (fo=120, routed)         1.455     4.715    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0_47
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.863 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/i___170_i_2__2/O
                         net (fo=168, routed)         2.709     7.573    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/wea27_out
    SLICE_X119Y72        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.671 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_53__5/O
                         net (fo=2, routed)           0.187     7.858    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/WEA[0]
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BK43                                              0.000    10.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    11.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.065    13.064    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/s00_axi_aclk
    RAMB18_X8Y28         RAMB18E2                                     r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.456    12.607    
                         clock uncertainty           -0.068    12.539    
    RAMB18_X8Y28         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.394    12.145    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.145    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_10_10/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.058ns (18.645%)  route 0.253ns (81.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      1.093ns (routing 0.155ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.171ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     0.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.093     3.091    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X137Y118       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.149 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[10]/Q
                         net (fo=9, routed)           0.253     3.402    config_mpsoc_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_10_10/D
    SLICE_X137Y120       RAMD32                                       r  config_mpsoc_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_10_10/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.323     2.793    config_mpsoc_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_10_10/WCLK
    SLICE_X137Y120       RAMD32                                       r  config_mpsoc_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_10_10/DP/CLK
                         clock pessimism              0.513     3.306    
    SLICE_X137Y120       RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     3.384    config_mpsoc_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_10_10/DP
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.060ns (21.201%)  route 0.223ns (78.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      1.099ns (routing 0.155ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.171ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     0.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.099     3.098    config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X138Y119       FDRE                                         r  config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y119       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.158 r  config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.223     3.381    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[5]
    SLICE_X138Y120       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.319     2.789    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X138Y120       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/C
                         clock pessimism              0.513     3.302    
    SLICE_X138Y120       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.362    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.636%)  route 0.096ns (54.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.137ns (routing 0.155ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.171ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     0.745 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.785    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.785 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.129    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.759 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.975    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.999 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.137     3.136    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Clk
    SLICE_X138Y132       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y132       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.194 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.074     3.268    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/EX_Reset_DFF.PC_EX_DFF/msr_I[0]
    SLICE_X136Y133       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     3.291 r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/EX_Reset_DFF.PC_EX_DFF/data_rd_reg[28]_i_1/O
                         net (fo=1, routed)           0.022     3.313    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/D[2]
    SLICE_X136Y133       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.324    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.197 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.442    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.470 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        1.307     2.777    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X136Y133       FDRE                                         r  config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                         clock pessimism              0.455     3.232    
    SLICE_X136Y133       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.292    config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/q1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/q0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      0.744ns (routing 0.096ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.764    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.994 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.140    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.157 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.744     1.901    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/s00_axi_aclk
    SLICE_X110Y106       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/q1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.940 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/q1_reg_reg[3]/Q
                         net (fo=3, routed)           0.035     1.975    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/q1_reg[3]
    SLICE_X110Y106       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/q0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.928    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.633 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.799    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.818 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.845     1.664    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/s00_axi_aclk
    SLICE_X110Y106       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/q0_reg_reg[3]/C
                         clock pessimism              0.243     1.907    
    SLICE_X110Y106       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.954    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/q0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/q1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/q0_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.764    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.994 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.140    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.157 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.745     1.901    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/s00_axi_aclk
    SLICE_X103Y103       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/q1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.940 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/q1_reg_reg[1]/Q
                         net (fo=3, routed)           0.035     1.975    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/q1_reg[1]
    SLICE_X103Y103       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/q0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.928    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.633 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.799    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.818 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.845     1.663    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/s00_axi_aclk
    SLICE_X103Y103       FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/q0_reg_reg[1]/C
                         clock pessimism              0.244     1.907    
    SLICE_X103Y103       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.954    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/q0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      0.697ns (routing 0.096ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.108ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.764    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.994 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.140    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.157 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.697     1.853    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/s00_axi_aclk
    SLICE_X140Y91        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y91        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.892 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q1_reg_reg[13]/Q
                         net (fo=3, routed)           0.035     1.927    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q1_reg[13]
    SLICE_X140Y91        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.928    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.633 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.799    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.818 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.793     1.611    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/s00_axi_aclk
    SLICE_X140Y91        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q0_reg_reg[13]/C
                         clock pessimism              0.248     1.859    
    SLICE_X140Y91        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.906    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.108ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.764    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.994 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.140    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.157 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.695     1.851    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/s00_axi_aclk
    SLICE_X136Y91        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y91        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.890 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q1_reg_reg[3]/Q
                         net (fo=3, routed)           0.035     1.925    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q1_reg[3]
    SLICE_X136Y91        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.928    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.633 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.799    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.818 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.791     1.609    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/s00_axi_aclk
    SLICE_X136Y91        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q0_reg_reg[3]/C
                         clock pessimism              0.248     1.857    
    SLICE_X136Y91        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.904    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/q0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/q1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/q0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      0.713ns (routing 0.096ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.108ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.764    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.994 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.140    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.157 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.713     1.869    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/s00_axi_aclk
    SLICE_X138Y73        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/q1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y73        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.908 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/q1_reg_reg[9]/Q
                         net (fo=3, routed)           0.035     1.943    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/q1_reg[9]
    SLICE_X138Y73        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/q0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.928    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.633 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.799    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.818 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.812     1.630    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/s00_axi_aclk
    SLICE_X138Y73        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/q0_reg_reg[9]/C
                         clock pessimism              0.246     1.875    
    SLICE_X138Y73        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.922    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/q0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/q1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/q0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Net Delay (Source):      0.736ns (routing 0.096ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.108ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.764    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.994 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.140    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.157 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.736     1.892    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/s00_axi_aclk
    SLICE_X113Y66        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/q1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.931 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/q1_reg_reg[7]/Q
                         net (fo=3, routed)           0.035     1.966    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/q1_reg[7]
    SLICE_X113Y66        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/q0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.928    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.633 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.799    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.818 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.835     1.653    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/s00_axi_aclk
    SLICE_X113Y66        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/q0_reg_reg[7]/C
                         clock pessimism              0.245     1.898    
    SLICE_X113Y66        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.945    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[0].COL[2].block/q0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/q1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/q0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_config_mpsoc_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_config_mpsoc_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns - clk_out1_config_mpsoc_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.773ns (routing 0.108ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.764    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.994 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.140    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.157 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.677     1.834    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/s00_axi_aclk
    SLICE_X123Y68        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/q1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y68        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.873 r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/q1_reg_reg[9]/Q
                         net (fo=3, routed)           0.035     1.908    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/q1_reg[9]
    SLICE_X123Y68        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/q0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_config_mpsoc_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BK43                                              0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  config_mpsoc_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.928    config_mpsoc_i/clk_wiz_1/inst/clk_in1_config_mpsoc_clk_wiz_1_1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.633 r  config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.799    config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.818 r  config_mpsoc_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=7160, routed)        0.773     1.591    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/s00_axi_aclk
    SLICE_X123Y68        FDRE                                         r  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/q0_reg_reg[9]/C
                         clock pessimism              0.249     1.840    
    SLICE_X123Y68        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.887    config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ROW[1].COL[1].block/q0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_config_mpsoc_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { config_mpsoc_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y26  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y26  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y24  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y24  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y25  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y25  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y23  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y23  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y52  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y52  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y26  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y26  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y26  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y26  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y24  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y24  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y24  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y24  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y25  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y25  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y26  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y26  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y26  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y26  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y24  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y24  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y24  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y24  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y25  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y25  config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK



