/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [15:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [24:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [29:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 7'h00;
    else _00_ <= celloutsig_0_0z[7:1];
  assign celloutsig_0_0z = in_data[28:13] % { 1'h1, in_data[85:71] };
  assign celloutsig_0_3z = { celloutsig_0_0z[13:6], _00_ } % { 1'h1, _00_, _00_[6:1], in_data[0] };
  assign celloutsig_1_18z = { celloutsig_1_1z[3:1], celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[6:0] };
  assign celloutsig_1_19z = celloutsig_1_2z % { 1'h1, celloutsig_1_0z[7:0] };
  assign celloutsig_0_4z = celloutsig_0_0z[12:6] % { 1'h1, celloutsig_0_2z[9:4] };
  assign celloutsig_0_5z = { _00_[5:4], _00_ } % { 1'h1, celloutsig_0_4z[4], _00_[6:1], in_data[0] };
  assign celloutsig_0_6z = celloutsig_0_4z % { 1'h1, _00_[5:0] };
  assign celloutsig_0_7z = in_data[63:60] % { 1'h1, celloutsig_0_3z[8:6] };
  assign celloutsig_0_8z = celloutsig_0_6z[5:0] % { 1'h1, celloutsig_0_4z[5:1] };
  assign celloutsig_0_9z = celloutsig_0_0z[14:0] % { 1'h1, in_data[55:42] };
  assign celloutsig_0_10z = _00_[2:0] % { 1'h1, in_data[90:89] };
  assign celloutsig_0_11z = { celloutsig_0_9z[13:2], celloutsig_0_7z, celloutsig_0_5z } % { 1'h1, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_12z = celloutsig_0_0z[7:2] % { 1'h1, celloutsig_0_11z[9:5] };
  assign celloutsig_0_13z = { _00_[3:1], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z } % { 1'h1, celloutsig_0_5z[7], celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_13z[7:3] % { 1'h1, _00_[3:0] };
  assign celloutsig_0_15z = celloutsig_0_4z[6:1] % { 1'h1, celloutsig_0_0z[6:2] };
  assign celloutsig_0_19z = { celloutsig_0_3z[12:6], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_10z } % { 1'h1, celloutsig_0_8z[2:1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_20z = celloutsig_0_14z[3:0] % { 1'h1, celloutsig_0_12z[3:1] };
  assign celloutsig_0_21z = { celloutsig_0_20z[3:1], celloutsig_0_6z } % { 1'h1, celloutsig_0_19z[9:7], celloutsig_0_15z };
  assign celloutsig_0_22z = { celloutsig_0_10z[0], celloutsig_0_21z } % { 1'h1, celloutsig_0_3z[11:2] };
  assign celloutsig_1_0z = in_data[188:178] % { 1'h1, in_data[129:120] };
  assign celloutsig_1_1z = in_data[119:115] % { 1'h1, in_data[174:171] };
  assign celloutsig_1_2z = in_data[176:168] % { 1'h1, in_data[108:106], celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[17:6] % { 1'h1, in_data[14:4] };
  assign { out_data[135:128], out_data[104:96], out_data[41:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
