
cpuqsyslogic.elf:     file format elf32-littlenios2
cpuqsyslogic.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04000180

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x00001bfc memsz 0x00001bfc flags r-x
    LOAD off    0x00003000 vaddr 0x04002000 paddr 0x04002000 align 2**12
         filesz 0x00000114 memsz 0x0000025c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000160  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00001a9c  04000180  04000180  00001180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000100  04002000  04002000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000014  04002100  04002100  00003100  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000148  04002114  04002114  00003114  2**2
                  ALLOC, SMALL_DATA
  6 .rom_0        00000000  04001c1c  04001c1c  00003114  2**0
                  CONTENTS
  7 .ram_0        00000000  0400225c  0400225c  00003114  2**0
                  CONTENTS
  8 .comment      0000002c  00000000  00000000  00003114  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 000002b0  00000000  00000000  00003140  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000084cd  00000000  00000000  000033f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002038  00000000  00000000  0000b8bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00002b5d  00000000  00000000  0000d8f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000370  00000000  00000000  00010454  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001527  00000000  00000000  000107c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00001f42  00000000  00000000  00011ceb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000010  00000000  00000000  00013c30  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000528  00000000  00000000  00013c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  00015468  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  0001546b  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  00015477  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  00015478  2**0
                  CONTENTS, READONLY
 22 .stderr_dev   00000004  00000000  00000000  00015479  2**0
                  CONTENTS, READONLY
 23 .stdin_dev    00000004  00000000  00000000  0001547d  2**0
                  CONTENTS, READONLY
 24 .stdout_dev   00000004  00000000  00000000  00015481  2**0
                  CONTENTS, READONLY
 25 .sopc_system_name 00000007  00000000  00000000  00015485  2**0
                  CONTENTS, READONLY
 26 .quartus_project_dir 00000030  00000000  00000000  0001548c  2**0
                  CONTENTS, READONLY
 27 .jdi          00003b6d  00000000  00000000  000154bc  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
04000180 l    d  .text	00000000 .text
04002000 l    d  .rodata	00000000 .rodata
04002100 l    d  .rwdata	00000000 .rwdata
04002114 l    d  .bss	00000000 .bss
04001c1c l    d  .rom_0	00000000 .rom_0
0400225c l    d  .ram_0	00000000 .ram_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic_bsp/obj/HAL/src/crt0.o
040001b8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world_small.c
040001bc l     F .text	00000964 displaymap
04002144 l     O .bss	00000004 display1
04002140 l     O .bss	00000004 display2
0400213c l     O .bss	00000004 display3
04002138 l     O .bss	00000004 display4
04002134 l     O .bss	00000004 display5
04002130 l     O .bss	00000004 display6
04000b20 l     F .text	0000055c timer_isr
04002108 l     O .rwdata	00000004 lastbtnleftright
04002118 l     O .bss	00000004 display_selector
04002100 l     O .rwdata	00000004 lastbtnupdown
04002104 l     O .rwdata	00000004 btnupdown
04002120 l     O .bss	00000004 last_set_val
04002124 l     O .bss	00000004 set_val
0400210c l     O .rwdata	00000004 totalkeys
0400212c l     O .bss	00000004 private_key1
0400211c l     O .bss	00000004 last_continue0
04002114 l     O .bss	00000004 current_pixel
04002128 l     O .bss	00000004 private_key2
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
04002158 g     O .bss	00000004 alt_instruction_exception_handler
04001b4c g     F .text	0000002c alt_main
0400215c g     O .bss	00000100 alt_irq
04002100 g       *ABS*	00000000 __flash_rwdata_start
04001c14 g     F .text	00000008 altera_nios2_gen2_irq_init
04000000 g     F .entry	0000000c __reset
04000020 g       *ABS*	00000000 __flash_exceptions_start
04002150 g     O .bss	00000004 alt_argv
0400a100 g       *ABS*	00000000 _gp
04001ba4 g     F .text	00000070 alt_exception_cause_generated_bad_addr
040018bc g     F .text	00000064 .hidden __udivsi3
0400225c g       *ABS*	00000000 __bss_end
04001a30 g     F .text	00000068 alt_iic_isr_register
04002000 g       *ABS*	00000000 __alt_mem_ram_0
04001a18 g     F .text	00000018 alt_ic_irq_enabled
04002148 g     O .bss	00000004 alt_irq_active
040000fc g     F .exceptions	00000060 alt_irq_handler
04001b9c g     F .text	00000004 alt_dcache_flush_all
04002114 g       *ABS*	00000000 __ram_rwdata_end
04002100 g       *ABS*	00000000 __ram_rodata_end
04001920 g     F .text	0000005c .hidden __umodsi3
0400225c g       *ABS*	00000000 end
0400015c g     F .exceptions	00000024 alt_instruction_exception_entry
04004000 g       *ABS*	00000000 __alt_stack_pointer
04000180 g     F .text	0000003c _start
04001b98 g     F .text	00000004 alt_sys_init
0400197c g     F .text	00000028 .hidden __mulsi3
04002100 g       *ABS*	00000000 __ram_rwdata_start
04002000 g       *ABS*	00000000 __ram_rodata_start
0400225c g       *ABS*	00000000 __alt_stack_base
04002114 g       *ABS*	00000000 __bss_start
0400107c g     F .text	00000034 main
0400214c g     O .bss	00000004 alt_envp
040017c8 g     F .text	00000080 .hidden __divsi3
04002000 g       *ABS*	00000000 __flash_rodata_start
04001b78 g     F .text	00000020 alt_irq_init
04002000 g     O .rodata	00000100 .hidden __clz_tab
04002154 g     O .bss	00000004 alt_argc
04000020 g       .exceptions	00000000 alt_irq_entry
04000020 g       *ABS*	00000000 __ram_exceptions_start
00000000 g       *ABS*	00000000 __alt_mem_new_sdram_controller_0
040019a4 g     F .text	00000004 alt_ic_isr_register
04002114 g       *ABS*	00000000 _edata
0400225c g       *ABS*	00000000 _end
04000180 g       *ABS*	00000000 __ram_exceptions_end
040019e0 g     F .text	00000038 alt_ic_irq_disable
04001848 g     F .text	00000074 .hidden __modsi3
04004000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
04000000 g       *ABS*	00000000 __alt_mem_rom_0
040011b4 g     F .text	00000614 .hidden __moddi3
0400000c g       .entry	00000000 _exit
040010b0 g     F .text	00000104 .hidden __muldi3
04001ba0 g     F .text	00000004 alt_icache_flush_all
04002110 g     O .rwdata	00000004 alt_priority_mask
040019a8 g     F .text	00000038 alt_ic_irq_enable
04001a98 g     F .text	000000b4 alt_load



Disassembly of section .entry:

04000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000000:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000004:	08406014 	ori	at,at,384
    jmp r1
 4000008:	0800683a 	jmp	at

0400000c <_exit>:
	...

Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000fc0 	call	40000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000706 	br	40000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 400008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4000098:	400015c0 	call	400015c <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 400009c:	1000021e 	bne	r2,zero,40000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000f8:	ef80083a 	eret

040000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000fc:	defffe04 	addi	sp,sp,-8
 4000100:	dfc00115 	stw	ra,4(sp)
 4000104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000108:	0009313a 	rdctl	r4,ipending
    do
    {
      if (active & mask)
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400010c:	04010034 	movhi	r16,1024
 4000110:	84085704 	addi	r16,r16,8540
    i = 0;
 4000114:	0005883a 	mov	r2,zero
    mask = 1;
 4000118:	00c00044 	movi	r3,1
      if (active & mask)
 400011c:	20ca703a 	and	r5,r4,r3
 4000120:	28000b26 	beq	r5,zero,4000150 <alt_irq_handler+0x54>
        alt_irq[i].handler(alt_irq[i].context); 
 4000124:	100490fa 	slli	r2,r2,3
 4000128:	8085883a 	add	r2,r16,r2
 400012c:	10c00017 	ldw	r3,0(r2)
 4000130:	11000117 	ldw	r4,4(r2)
 4000134:	183ee83a 	callr	r3
 4000138:	0009313a 	rdctl	r4,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 400013c:	203ff51e 	bne	r4,zero,4000114 <alt_irq_handler+0x18>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 4000140:	dfc00117 	ldw	ra,4(sp)
 4000144:	dc000017 	ldw	r16,0(sp)
 4000148:	dec00204 	addi	sp,sp,8
 400014c:	f800283a 	ret
      mask <<= 1;
 4000150:	1806907a 	slli	r3,r3,1
      i++;
 4000154:	10800044 	addi	r2,r2,1
      if (active & mask)
 4000158:	003ff006 	br	400011c <alt_irq_handler+0x20>

0400015c <alt_instruction_exception_entry>:
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 400015c:	d0a01617 	ldw	r2,-32680(gp)
{
 4000160:	200b883a 	mov	r5,r4
  if(alt_instruction_exception_handler) {
 4000164:	10000326 	beq	r2,zero,4000174 <alt_instruction_exception_entry+0x18>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 4000168:	000d883a 	mov	r6,zero
 400016c:	013fffc4 	movi	r4,-1
 4000170:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4000174:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
 4000178:	0005883a 	mov	r2,zero
 400017c:	f800283a 	ret

Disassembly of section .text:

04000180 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4000180:	06c10034 	movhi	sp,1024
    ori sp, sp, %lo(__alt_stack_pointer)
 4000184:	ded00014 	ori	sp,sp,16384
    movhi gp, %hi(_gp)
 4000188:	06810034 	movhi	gp,1024
    ori gp, gp, %lo(_gp)
 400018c:	d6a84014 	ori	gp,gp,41216
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4000190:	00810034 	movhi	r2,1024
    ori r2, r2, %lo(__bss_start)
 4000194:	10884514 	ori	r2,r2,8468

    movhi r3, %hi(__bss_end)
 4000198:	00c10034 	movhi	r3,1024
    ori r3, r3, %lo(__bss_end)
 400019c:	18c89714 	ori	r3,r3,8796

    beq r2, r3, 1f
 40001a0:	10c00326 	beq	r2,r3,40001b0 <_start+0x30>

0:
    stw zero, (r2)
 40001a4:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 40001a8:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 40001ac:	10fffd36 	bltu	r2,r3,40001a4 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 40001b0:	4001a980 	call	4001a98 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 40001b4:	4001b4c0 	call	4001b4c <alt_main>

040001b8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 40001b8:	003fff06 	br	40001b8 <alt_after_alt_main>

040001bc <displaymap>:
static unsigned current_pixel = 0;

// Mapeo para los displays
static void displaymap(){

	if (display1 == 0) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 64);
 40001bc:	d0a01117 	ldw	r2,-32700(gp)
 40001c0:	1000031e 	bne	r2,zero,40001d0 <displaymap+0x14>
 40001c4:	00c01004 	movi	r3,64
 40001c8:	00810034 	movhi	r2,1024
 40001cc:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 1) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 121);
 40001d0:	d0a01117 	ldw	r2,-32700(gp)
 40001d4:	10800058 	cmpnei	r2,r2,1
 40001d8:	1000031e 	bne	r2,zero,40001e8 <displaymap+0x2c>
 40001dc:	00c01e44 	movi	r3,121
 40001e0:	00810034 	movhi	r2,1024
 40001e4:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 2) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 36);
 40001e8:	d0a01117 	ldw	r2,-32700(gp)
 40001ec:	10800098 	cmpnei	r2,r2,2
 40001f0:	1000031e 	bne	r2,zero,4000200 <displaymap+0x44>
 40001f4:	00c00904 	movi	r3,36
 40001f8:	00810034 	movhi	r2,1024
 40001fc:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 3) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 48);
 4000200:	d0a01117 	ldw	r2,-32700(gp)
 4000204:	108000d8 	cmpnei	r2,r2,3
 4000208:	1000031e 	bne	r2,zero,4000218 <displaymap+0x5c>
 400020c:	00c00c04 	movi	r3,48
 4000210:	00810034 	movhi	r2,1024
 4000214:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 4) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 25);
 4000218:	d0a01117 	ldw	r2,-32700(gp)
 400021c:	10800118 	cmpnei	r2,r2,4
 4000220:	1000031e 	bne	r2,zero,4000230 <displaymap+0x74>
 4000224:	00c00644 	movi	r3,25
 4000228:	00810034 	movhi	r2,1024
 400022c:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 5) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 18);
 4000230:	d0a01117 	ldw	r2,-32700(gp)
 4000234:	10800158 	cmpnei	r2,r2,5
 4000238:	1000031e 	bne	r2,zero,4000248 <displaymap+0x8c>
 400023c:	00c00484 	movi	r3,18
 4000240:	00810034 	movhi	r2,1024
 4000244:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 6) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 2);
 4000248:	d0a01117 	ldw	r2,-32700(gp)
 400024c:	10800198 	cmpnei	r2,r2,6
 4000250:	1000031e 	bne	r2,zero,4000260 <displaymap+0xa4>
 4000254:	00c00084 	movi	r3,2
 4000258:	00810034 	movhi	r2,1024
 400025c:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 7) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 120);
 4000260:	d0a01117 	ldw	r2,-32700(gp)
 4000264:	108001d8 	cmpnei	r2,r2,7
 4000268:	1000031e 	bne	r2,zero,4000278 <displaymap+0xbc>
 400026c:	00c01e04 	movi	r3,120
 4000270:	00810034 	movhi	r2,1024
 4000274:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 8) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 0);
 4000278:	d0a01117 	ldw	r2,-32700(gp)
 400027c:	10800218 	cmpnei	r2,r2,8
 4000280:	1000021e 	bne	r2,zero,400028c <displaymap+0xd0>
 4000284:	00810034 	movhi	r2,1024
 4000288:	10143035 	stwio	zero,20672(r2)
	if (display1 == 9) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 16);
 400028c:	d0a01117 	ldw	r2,-32700(gp)
 4000290:	10800258 	cmpnei	r2,r2,9
 4000294:	1000031e 	bne	r2,zero,40002a4 <displaymap+0xe8>
 4000298:	00c00404 	movi	r3,16
 400029c:	00810034 	movhi	r2,1024
 40002a0:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 10) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 8);
 40002a4:	d0a01117 	ldw	r2,-32700(gp)
 40002a8:	10800298 	cmpnei	r2,r2,10
 40002ac:	1000031e 	bne	r2,zero,40002bc <displaymap+0x100>
 40002b0:	00c00204 	movi	r3,8
 40002b4:	00810034 	movhi	r2,1024
 40002b8:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 11) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 3);
 40002bc:	d0a01117 	ldw	r2,-32700(gp)
 40002c0:	108002d8 	cmpnei	r2,r2,11
 40002c4:	1000031e 	bne	r2,zero,40002d4 <displaymap+0x118>
 40002c8:	00c000c4 	movi	r3,3
 40002cc:	00810034 	movhi	r2,1024
 40002d0:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 12) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 70);
 40002d4:	d0a01117 	ldw	r2,-32700(gp)
 40002d8:	10800318 	cmpnei	r2,r2,12
 40002dc:	1000031e 	bne	r2,zero,40002ec <displaymap+0x130>
 40002e0:	00c01184 	movi	r3,70
 40002e4:	00810034 	movhi	r2,1024
 40002e8:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 13) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 33);
 40002ec:	d0a01117 	ldw	r2,-32700(gp)
 40002f0:	10800358 	cmpnei	r2,r2,13
 40002f4:	1000031e 	bne	r2,zero,4000304 <displaymap+0x148>
 40002f8:	00c00844 	movi	r3,33
 40002fc:	00810034 	movhi	r2,1024
 4000300:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 14) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 6);
 4000304:	d0a01117 	ldw	r2,-32700(gp)
 4000308:	10800398 	cmpnei	r2,r2,14
 400030c:	1000031e 	bne	r2,zero,400031c <displaymap+0x160>
 4000310:	00c00184 	movi	r3,6
 4000314:	00810034 	movhi	r2,1024
 4000318:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 15) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 14);
 400031c:	d0a01117 	ldw	r2,-32700(gp)
 4000320:	108003d8 	cmpnei	r2,r2,15
 4000324:	1000031e 	bne	r2,zero,4000334 <displaymap+0x178>
 4000328:	00c00384 	movi	r3,14
 400032c:	00810034 	movhi	r2,1024
 4000330:	10d43035 	stwio	r3,20672(r2)
	if (display1 == 16) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY1_0_BASE, 127);
 4000334:	d0a01117 	ldw	r2,-32700(gp)
 4000338:	10800418 	cmpnei	r2,r2,16
 400033c:	1000031e 	bne	r2,zero,400034c <displaymap+0x190>
 4000340:	00c01fc4 	movi	r3,127
 4000344:	00810034 	movhi	r2,1024
 4000348:	10d43035 	stwio	r3,20672(r2)

	if (display2 == 0) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 64);
 400034c:	d0a01017 	ldw	r2,-32704(gp)
 4000350:	1000031e 	bne	r2,zero,4000360 <displaymap+0x1a4>
 4000354:	00c01004 	movi	r3,64
 4000358:	00810034 	movhi	r2,1024
 400035c:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 1) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 121);
 4000360:	d0a01017 	ldw	r2,-32704(gp)
 4000364:	10800058 	cmpnei	r2,r2,1
 4000368:	1000031e 	bne	r2,zero,4000378 <displaymap+0x1bc>
 400036c:	00c01e44 	movi	r3,121
 4000370:	00810034 	movhi	r2,1024
 4000374:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 2) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 36);
 4000378:	d0a01017 	ldw	r2,-32704(gp)
 400037c:	10800098 	cmpnei	r2,r2,2
 4000380:	1000031e 	bne	r2,zero,4000390 <displaymap+0x1d4>
 4000384:	00c00904 	movi	r3,36
 4000388:	00810034 	movhi	r2,1024
 400038c:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 3) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 48);
 4000390:	d0a01017 	ldw	r2,-32704(gp)
 4000394:	108000d8 	cmpnei	r2,r2,3
 4000398:	1000031e 	bne	r2,zero,40003a8 <displaymap+0x1ec>
 400039c:	00c00c04 	movi	r3,48
 40003a0:	00810034 	movhi	r2,1024
 40003a4:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 4) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 25);
 40003a8:	d0a01017 	ldw	r2,-32704(gp)
 40003ac:	10800118 	cmpnei	r2,r2,4
 40003b0:	1000031e 	bne	r2,zero,40003c0 <displaymap+0x204>
 40003b4:	00c00644 	movi	r3,25
 40003b8:	00810034 	movhi	r2,1024
 40003bc:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 5) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 18);
 40003c0:	d0a01017 	ldw	r2,-32704(gp)
 40003c4:	10800158 	cmpnei	r2,r2,5
 40003c8:	1000031e 	bne	r2,zero,40003d8 <displaymap+0x21c>
 40003cc:	00c00484 	movi	r3,18
 40003d0:	00810034 	movhi	r2,1024
 40003d4:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 6) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 2);
 40003d8:	d0a01017 	ldw	r2,-32704(gp)
 40003dc:	10800198 	cmpnei	r2,r2,6
 40003e0:	1000031e 	bne	r2,zero,40003f0 <displaymap+0x234>
 40003e4:	00c00084 	movi	r3,2
 40003e8:	00810034 	movhi	r2,1024
 40003ec:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 7) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 120);
 40003f0:	d0a01017 	ldw	r2,-32704(gp)
 40003f4:	108001d8 	cmpnei	r2,r2,7
 40003f8:	1000031e 	bne	r2,zero,4000408 <displaymap+0x24c>
 40003fc:	00c01e04 	movi	r3,120
 4000400:	00810034 	movhi	r2,1024
 4000404:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 8) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 0);
 4000408:	d0a01017 	ldw	r2,-32704(gp)
 400040c:	10800218 	cmpnei	r2,r2,8
 4000410:	1000021e 	bne	r2,zero,400041c <displaymap+0x260>
 4000414:	00810034 	movhi	r2,1024
 4000418:	10142c35 	stwio	zero,20656(r2)
	if (display2 == 9) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 16);
 400041c:	d0a01017 	ldw	r2,-32704(gp)
 4000420:	10800258 	cmpnei	r2,r2,9
 4000424:	1000031e 	bne	r2,zero,4000434 <displaymap+0x278>
 4000428:	00c00404 	movi	r3,16
 400042c:	00810034 	movhi	r2,1024
 4000430:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 10) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 8);
 4000434:	d0a01017 	ldw	r2,-32704(gp)
 4000438:	10800298 	cmpnei	r2,r2,10
 400043c:	1000031e 	bne	r2,zero,400044c <displaymap+0x290>
 4000440:	00c00204 	movi	r3,8
 4000444:	00810034 	movhi	r2,1024
 4000448:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 11) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 3);
 400044c:	d0a01017 	ldw	r2,-32704(gp)
 4000450:	108002d8 	cmpnei	r2,r2,11
 4000454:	1000031e 	bne	r2,zero,4000464 <displaymap+0x2a8>
 4000458:	00c000c4 	movi	r3,3
 400045c:	00810034 	movhi	r2,1024
 4000460:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 12) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 70);
 4000464:	d0a01017 	ldw	r2,-32704(gp)
 4000468:	10800318 	cmpnei	r2,r2,12
 400046c:	1000031e 	bne	r2,zero,400047c <displaymap+0x2c0>
 4000470:	00c01184 	movi	r3,70
 4000474:	00810034 	movhi	r2,1024
 4000478:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 13) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 33);
 400047c:	d0a01017 	ldw	r2,-32704(gp)
 4000480:	10800358 	cmpnei	r2,r2,13
 4000484:	1000031e 	bne	r2,zero,4000494 <displaymap+0x2d8>
 4000488:	00c00844 	movi	r3,33
 400048c:	00810034 	movhi	r2,1024
 4000490:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 14) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 6);
 4000494:	d0a01017 	ldw	r2,-32704(gp)
 4000498:	10800398 	cmpnei	r2,r2,14
 400049c:	1000031e 	bne	r2,zero,40004ac <displaymap+0x2f0>
 40004a0:	00c00184 	movi	r3,6
 40004a4:	00810034 	movhi	r2,1024
 40004a8:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 15) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 14);
 40004ac:	d0a01017 	ldw	r2,-32704(gp)
 40004b0:	108003d8 	cmpnei	r2,r2,15
 40004b4:	1000031e 	bne	r2,zero,40004c4 <displaymap+0x308>
 40004b8:	00c00384 	movi	r3,14
 40004bc:	00810034 	movhi	r2,1024
 40004c0:	10d42c35 	stwio	r3,20656(r2)
	if (display2 == 16) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY2_0_BASE, 127);
 40004c4:	d0a01017 	ldw	r2,-32704(gp)
 40004c8:	10800418 	cmpnei	r2,r2,16
 40004cc:	1000031e 	bne	r2,zero,40004dc <displaymap+0x320>
 40004d0:	00c01fc4 	movi	r3,127
 40004d4:	00810034 	movhi	r2,1024
 40004d8:	10d42c35 	stwio	r3,20656(r2)

	if (display3 == 0) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 64);
 40004dc:	d0a00f17 	ldw	r2,-32708(gp)
 40004e0:	1000031e 	bne	r2,zero,40004f0 <displaymap+0x334>
 40004e4:	00c01004 	movi	r3,64
 40004e8:	00810034 	movhi	r2,1024
 40004ec:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 1) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 121);
 40004f0:	d0a00f17 	ldw	r2,-32708(gp)
 40004f4:	10800058 	cmpnei	r2,r2,1
 40004f8:	1000031e 	bne	r2,zero,4000508 <displaymap+0x34c>
 40004fc:	00c01e44 	movi	r3,121
 4000500:	00810034 	movhi	r2,1024
 4000504:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 2) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 36);
 4000508:	d0a00f17 	ldw	r2,-32708(gp)
 400050c:	10800098 	cmpnei	r2,r2,2
 4000510:	1000031e 	bne	r2,zero,4000520 <displaymap+0x364>
 4000514:	00c00904 	movi	r3,36
 4000518:	00810034 	movhi	r2,1024
 400051c:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 3) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 48);
 4000520:	d0a00f17 	ldw	r2,-32708(gp)
 4000524:	108000d8 	cmpnei	r2,r2,3
 4000528:	1000031e 	bne	r2,zero,4000538 <displaymap+0x37c>
 400052c:	00c00c04 	movi	r3,48
 4000530:	00810034 	movhi	r2,1024
 4000534:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 4) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 25);
 4000538:	d0a00f17 	ldw	r2,-32708(gp)
 400053c:	10800118 	cmpnei	r2,r2,4
 4000540:	1000031e 	bne	r2,zero,4000550 <displaymap+0x394>
 4000544:	00c00644 	movi	r3,25
 4000548:	00810034 	movhi	r2,1024
 400054c:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 5) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 18);
 4000550:	d0a00f17 	ldw	r2,-32708(gp)
 4000554:	10800158 	cmpnei	r2,r2,5
 4000558:	1000031e 	bne	r2,zero,4000568 <displaymap+0x3ac>
 400055c:	00c00484 	movi	r3,18
 4000560:	00810034 	movhi	r2,1024
 4000564:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 6) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 2);
 4000568:	d0a00f17 	ldw	r2,-32708(gp)
 400056c:	10800198 	cmpnei	r2,r2,6
 4000570:	1000031e 	bne	r2,zero,4000580 <displaymap+0x3c4>
 4000574:	00c00084 	movi	r3,2
 4000578:	00810034 	movhi	r2,1024
 400057c:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 7) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 120);
 4000580:	d0a00f17 	ldw	r2,-32708(gp)
 4000584:	108001d8 	cmpnei	r2,r2,7
 4000588:	1000031e 	bne	r2,zero,4000598 <displaymap+0x3dc>
 400058c:	00c01e04 	movi	r3,120
 4000590:	00810034 	movhi	r2,1024
 4000594:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 8) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 0);
 4000598:	d0a00f17 	ldw	r2,-32708(gp)
 400059c:	10800218 	cmpnei	r2,r2,8
 40005a0:	1000021e 	bne	r2,zero,40005ac <displaymap+0x3f0>
 40005a4:	00810034 	movhi	r2,1024
 40005a8:	10142835 	stwio	zero,20640(r2)
	if (display3 == 9) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 16);
 40005ac:	d0a00f17 	ldw	r2,-32708(gp)
 40005b0:	10800258 	cmpnei	r2,r2,9
 40005b4:	1000031e 	bne	r2,zero,40005c4 <displaymap+0x408>
 40005b8:	00c00404 	movi	r3,16
 40005bc:	00810034 	movhi	r2,1024
 40005c0:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 10) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 8);
 40005c4:	d0a00f17 	ldw	r2,-32708(gp)
 40005c8:	10800298 	cmpnei	r2,r2,10
 40005cc:	1000031e 	bne	r2,zero,40005dc <displaymap+0x420>
 40005d0:	00c00204 	movi	r3,8
 40005d4:	00810034 	movhi	r2,1024
 40005d8:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 11) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 3);
 40005dc:	d0a00f17 	ldw	r2,-32708(gp)
 40005e0:	108002d8 	cmpnei	r2,r2,11
 40005e4:	1000031e 	bne	r2,zero,40005f4 <displaymap+0x438>
 40005e8:	00c000c4 	movi	r3,3
 40005ec:	00810034 	movhi	r2,1024
 40005f0:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 12) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 70);
 40005f4:	d0a00f17 	ldw	r2,-32708(gp)
 40005f8:	10800318 	cmpnei	r2,r2,12
 40005fc:	1000031e 	bne	r2,zero,400060c <displaymap+0x450>
 4000600:	00c01184 	movi	r3,70
 4000604:	00810034 	movhi	r2,1024
 4000608:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 13) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 33);
 400060c:	d0a00f17 	ldw	r2,-32708(gp)
 4000610:	10800358 	cmpnei	r2,r2,13
 4000614:	1000031e 	bne	r2,zero,4000624 <displaymap+0x468>
 4000618:	00c00844 	movi	r3,33
 400061c:	00810034 	movhi	r2,1024
 4000620:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 14) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 6);
 4000624:	d0a00f17 	ldw	r2,-32708(gp)
 4000628:	10800398 	cmpnei	r2,r2,14
 400062c:	1000031e 	bne	r2,zero,400063c <displaymap+0x480>
 4000630:	00c00184 	movi	r3,6
 4000634:	00810034 	movhi	r2,1024
 4000638:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 15) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 14);
 400063c:	d0a00f17 	ldw	r2,-32708(gp)
 4000640:	108003d8 	cmpnei	r2,r2,15
 4000644:	1000031e 	bne	r2,zero,4000654 <displaymap+0x498>
 4000648:	00c00384 	movi	r3,14
 400064c:	00810034 	movhi	r2,1024
 4000650:	10d42835 	stwio	r3,20640(r2)
	if (display3 == 16) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY3_0_BASE, 127);
 4000654:	d0a00f17 	ldw	r2,-32708(gp)
 4000658:	10800418 	cmpnei	r2,r2,16
 400065c:	1000031e 	bne	r2,zero,400066c <displaymap+0x4b0>
 4000660:	00c01fc4 	movi	r3,127
 4000664:	00810034 	movhi	r2,1024
 4000668:	10d42835 	stwio	r3,20640(r2)

	if (display4 == 0) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 64);
 400066c:	d0a00e17 	ldw	r2,-32712(gp)
 4000670:	1000031e 	bne	r2,zero,4000680 <displaymap+0x4c4>
 4000674:	00c01004 	movi	r3,64
 4000678:	00810034 	movhi	r2,1024
 400067c:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 1) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 121);
 4000680:	d0a00e17 	ldw	r2,-32712(gp)
 4000684:	10800058 	cmpnei	r2,r2,1
 4000688:	1000031e 	bne	r2,zero,4000698 <displaymap+0x4dc>
 400068c:	00c01e44 	movi	r3,121
 4000690:	00810034 	movhi	r2,1024
 4000694:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 2) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 36);
 4000698:	d0a00e17 	ldw	r2,-32712(gp)
 400069c:	10800098 	cmpnei	r2,r2,2
 40006a0:	1000031e 	bne	r2,zero,40006b0 <displaymap+0x4f4>
 40006a4:	00c00904 	movi	r3,36
 40006a8:	00810034 	movhi	r2,1024
 40006ac:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 3) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 48);
 40006b0:	d0a00e17 	ldw	r2,-32712(gp)
 40006b4:	108000d8 	cmpnei	r2,r2,3
 40006b8:	1000031e 	bne	r2,zero,40006c8 <displaymap+0x50c>
 40006bc:	00c00c04 	movi	r3,48
 40006c0:	00810034 	movhi	r2,1024
 40006c4:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 4) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 25);
 40006c8:	d0a00e17 	ldw	r2,-32712(gp)
 40006cc:	10800118 	cmpnei	r2,r2,4
 40006d0:	1000031e 	bne	r2,zero,40006e0 <displaymap+0x524>
 40006d4:	00c00644 	movi	r3,25
 40006d8:	00810034 	movhi	r2,1024
 40006dc:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 5) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 18);
 40006e0:	d0a00e17 	ldw	r2,-32712(gp)
 40006e4:	10800158 	cmpnei	r2,r2,5
 40006e8:	1000031e 	bne	r2,zero,40006f8 <displaymap+0x53c>
 40006ec:	00c00484 	movi	r3,18
 40006f0:	00810034 	movhi	r2,1024
 40006f4:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 6) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 2);
 40006f8:	d0a00e17 	ldw	r2,-32712(gp)
 40006fc:	10800198 	cmpnei	r2,r2,6
 4000700:	1000031e 	bne	r2,zero,4000710 <displaymap+0x554>
 4000704:	00c00084 	movi	r3,2
 4000708:	00810034 	movhi	r2,1024
 400070c:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 7) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 120);
 4000710:	d0a00e17 	ldw	r2,-32712(gp)
 4000714:	108001d8 	cmpnei	r2,r2,7
 4000718:	1000031e 	bne	r2,zero,4000728 <displaymap+0x56c>
 400071c:	00c01e04 	movi	r3,120
 4000720:	00810034 	movhi	r2,1024
 4000724:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 8) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 0);
 4000728:	d0a00e17 	ldw	r2,-32712(gp)
 400072c:	10800218 	cmpnei	r2,r2,8
 4000730:	1000021e 	bne	r2,zero,400073c <displaymap+0x580>
 4000734:	00810034 	movhi	r2,1024
 4000738:	10142435 	stwio	zero,20624(r2)
	if (display4 == 9) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 16);
 400073c:	d0a00e17 	ldw	r2,-32712(gp)
 4000740:	10800258 	cmpnei	r2,r2,9
 4000744:	1000031e 	bne	r2,zero,4000754 <displaymap+0x598>
 4000748:	00c00404 	movi	r3,16
 400074c:	00810034 	movhi	r2,1024
 4000750:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 10) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 8);
 4000754:	d0a00e17 	ldw	r2,-32712(gp)
 4000758:	10800298 	cmpnei	r2,r2,10
 400075c:	1000031e 	bne	r2,zero,400076c <displaymap+0x5b0>
 4000760:	00c00204 	movi	r3,8
 4000764:	00810034 	movhi	r2,1024
 4000768:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 11) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 3);
 400076c:	d0a00e17 	ldw	r2,-32712(gp)
 4000770:	108002d8 	cmpnei	r2,r2,11
 4000774:	1000031e 	bne	r2,zero,4000784 <displaymap+0x5c8>
 4000778:	00c000c4 	movi	r3,3
 400077c:	00810034 	movhi	r2,1024
 4000780:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 12) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 70);
 4000784:	d0a00e17 	ldw	r2,-32712(gp)
 4000788:	10800318 	cmpnei	r2,r2,12
 400078c:	1000031e 	bne	r2,zero,400079c <displaymap+0x5e0>
 4000790:	00c01184 	movi	r3,70
 4000794:	00810034 	movhi	r2,1024
 4000798:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 13) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 33);
 400079c:	d0a00e17 	ldw	r2,-32712(gp)
 40007a0:	10800358 	cmpnei	r2,r2,13
 40007a4:	1000031e 	bne	r2,zero,40007b4 <displaymap+0x5f8>
 40007a8:	00c00844 	movi	r3,33
 40007ac:	00810034 	movhi	r2,1024
 40007b0:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 14) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 6);
 40007b4:	d0a00e17 	ldw	r2,-32712(gp)
 40007b8:	10800398 	cmpnei	r2,r2,14
 40007bc:	1000031e 	bne	r2,zero,40007cc <displaymap+0x610>
 40007c0:	00c00184 	movi	r3,6
 40007c4:	00810034 	movhi	r2,1024
 40007c8:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 15) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 14);
 40007cc:	d0a00e17 	ldw	r2,-32712(gp)
 40007d0:	108003d8 	cmpnei	r2,r2,15
 40007d4:	1000031e 	bne	r2,zero,40007e4 <displaymap+0x628>
 40007d8:	00c00384 	movi	r3,14
 40007dc:	00810034 	movhi	r2,1024
 40007e0:	10d42435 	stwio	r3,20624(r2)
	if (display4 == 16) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY4_0_BASE, 127);
 40007e4:	d0a00e17 	ldw	r2,-32712(gp)
 40007e8:	10800418 	cmpnei	r2,r2,16
 40007ec:	1000031e 	bne	r2,zero,40007fc <displaymap+0x640>
 40007f0:	00c01fc4 	movi	r3,127
 40007f4:	00810034 	movhi	r2,1024
 40007f8:	10d42435 	stwio	r3,20624(r2)

	if (display5 == 0) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 64);
 40007fc:	d0a00d17 	ldw	r2,-32716(gp)
 4000800:	1000031e 	bne	r2,zero,4000810 <displaymap+0x654>
 4000804:	00c01004 	movi	r3,64
 4000808:	00810034 	movhi	r2,1024
 400080c:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 1) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 121);
 4000810:	d0a00d17 	ldw	r2,-32716(gp)
 4000814:	10800058 	cmpnei	r2,r2,1
 4000818:	1000031e 	bne	r2,zero,4000828 <displaymap+0x66c>
 400081c:	00c01e44 	movi	r3,121
 4000820:	00810034 	movhi	r2,1024
 4000824:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 2) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 36);
 4000828:	d0a00d17 	ldw	r2,-32716(gp)
 400082c:	10800098 	cmpnei	r2,r2,2
 4000830:	1000031e 	bne	r2,zero,4000840 <displaymap+0x684>
 4000834:	00c00904 	movi	r3,36
 4000838:	00810034 	movhi	r2,1024
 400083c:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 3) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 48);
 4000840:	d0a00d17 	ldw	r2,-32716(gp)
 4000844:	108000d8 	cmpnei	r2,r2,3
 4000848:	1000031e 	bne	r2,zero,4000858 <displaymap+0x69c>
 400084c:	00c00c04 	movi	r3,48
 4000850:	00810034 	movhi	r2,1024
 4000854:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 4) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 25);
 4000858:	d0a00d17 	ldw	r2,-32716(gp)
 400085c:	10800118 	cmpnei	r2,r2,4
 4000860:	1000031e 	bne	r2,zero,4000870 <displaymap+0x6b4>
 4000864:	00c00644 	movi	r3,25
 4000868:	00810034 	movhi	r2,1024
 400086c:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 5) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 18);
 4000870:	d0a00d17 	ldw	r2,-32716(gp)
 4000874:	10800158 	cmpnei	r2,r2,5
 4000878:	1000031e 	bne	r2,zero,4000888 <displaymap+0x6cc>
 400087c:	00c00484 	movi	r3,18
 4000880:	00810034 	movhi	r2,1024
 4000884:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 6) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 2);
 4000888:	d0a00d17 	ldw	r2,-32716(gp)
 400088c:	10800198 	cmpnei	r2,r2,6
 4000890:	1000031e 	bne	r2,zero,40008a0 <displaymap+0x6e4>
 4000894:	00c00084 	movi	r3,2
 4000898:	00810034 	movhi	r2,1024
 400089c:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 7) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 120);
 40008a0:	d0a00d17 	ldw	r2,-32716(gp)
 40008a4:	108001d8 	cmpnei	r2,r2,7
 40008a8:	1000031e 	bne	r2,zero,40008b8 <displaymap+0x6fc>
 40008ac:	00c01e04 	movi	r3,120
 40008b0:	00810034 	movhi	r2,1024
 40008b4:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 8) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 0);
 40008b8:	d0a00d17 	ldw	r2,-32716(gp)
 40008bc:	10800218 	cmpnei	r2,r2,8
 40008c0:	1000021e 	bne	r2,zero,40008cc <displaymap+0x710>
 40008c4:	00810034 	movhi	r2,1024
 40008c8:	10142035 	stwio	zero,20608(r2)
	if (display5 == 9) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 16);
 40008cc:	d0a00d17 	ldw	r2,-32716(gp)
 40008d0:	10800258 	cmpnei	r2,r2,9
 40008d4:	1000031e 	bne	r2,zero,40008e4 <displaymap+0x728>
 40008d8:	00c00404 	movi	r3,16
 40008dc:	00810034 	movhi	r2,1024
 40008e0:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 10) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 8);
 40008e4:	d0a00d17 	ldw	r2,-32716(gp)
 40008e8:	10800298 	cmpnei	r2,r2,10
 40008ec:	1000031e 	bne	r2,zero,40008fc <displaymap+0x740>
 40008f0:	00c00204 	movi	r3,8
 40008f4:	00810034 	movhi	r2,1024
 40008f8:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 11) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 3);
 40008fc:	d0a00d17 	ldw	r2,-32716(gp)
 4000900:	108002d8 	cmpnei	r2,r2,11
 4000904:	1000031e 	bne	r2,zero,4000914 <displaymap+0x758>
 4000908:	00c000c4 	movi	r3,3
 400090c:	00810034 	movhi	r2,1024
 4000910:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 12) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 70);
 4000914:	d0a00d17 	ldw	r2,-32716(gp)
 4000918:	10800318 	cmpnei	r2,r2,12
 400091c:	1000031e 	bne	r2,zero,400092c <displaymap+0x770>
 4000920:	00c01184 	movi	r3,70
 4000924:	00810034 	movhi	r2,1024
 4000928:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 13) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 33);
 400092c:	d0a00d17 	ldw	r2,-32716(gp)
 4000930:	10800358 	cmpnei	r2,r2,13
 4000934:	1000031e 	bne	r2,zero,4000944 <displaymap+0x788>
 4000938:	00c00844 	movi	r3,33
 400093c:	00810034 	movhi	r2,1024
 4000940:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 14) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 6);
 4000944:	d0a00d17 	ldw	r2,-32716(gp)
 4000948:	10800398 	cmpnei	r2,r2,14
 400094c:	1000031e 	bne	r2,zero,400095c <displaymap+0x7a0>
 4000950:	00c00184 	movi	r3,6
 4000954:	00810034 	movhi	r2,1024
 4000958:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 15) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 14);
 400095c:	d0a00d17 	ldw	r2,-32716(gp)
 4000960:	108003d8 	cmpnei	r2,r2,15
 4000964:	1000031e 	bne	r2,zero,4000974 <displaymap+0x7b8>
 4000968:	00c00384 	movi	r3,14
 400096c:	00810034 	movhi	r2,1024
 4000970:	10d42035 	stwio	r3,20608(r2)
	if (display5 == 16) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY5_0_BASE, 127);
 4000974:	d0a00d17 	ldw	r2,-32716(gp)
 4000978:	10800418 	cmpnei	r2,r2,16
 400097c:	1000031e 	bne	r2,zero,400098c <displaymap+0x7d0>
 4000980:	00c01fc4 	movi	r3,127
 4000984:	00810034 	movhi	r2,1024
 4000988:	10d42035 	stwio	r3,20608(r2)

	if (display6 == 0) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 64);
 400098c:	d0a00c17 	ldw	r2,-32720(gp)
 4000990:	1000031e 	bne	r2,zero,40009a0 <displaymap+0x7e4>
 4000994:	00c01004 	movi	r3,64
 4000998:	00810034 	movhi	r2,1024
 400099c:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 1) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 121);
 40009a0:	d0a00c17 	ldw	r2,-32720(gp)
 40009a4:	10800058 	cmpnei	r2,r2,1
 40009a8:	1000031e 	bne	r2,zero,40009b8 <displaymap+0x7fc>
 40009ac:	00c01e44 	movi	r3,121
 40009b0:	00810034 	movhi	r2,1024
 40009b4:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 2) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 36);
 40009b8:	d0a00c17 	ldw	r2,-32720(gp)
 40009bc:	10800098 	cmpnei	r2,r2,2
 40009c0:	1000031e 	bne	r2,zero,40009d0 <displaymap+0x814>
 40009c4:	00c00904 	movi	r3,36
 40009c8:	00810034 	movhi	r2,1024
 40009cc:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 3) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 48);
 40009d0:	d0a00c17 	ldw	r2,-32720(gp)
 40009d4:	108000d8 	cmpnei	r2,r2,3
 40009d8:	1000031e 	bne	r2,zero,40009e8 <displaymap+0x82c>
 40009dc:	00c00c04 	movi	r3,48
 40009e0:	00810034 	movhi	r2,1024
 40009e4:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 4) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 25);
 40009e8:	d0a00c17 	ldw	r2,-32720(gp)
 40009ec:	10800118 	cmpnei	r2,r2,4
 40009f0:	1000031e 	bne	r2,zero,4000a00 <displaymap+0x844>
 40009f4:	00c00644 	movi	r3,25
 40009f8:	00810034 	movhi	r2,1024
 40009fc:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 5) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 18);
 4000a00:	d0a00c17 	ldw	r2,-32720(gp)
 4000a04:	10800158 	cmpnei	r2,r2,5
 4000a08:	1000031e 	bne	r2,zero,4000a18 <displaymap+0x85c>
 4000a0c:	00c00484 	movi	r3,18
 4000a10:	00810034 	movhi	r2,1024
 4000a14:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 6) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 2);
 4000a18:	d0a00c17 	ldw	r2,-32720(gp)
 4000a1c:	10800198 	cmpnei	r2,r2,6
 4000a20:	1000031e 	bne	r2,zero,4000a30 <displaymap+0x874>
 4000a24:	00c00084 	movi	r3,2
 4000a28:	00810034 	movhi	r2,1024
 4000a2c:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 7) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 120);
 4000a30:	d0a00c17 	ldw	r2,-32720(gp)
 4000a34:	108001d8 	cmpnei	r2,r2,7
 4000a38:	1000031e 	bne	r2,zero,4000a48 <displaymap+0x88c>
 4000a3c:	00c01e04 	movi	r3,120
 4000a40:	00810034 	movhi	r2,1024
 4000a44:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 8) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 0);
 4000a48:	d0a00c17 	ldw	r2,-32720(gp)
 4000a4c:	10800218 	cmpnei	r2,r2,8
 4000a50:	1000021e 	bne	r2,zero,4000a5c <displaymap+0x8a0>
 4000a54:	00810034 	movhi	r2,1024
 4000a58:	10141c35 	stwio	zero,20592(r2)
	if (display6 == 9) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 16);
 4000a5c:	d0a00c17 	ldw	r2,-32720(gp)
 4000a60:	10800258 	cmpnei	r2,r2,9
 4000a64:	1000031e 	bne	r2,zero,4000a74 <displaymap+0x8b8>
 4000a68:	00c00404 	movi	r3,16
 4000a6c:	00810034 	movhi	r2,1024
 4000a70:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 10) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 8);
 4000a74:	d0a00c17 	ldw	r2,-32720(gp)
 4000a78:	10800298 	cmpnei	r2,r2,10
 4000a7c:	1000031e 	bne	r2,zero,4000a8c <displaymap+0x8d0>
 4000a80:	00c00204 	movi	r3,8
 4000a84:	00810034 	movhi	r2,1024
 4000a88:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 11) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 3);
 4000a8c:	d0a00c17 	ldw	r2,-32720(gp)
 4000a90:	108002d8 	cmpnei	r2,r2,11
 4000a94:	1000031e 	bne	r2,zero,4000aa4 <displaymap+0x8e8>
 4000a98:	00c000c4 	movi	r3,3
 4000a9c:	00810034 	movhi	r2,1024
 4000aa0:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 12) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 70);
 4000aa4:	d0a00c17 	ldw	r2,-32720(gp)
 4000aa8:	10800318 	cmpnei	r2,r2,12
 4000aac:	1000031e 	bne	r2,zero,4000abc <displaymap+0x900>
 4000ab0:	00c01184 	movi	r3,70
 4000ab4:	00810034 	movhi	r2,1024
 4000ab8:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 13) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 33);
 4000abc:	d0a00c17 	ldw	r2,-32720(gp)
 4000ac0:	10800358 	cmpnei	r2,r2,13
 4000ac4:	1000031e 	bne	r2,zero,4000ad4 <displaymap+0x918>
 4000ac8:	00c00844 	movi	r3,33
 4000acc:	00810034 	movhi	r2,1024
 4000ad0:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 14) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 6);
 4000ad4:	d0a00c17 	ldw	r2,-32720(gp)
 4000ad8:	10800398 	cmpnei	r2,r2,14
 4000adc:	1000031e 	bne	r2,zero,4000aec <displaymap+0x930>
 4000ae0:	00c00184 	movi	r3,6
 4000ae4:	00810034 	movhi	r2,1024
 4000ae8:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 15) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 14);
 4000aec:	d0a00c17 	ldw	r2,-32720(gp)
 4000af0:	108003d8 	cmpnei	r2,r2,15
 4000af4:	1000031e 	bne	r2,zero,4000b04 <displaymap+0x948>
 4000af8:	00c00384 	movi	r3,14
 4000afc:	00810034 	movhi	r2,1024
 4000b00:	10d41c35 	stwio	r3,20592(r2)
	if (display6 == 16) IOWR_ALTERA_AVALON_PIO_DATA(PIO_DISPLAY6_0_BASE, 127);
 4000b04:	d0a00c17 	ldw	r2,-32720(gp)
 4000b08:	10800418 	cmpnei	r2,r2,16
 4000b0c:	1000031e 	bne	r2,zero,4000b1c <displaymap+0x960>
 4000b10:	00c01fc4 	movi	r3,127
 4000b14:	00810034 	movhi	r2,1024
 4000b18:	10d41c35 	stwio	r3,20592(r2)

}
 4000b1c:	f800283a 	ret

04000b20 <timer_isr>:

}


static void timer_isr(void *context)
{
 4000b20:	defff704 	addi	sp,sp,-36
 4000b24:	dfc00815 	stw	ra,32(sp)
 4000b28:	ddc00715 	stw	r23,28(sp)
 4000b2c:	dd800615 	stw	r22,24(sp)
 4000b30:	dd400515 	stw	r21,20(sp)
 4000b34:	dd000415 	stw	r20,16(sp)
 4000b38:	dcc00315 	stw	r19,12(sp)
 4000b3c:	dc800215 	stw	r18,8(sp)
 4000b40:	dc400115 	stw	r17,4(sp)
 4000b44:	dc000015 	stw	r16,0(sp)
	// No usamos esto
	(void) context;



	displaymap();
 4000b48:	40001bc0 	call	40001bc <displaymap>
	btnleftright = IORD_ALTERA_AVALON_PIO_DATA(PIO_LEFT_RIGHT_0_BASE);
 4000b4c:	00810034 	movhi	r2,1024
 4000b50:	10941837 	ldwio	r2,20576(r2)
	if((btnleftright != lastbtnleftright) && ((btnleftright == 2)|| (btnleftright == 1))){
 4000b54:	d0e00217 	ldw	r3,-32760(gp)
 4000b58:	10c0a926 	beq	r2,r3,4000e00 <timer_isr+0x2e0>
 4000b5c:	10ffffc4 	addi	r3,r2,-1
 4000b60:	18c000a8 	cmpgeui	r3,r3,2
 4000b64:	1800a61e 	bne	r3,zero,4000e00 <timer_isr+0x2e0>
		lastbtnleftright = btnleftright;
 4000b68:	d0a00215 	stw	r2,-32760(gp)
		if((btnleftright == 1) && (display_selector >= 1)){
 4000b6c:	10800058 	cmpnei	r2,r2,1
 4000b70:	10009e1e 	bne	r2,zero,4000dec <timer_isr+0x2cc>
 4000b74:	d0a00617 	ldw	r2,-32744(gp)
 4000b78:	10000226 	beq	r2,zero,4000b84 <timer_isr+0x64>
			display_selector--;
 4000b7c:	10bfffc4 	addi	r2,r2,-1
			display_selector++;
 4000b80:	d0a00615 	stw	r2,-32744(gp)
	btnupdown = IORD_ALTERA_AVALON_PIO_DATA(PIO_UP_DOWN_0_BASE);
 4000b84:	00810034 	movhi	r2,1024
 4000b88:	10d41437 	ldwio	r3,20560(r2)
	if((btnupdown != lastbtnupdown) && ((btnupdown == 2)|| (btnupdown == 1))){
 4000b8c:	d0a00017 	ldw	r2,-32768(gp)
	btnupdown = IORD_ALTERA_AVALON_PIO_DATA(PIO_UP_DOWN_0_BASE);
 4000b90:	d0e00115 	stw	r3,-32764(gp)
	if((btnupdown != lastbtnupdown) && ((btnupdown == 2)|| (btnupdown == 1))){
 4000b94:	1880ea26 	beq	r3,r2,4000f40 <timer_isr+0x420>
 4000b98:	18bfffc4 	addi	r2,r3,-1
 4000b9c:	108000a8 	cmpgeui	r2,r2,2
 4000ba0:	1000e71e 	bne	r2,zero,4000f40 <timer_isr+0x420>
		lastbtnupdown = btnupdown;
 4000ba4:	d0e00015 	stw	r3,-32768(gp)
		if(btnupdown == 1){
 4000ba8:	18c00058 	cmpnei	r3,r3,1
 4000bac:	d0a00617 	ldw	r2,-32744(gp)
 4000bb0:	1800ba1e 	bne	r3,zero,4000e9c <timer_isr+0x37c>
	if((display_selector == 0) && (display1 >= 1)){
 4000bb4:	1000961e 	bne	r2,zero,4000e10 <timer_isr+0x2f0>
 4000bb8:	d0a01117 	ldw	r2,-32700(gp)
 4000bbc:	10000226 	beq	r2,zero,4000bc8 <timer_isr+0xa8>
		display1--;
 4000bc0:	10bfffc4 	addi	r2,r2,-1
		display1++;
 4000bc4:	d0a01115 	stw	r2,-32700(gp)
	set_val = IORD_ALTERA_AVALON_PIO_DATA(PIO_SET_VALUE_0_BASE);
 4000bc8:	00810034 	movhi	r2,1024
 4000bcc:	14541037 	ldwio	r17,20544(r2)
	if((set_val != last_set_val) && (set_val == 1)){
 4000bd0:	d0a00817 	ldw	r2,-32736(gp)
	set_val = IORD_ALTERA_AVALON_PIO_DATA(PIO_SET_VALUE_0_BASE);
 4000bd4:	d4600915 	stw	r17,-32732(gp)
	if((set_val != last_set_val) && (set_val == 1)){
 4000bd8:	88803426 	beq	r17,r2,4000cac <timer_isr+0x18c>
 4000bdc:	88800058 	cmpnei	r2,r17,1
 4000be0:	1000321e 	bne	r2,zero,4000cac <timer_isr+0x18c>
		unsigned int decimal = display1 + display2*16 + display3*16*16 + display4*16*16*16;
 4000be4:	d4200e17 	ldw	r16,-32712(gp)
 4000be8:	d0a00f17 	ldw	r2,-32708(gp)
		last_set_val = set_val;
 4000bec:	d4600815 	stw	r17,-32736(gp)
		unsigned int decimal = display1 + display2*16 + display3*16*16 + display4*16*16*16;
 4000bf0:	8020913a 	slli	r16,r16,4
 4000bf4:	80a1883a 	add	r16,r16,r2
 4000bf8:	8020913a 	slli	r16,r16,4
 4000bfc:	d0a01017 	ldw	r2,-32704(gp)
 4000c00:	80a1883a 	add	r16,r16,r2
 4000c04:	8020913a 	slli	r16,r16,4
 4000c08:	d0a01117 	ldw	r2,-32700(gp)
 4000c0c:	80a1883a 	add	r16,r16,r2
		if(totalkeys == 2){
 4000c10:	d0a00317 	ldw	r2,-32756(gp)
 4000c14:	10c00098 	cmpnei	r3,r2,2
 4000c18:	1800cd1e 	bne	r3,zero,4000f50 <timer_isr+0x430>
				totalkeys--;
 4000c1c:	d4600315 	stw	r17,-32756(gp)
				private_key1 = decimal;
 4000c20:	d4200b15 	stw	r16,-32724(gp)
				display1 = decimal%10;
 4000c24:	8009883a 	mov	r4,r16
 4000c28:	01400284 	movi	r5,10
 4000c2c:	40019200 	call	4001920 <__umodsi3>
				display2 = decimal/10%10;
 4000c30:	8009883a 	mov	r4,r16
 4000c34:	01400284 	movi	r5,10
				display1 = decimal%10;
 4000c38:	d0a01115 	stw	r2,-32700(gp)
				display2 = decimal/10%10;
 4000c3c:	40018bc0 	call	40018bc <__udivsi3>
 4000c40:	01400284 	movi	r5,10
 4000c44:	1009883a 	mov	r4,r2
 4000c48:	40019200 	call	4001920 <__umodsi3>
				display3 = decimal/100%10;
 4000c4c:	8009883a 	mov	r4,r16
 4000c50:	01401904 	movi	r5,100
				display2 = decimal/10%10;
 4000c54:	d0a01015 	stw	r2,-32704(gp)
				display3 = decimal/100%10;
 4000c58:	40018bc0 	call	40018bc <__udivsi3>
 4000c5c:	01400284 	movi	r5,10
 4000c60:	1009883a 	mov	r4,r2
 4000c64:	40019200 	call	4001920 <__umodsi3>
				display4 = decimal/1000%10;
 4000c68:	8009883a 	mov	r4,r16
 4000c6c:	0140fa04 	movi	r5,1000
				display3 = decimal/100%10;
 4000c70:	d0a00f15 	stw	r2,-32708(gp)
				display4 = decimal/1000%10;
 4000c74:	40018bc0 	call	40018bc <__udivsi3>
 4000c78:	01400284 	movi	r5,10
 4000c7c:	1009883a 	mov	r4,r2
 4000c80:	40019200 	call	4001920 <__umodsi3>
				display5 = decimal/10000%10;
 4000c84:	8009883a 	mov	r4,r16
 4000c88:	0149c404 	movi	r5,10000
				display4 = decimal/1000%10;
 4000c8c:	d0a00e15 	stw	r2,-32712(gp)
				display5 = decimal/10000%10;
 4000c90:	40018bc0 	call	40018bc <__udivsi3>
 4000c94:	01400284 	movi	r5,10
 4000c98:	1009883a 	mov	r4,r2
 4000c9c:	40019200 	call	4001920 <__umodsi3>
 4000ca0:	d0a00d15 	stw	r2,-32716(gp)
				IOWR_ALTERA_AVALON_PIO_DATA(PIO_READY_RSA_FILTER_0_BASE, totalkeys);
 4000ca4:	00810034 	movhi	r2,1024
 4000ca8:	14540835 	stwio	r17,20512(r2)
	}if(set_val == 0){
 4000cac:	d0a00917 	ldw	r2,-32732(gp)
 4000cb0:	1000011e 	bne	r2,zero,4000cb8 <timer_isr+0x198>
		last_set_val = 0;
 4000cb4:	d0200815 	stw	zero,-32736(gp)
	continue0 = IORD_ALTERA_AVALON_PIO_DATA(PIO_CONTINUE_0_BASE);
 4000cb8:	00810034 	movhi	r2,1024
 4000cbc:	10943837 	ldwio	r2,20704(r2)
	if((continue0 != last_continue0) && (continue0 == 1)){
 4000cc0:	d0e00717 	ldw	r3,-32740(gp)
 4000cc4:	10c0ea26 	beq	r2,r3,4001070 <timer_isr+0x550>
 4000cc8:	10c00058 	cmpnei	r3,r2,1
 4000ccc:	1800e81e 	bne	r3,zero,4001070 <timer_isr+0x550>
		if(current_pixel == 0){
 4000cd0:	d4200517 	ldw	r16,-32748(gp)
		last_continue0 = continue0;
 4000cd4:	d0a00715 	stw	r2,-32740(gp)
		if(current_pixel == 0){
 4000cd8:	8000bf1e 	bne	r16,zero,4000fd8 <timer_isr+0x4b8>
			unsigned int des_value = descifrar_rsa(pixel1,private_key1,private_key2);
 4000cdc:	d5200a17 	ldw	r20,-32728(gp)
 4000ce0:	d5e00b17 	ldw	r23,-32724(gp)
	    long long x = 1, y = a;
 4000ce4:	04c00344 	movi	r19,13
 4000ce8:	a02bd7fa 	srai	r21,r20,31
 4000cec:	802d883a 	mov	r22,r16
 4000cf0:	04800044 	movi	r18,1
 4000cf4:	8023883a 	mov	r17,r16
	    while (b > 0)
 4000cf8:	05c09b16 	blt	zero,r23,4000f68 <timer_isr+0x448>
	    return x % m;
 4000cfc:	a00d883a 	mov	r6,r20
 4000d00:	a80f883a 	mov	r7,r21
 4000d04:	9009883a 	mov	r4,r18
 4000d08:	880b883a 	mov	r5,r17
 4000d0c:	40011b40 	call	40011b4 <__moddi3>
			display5 = des_value-16*divv;
 4000d10:	10c003cc 	andi	r3,r2,15
			unsigned int divv = des_value/16;
 4000d14:	1004d13a 	srli	r2,r2,4
			display5 = des_value-16*divv;
 4000d18:	d0e00d15 	stw	r3,-32716(gp)
			display6 = divv;
 4000d1c:	d0a00c15 	stw	r2,-32720(gp)
		current_pixel++;
 4000d20:	84000044 	addi	r16,r16,1
 4000d24:	d4200515 	stw	r16,-32748(gp)
	if(display_selector == 0) IOWR_ALTERA_AVALON_PIO_DATA(PIO_LEDS_0_BASE, 4);
 4000d28:	d0a00617 	ldw	r2,-32744(gp)
 4000d2c:	1000031e 	bne	r2,zero,4000d3c <timer_isr+0x21c>
 4000d30:	00c00104 	movi	r3,4
 4000d34:	00810034 	movhi	r2,1024
 4000d38:	10d43435 	stwio	r3,20688(r2)
	if(display_selector == 1) IOWR_ALTERA_AVALON_PIO_DATA(PIO_LEDS_0_BASE, 8);
 4000d3c:	d0a00617 	ldw	r2,-32744(gp)
 4000d40:	10800058 	cmpnei	r2,r2,1
 4000d44:	1000031e 	bne	r2,zero,4000d54 <timer_isr+0x234>
 4000d48:	00c00204 	movi	r3,8
 4000d4c:	00810034 	movhi	r2,1024
 4000d50:	10d43435 	stwio	r3,20688(r2)
	if(display_selector == 2) IOWR_ALTERA_AVALON_PIO_DATA(PIO_LEDS_0_BASE, 16);
 4000d54:	d0a00617 	ldw	r2,-32744(gp)
 4000d58:	10800098 	cmpnei	r2,r2,2
 4000d5c:	1000031e 	bne	r2,zero,4000d6c <timer_isr+0x24c>
 4000d60:	00c00404 	movi	r3,16
 4000d64:	00810034 	movhi	r2,1024
 4000d68:	10d43435 	stwio	r3,20688(r2)
	if(display_selector == 3) IOWR_ALTERA_AVALON_PIO_DATA(PIO_LEDS_0_BASE, 32);
 4000d6c:	d0a00617 	ldw	r2,-32744(gp)
 4000d70:	108000d8 	cmpnei	r2,r2,3
 4000d74:	1000031e 	bne	r2,zero,4000d84 <timer_isr+0x264>
 4000d78:	00c00804 	movi	r3,32
 4000d7c:	00810034 	movhi	r2,1024
 4000d80:	10d43435 	stwio	r3,20688(r2)
	if(display_selector == 4) IOWR_ALTERA_AVALON_PIO_DATA(PIO_LEDS_0_BASE, 64);
 4000d84:	d0a00617 	ldw	r2,-32744(gp)
 4000d88:	10800118 	cmpnei	r2,r2,4
 4000d8c:	1000031e 	bne	r2,zero,4000d9c <timer_isr+0x27c>
 4000d90:	00c01004 	movi	r3,64
 4000d94:	00810034 	movhi	r2,1024
 4000d98:	10d43435 	stwio	r3,20688(r2)
	if(display_selector == 5) IOWR_ALTERA_AVALON_PIO_DATA(PIO_LEDS_0_BASE, 128);
 4000d9c:	d0a00617 	ldw	r2,-32744(gp)
 4000da0:	10800158 	cmpnei	r2,r2,5
 4000da4:	1000031e 	bne	r2,zero,4000db4 <timer_isr+0x294>
 4000da8:	00c02004 	movi	r3,128
 4000dac:	00810034 	movhi	r2,1024
 4000db0:	10d43435 	stwio	r3,20688(r2)
	handleleftrightbtn();
	handleupdownbnt();
	handlesetvalue();
	handlecontinue0();
	show_current_selection();
	displaymap();
 4000db4:	40001bc0 	call	40001bc <displaymap>


	// Limpiamos status.TO
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_0_BASE, 0);
 4000db8:	00810034 	movhi	r2,1024
 4000dbc:	10140035 	stwio	zero,20480(r2)
}
 4000dc0:	dfc00817 	ldw	ra,32(sp)
 4000dc4:	ddc00717 	ldw	r23,28(sp)
 4000dc8:	dd800617 	ldw	r22,24(sp)
 4000dcc:	dd400517 	ldw	r21,20(sp)
 4000dd0:	dd000417 	ldw	r20,16(sp)
 4000dd4:	dcc00317 	ldw	r19,12(sp)
 4000dd8:	dc800217 	ldw	r18,8(sp)
 4000ddc:	dc400117 	ldw	r17,4(sp)
 4000de0:	dc000017 	ldw	r16,0(sp)
 4000de4:	dec00904 	addi	sp,sp,36
 4000de8:	f800283a 	ret
		}else if((btnleftright == 2) && (display_selector <= 4)){
 4000dec:	d0a00617 	ldw	r2,-32744(gp)
 4000df0:	10c00168 	cmpgeui	r3,r2,5
 4000df4:	183f631e 	bne	r3,zero,4000b84 <timer_isr+0x64>
			display_selector++;
 4000df8:	10800044 	addi	r2,r2,1
 4000dfc:	003f6006 	br	4000b80 <timer_isr+0x60>
	}if(btnleftright == 3){
 4000e00:	10c000d8 	cmpnei	r3,r2,3
 4000e04:	183f5f1e 	bne	r3,zero,4000b84 <timer_isr+0x64>
		lastbtnleftright = 3;
 4000e08:	d0a00215 	stw	r2,-32760(gp)
 4000e0c:	003f5d06 	br	4000b84 <timer_isr+0x64>
	}else if((display_selector == 1) && (display2 >= 1)){
 4000e10:	10c00058 	cmpnei	r3,r2,1
 4000e14:	1800051e 	bne	r3,zero,4000e2c <timer_isr+0x30c>
 4000e18:	d0a01017 	ldw	r2,-32704(gp)
 4000e1c:	103f6a26 	beq	r2,zero,4000bc8 <timer_isr+0xa8>
		display2--;
 4000e20:	10bfffc4 	addi	r2,r2,-1
		display2++;
 4000e24:	d0a01015 	stw	r2,-32704(gp)
 4000e28:	003f6706 	br	4000bc8 <timer_isr+0xa8>
	}else if((display_selector == 2) && (display3 >= 1)){
 4000e2c:	10c00098 	cmpnei	r3,r2,2
 4000e30:	1800051e 	bne	r3,zero,4000e48 <timer_isr+0x328>
 4000e34:	d0a00f17 	ldw	r2,-32708(gp)
 4000e38:	103f6326 	beq	r2,zero,4000bc8 <timer_isr+0xa8>
		display3--;
 4000e3c:	10bfffc4 	addi	r2,r2,-1
		display3++;
 4000e40:	d0a00f15 	stw	r2,-32708(gp)
 4000e44:	003f6006 	br	4000bc8 <timer_isr+0xa8>
	}else if((display_selector == 3) && (display4 >= 1)){
 4000e48:	10c000d8 	cmpnei	r3,r2,3
 4000e4c:	1800051e 	bne	r3,zero,4000e64 <timer_isr+0x344>
 4000e50:	d0a00e17 	ldw	r2,-32712(gp)
 4000e54:	103f5c26 	beq	r2,zero,4000bc8 <timer_isr+0xa8>
		display4--;
 4000e58:	10bfffc4 	addi	r2,r2,-1
		display4++;
 4000e5c:	d0a00e15 	stw	r2,-32712(gp)
 4000e60:	003f5906 	br	4000bc8 <timer_isr+0xa8>
	}else if((display_selector == 4) && (display5 >= 1)){
 4000e64:	10c00118 	cmpnei	r3,r2,4
 4000e68:	1800051e 	bne	r3,zero,4000e80 <timer_isr+0x360>
 4000e6c:	d0a00d17 	ldw	r2,-32716(gp)
 4000e70:	103f5526 	beq	r2,zero,4000bc8 <timer_isr+0xa8>
		display5--;
 4000e74:	10bfffc4 	addi	r2,r2,-1
		display5++;
 4000e78:	d0a00d15 	stw	r2,-32716(gp)
 4000e7c:	003f5206 	br	4000bc8 <timer_isr+0xa8>
	}else if((display_selector == 5) && (display6 >= 1)){
 4000e80:	10800158 	cmpnei	r2,r2,5
 4000e84:	103f501e 	bne	r2,zero,4000bc8 <timer_isr+0xa8>
 4000e88:	d0a00c17 	ldw	r2,-32720(gp)
 4000e8c:	103f4e26 	beq	r2,zero,4000bc8 <timer_isr+0xa8>
		display6--;
 4000e90:	10bfffc4 	addi	r2,r2,-1
		display6++;
 4000e94:	d0a00c15 	stw	r2,-32720(gp)
 4000e98:	003f4b06 	br	4000bc8 <timer_isr+0xa8>
	if((display_selector == 0) && (display1 <= 14)){
 4000e9c:	1000051e 	bne	r2,zero,4000eb4 <timer_isr+0x394>
 4000ea0:	d0a01117 	ldw	r2,-32700(gp)
 4000ea4:	10c003e8 	cmpgeui	r3,r2,15
 4000ea8:	183f471e 	bne	r3,zero,4000bc8 <timer_isr+0xa8>
		display1++;
 4000eac:	10800044 	addi	r2,r2,1
 4000eb0:	003f4406 	br	4000bc4 <timer_isr+0xa4>
	}else if((display_selector == 1) && (display2 <= 14)){
 4000eb4:	10c00058 	cmpnei	r3,r2,1
 4000eb8:	1800051e 	bne	r3,zero,4000ed0 <timer_isr+0x3b0>
 4000ebc:	d0a01017 	ldw	r2,-32704(gp)
 4000ec0:	10c003e8 	cmpgeui	r3,r2,15
 4000ec4:	183f401e 	bne	r3,zero,4000bc8 <timer_isr+0xa8>
		display2++;
 4000ec8:	10800044 	addi	r2,r2,1
 4000ecc:	003fd506 	br	4000e24 <timer_isr+0x304>
	}else if((display_selector == 2) && (display3 <= 14)){
 4000ed0:	10c00098 	cmpnei	r3,r2,2
 4000ed4:	1800051e 	bne	r3,zero,4000eec <timer_isr+0x3cc>
 4000ed8:	d0a00f17 	ldw	r2,-32708(gp)
 4000edc:	10c003e8 	cmpgeui	r3,r2,15
 4000ee0:	183f391e 	bne	r3,zero,4000bc8 <timer_isr+0xa8>
		display3++;
 4000ee4:	10800044 	addi	r2,r2,1
 4000ee8:	003fd506 	br	4000e40 <timer_isr+0x320>
	}else if((display_selector == 3) && (display4 <= 14)){
 4000eec:	10c000d8 	cmpnei	r3,r2,3
 4000ef0:	1800051e 	bne	r3,zero,4000f08 <timer_isr+0x3e8>
 4000ef4:	d0a00e17 	ldw	r2,-32712(gp)
 4000ef8:	10c003e8 	cmpgeui	r3,r2,15
 4000efc:	183f321e 	bne	r3,zero,4000bc8 <timer_isr+0xa8>
		display4++;
 4000f00:	10800044 	addi	r2,r2,1
 4000f04:	003fd506 	br	4000e5c <timer_isr+0x33c>
	}else if((display_selector == 4) && (display5 <= 14)){
 4000f08:	10c00118 	cmpnei	r3,r2,4
 4000f0c:	1800051e 	bne	r3,zero,4000f24 <timer_isr+0x404>
 4000f10:	d0a00d17 	ldw	r2,-32716(gp)
 4000f14:	10c003e8 	cmpgeui	r3,r2,15
 4000f18:	183f2b1e 	bne	r3,zero,4000bc8 <timer_isr+0xa8>
		display5++;
 4000f1c:	10800044 	addi	r2,r2,1
 4000f20:	003fd506 	br	4000e78 <timer_isr+0x358>
	}else if((display_selector == 5) && (display6 <= 14)){
 4000f24:	10800158 	cmpnei	r2,r2,5
 4000f28:	103f271e 	bne	r2,zero,4000bc8 <timer_isr+0xa8>
 4000f2c:	d0a00c17 	ldw	r2,-32720(gp)
 4000f30:	10c003e8 	cmpgeui	r3,r2,15
 4000f34:	183f241e 	bne	r3,zero,4000bc8 <timer_isr+0xa8>
		display6++;
 4000f38:	10800044 	addi	r2,r2,1
 4000f3c:	003fd506 	br	4000e94 <timer_isr+0x374>
	}if(btnupdown == 3){
 4000f40:	188000d8 	cmpnei	r2,r3,3
 4000f44:	103f201e 	bne	r2,zero,4000bc8 <timer_isr+0xa8>
		lastbtnupdown = 3;
 4000f48:	d0e00015 	stw	r3,-32768(gp)
 4000f4c:	003f1e06 	br	4000bc8 <timer_isr+0xa8>
		else if(totalkeys == 1){
 4000f50:	10800060 	cmpeqi	r2,r2,1
 4000f54:	103f5826 	beq	r2,zero,4000cb8 <timer_isr+0x198>
				totalkeys++;
 4000f58:	04400084 	movi	r17,2
 4000f5c:	d4600315 	stw	r17,-32756(gp)
				private_key2 = decimal;
 4000f60:	d4200a15 	stw	r16,-32728(gp)
 4000f64:	003f2f06 	br	4000c24 <timer_isr+0x104>
	        if (b % 2 == 1)
 4000f68:	b880004c 	andi	r2,r23,1
 4000f6c:	10000c26 	beq	r2,zero,4000fa0 <timer_isr+0x480>
	            x = (x * y) % m;
 4000f70:	9009883a 	mov	r4,r18
 4000f74:	880b883a 	mov	r5,r17
 4000f78:	980d883a 	mov	r6,r19
 4000f7c:	b00f883a 	mov	r7,r22
 4000f80:	40010b00 	call	40010b0 <__muldi3>
 4000f84:	a00d883a 	mov	r6,r20
 4000f88:	a80f883a 	mov	r7,r21
 4000f8c:	1009883a 	mov	r4,r2
 4000f90:	180b883a 	mov	r5,r3
 4000f94:	40011b40 	call	40011b4 <__moddi3>
 4000f98:	1025883a 	mov	r18,r2
 4000f9c:	1823883a 	mov	r17,r3
	        y = (y * y) % m;
 4000fa0:	980d883a 	mov	r6,r19
 4000fa4:	b00f883a 	mov	r7,r22
 4000fa8:	9809883a 	mov	r4,r19
 4000fac:	b00b883a 	mov	r5,r22
 4000fb0:	40010b00 	call	40010b0 <__muldi3>
 4000fb4:	a00d883a 	mov	r6,r20
 4000fb8:	a80f883a 	mov	r7,r21
 4000fbc:	1009883a 	mov	r4,r2
 4000fc0:	180b883a 	mov	r5,r3
 4000fc4:	40011b40 	call	40011b4 <__moddi3>
	        b /= 2;
 4000fc8:	b82fd07a 	srai	r23,r23,1
	        y = (y * y) % m;
 4000fcc:	1027883a 	mov	r19,r2
 4000fd0:	182d883a 	mov	r22,r3
	        b /= 2;
 4000fd4:	003f4806 	br	4000cf8 <timer_isr+0x1d8>
		}else if(current_pixel == 1){
 4000fd8:	80800058 	cmpnei	r2,r16,1
 4000fdc:	103f501e 	bne	r2,zero,4000d20 <timer_isr+0x200>
			unsigned int des_value = descifrar_rsa(pixel2,private_key1,private_key2);
 4000fe0:	d5200a17 	ldw	r20,-32728(gp)
 4000fe4:	d5e00b17 	ldw	r23,-32724(gp)
	    long long x = 1, y = a;
 4000fe8:	d4a00517 	ldw	r18,-32748(gp)
 4000fec:	a02bd7fa 	srai	r21,r20,31
 4000ff0:	04c02744 	movi	r19,157
 4000ff4:	002d883a 	mov	r22,zero
 4000ff8:	0023883a 	mov	r17,zero
	    while (b > 0)
 4000ffc:	05ff3f0e 	bge	zero,r23,4000cfc <timer_isr+0x1dc>
	        if (b % 2 == 1)
 4001000:	b880004c 	andi	r2,r23,1
 4001004:	10000c26 	beq	r2,zero,4001038 <timer_isr+0x518>
	            x = (x * y) % m;
 4001008:	9009883a 	mov	r4,r18
 400100c:	880b883a 	mov	r5,r17
 4001010:	980d883a 	mov	r6,r19
 4001014:	b00f883a 	mov	r7,r22
 4001018:	40010b00 	call	40010b0 <__muldi3>
 400101c:	a00d883a 	mov	r6,r20
 4001020:	a80f883a 	mov	r7,r21
 4001024:	1009883a 	mov	r4,r2
 4001028:	180b883a 	mov	r5,r3
 400102c:	40011b40 	call	40011b4 <__moddi3>
 4001030:	1025883a 	mov	r18,r2
 4001034:	1823883a 	mov	r17,r3
	        y = (y * y) % m;
 4001038:	980d883a 	mov	r6,r19
 400103c:	b00f883a 	mov	r7,r22
 4001040:	9809883a 	mov	r4,r19
 4001044:	b00b883a 	mov	r5,r22
 4001048:	40010b00 	call	40010b0 <__muldi3>
 400104c:	a00d883a 	mov	r6,r20
 4001050:	a80f883a 	mov	r7,r21
 4001054:	1009883a 	mov	r4,r2
 4001058:	180b883a 	mov	r5,r3
 400105c:	40011b40 	call	40011b4 <__moddi3>
	        b /= 2;
 4001060:	b82fd07a 	srai	r23,r23,1
	        y = (y * y) % m;
 4001064:	1027883a 	mov	r19,r2
 4001068:	182d883a 	mov	r22,r3
	        b /= 2;
 400106c:	003fe306 	br	4000ffc <timer_isr+0x4dc>
	}if(continue0 == 0){
 4001070:	103f2d1e 	bne	r2,zero,4000d28 <timer_isr+0x208>
		last_continue0 = 0;
 4001074:	d0200715 	stw	zero,-32740(gp)
 4001078:	003f2b06 	br	4000d28 <timer_isr+0x208>

0400107c <main>:

int main()
{
 400107c:	defffe04 	addi	sp,sp,-8
	// Asociamos la seal de IRQ con el ISR
	alt_ic_isr_register(
 4001080:	01810034 	movhi	r6,1024
 4001084:	d8000015 	stw	zero,0(sp)
 4001088:	000f883a 	mov	r7,zero
 400108c:	3182c804 	addi	r6,r6,2848
 4001090:	000b883a 	mov	r5,zero
 4001094:	0009883a 	mov	r4,zero
{
 4001098:	dfc00115 	stw	ra,4(sp)
	alt_ic_isr_register(
 400109c:	40019a40 	call	40019a4 <alt_ic_isr_register>
			timer_isr,
			NULL,
			NULL);

	// Habilitamos IRQs peridicas generadas por el timer
	IOWR_ALTERA_AVALON_TIMER_CONTROL(
 40010a0:	00c000c4 	movi	r3,3
 40010a4:	00810034 	movhi	r2,1024
 40010a8:	10d40135 	stwio	r3,20484(r2)
			TIMER_0_BASE,
			  ALTERA_AVALON_TIMER_CONTROL_ITO_MSK
			| ALTERA_AVALON_TIMER_CONTROL_CONT_MSK);

	while (1);
 40010ac:	003fff06 	br	40010ac <main+0x30>

040010b0 <__muldi3>:
 40010b0:	defff704 	addi	sp,sp,-36
 40010b4:	dd400515 	stw	r21,20(sp)
 40010b8:	dd000415 	stw	r20,16(sp)
 40010bc:	202ad43a 	srli	r21,r4,16
 40010c0:	253fffcc 	andi	r20,r4,65535
 40010c4:	dc000015 	stw	r16,0(sp)
 40010c8:	343fffcc 	andi	r16,r6,65535
 40010cc:	dcc00315 	stw	r19,12(sp)
 40010d0:	dc800215 	stw	r18,8(sp)
 40010d4:	2027883a 	mov	r19,r4
 40010d8:	2825883a 	mov	r18,r5
 40010dc:	a009883a 	mov	r4,r20
 40010e0:	800b883a 	mov	r5,r16
 40010e4:	dfc00815 	stw	ra,32(sp)
 40010e8:	ddc00715 	stw	r23,28(sp)
 40010ec:	dd800615 	stw	r22,24(sp)
 40010f0:	302ed43a 	srli	r23,r6,16
 40010f4:	382d883a 	mov	r22,r7
 40010f8:	dc400115 	stw	r17,4(sp)
 40010fc:	3023883a 	mov	r17,r6
 4001100:	400197c0 	call	400197c <__mulsi3>
 4001104:	800b883a 	mov	r5,r16
 4001108:	a809883a 	mov	r4,r21
 400110c:	1021883a 	mov	r16,r2
 4001110:	400197c0 	call	400197c <__mulsi3>
 4001114:	a809883a 	mov	r4,r21
 4001118:	b80b883a 	mov	r5,r23
 400111c:	102b883a 	mov	r21,r2
 4001120:	400197c0 	call	400197c <__mulsi3>
 4001124:	a009883a 	mov	r4,r20
 4001128:	b80b883a 	mov	r5,r23
 400112c:	1029883a 	mov	r20,r2
 4001130:	400197c0 	call	400197c <__mulsi3>
 4001134:	8010d43a 	srli	r8,r16,16
 4001138:	1545883a 	add	r2,r2,r21
 400113c:	4091883a 	add	r8,r8,r2
 4001140:	4540022e 	bgeu	r8,r21,400114c <__muldi3+0x9c>
 4001144:	00800074 	movhi	r2,1
 4001148:	a0a9883a 	add	r20,r20,r2
 400114c:	4006d43a 	srli	r3,r8,16
 4001150:	4010943a 	slli	r8,r8,16
 4001154:	b00b883a 	mov	r5,r22
 4001158:	9809883a 	mov	r4,r19
 400115c:	843fffcc 	andi	r16,r16,65535
 4001160:	1d29883a 	add	r20,r3,r20
 4001164:	4421883a 	add	r16,r8,r16
 4001168:	400197c0 	call	400197c <__mulsi3>
 400116c:	900b883a 	mov	r5,r18
 4001170:	8809883a 	mov	r4,r17
 4001174:	1529883a 	add	r20,r2,r20
 4001178:	400197c0 	call	400197c <__mulsi3>
 400117c:	1007883a 	mov	r3,r2
 4001180:	a0c7883a 	add	r3,r20,r3
 4001184:	8005883a 	mov	r2,r16
 4001188:	dfc00817 	ldw	ra,32(sp)
 400118c:	ddc00717 	ldw	r23,28(sp)
 4001190:	dd800617 	ldw	r22,24(sp)
 4001194:	dd400517 	ldw	r21,20(sp)
 4001198:	dd000417 	ldw	r20,16(sp)
 400119c:	dcc00317 	ldw	r19,12(sp)
 40011a0:	dc800217 	ldw	r18,8(sp)
 40011a4:	dc400117 	ldw	r17,4(sp)
 40011a8:	dc000017 	ldw	r16,0(sp)
 40011ac:	dec00904 	addi	sp,sp,36
 40011b0:	f800283a 	ret

040011b4 <__moddi3>:
 40011b4:	defff304 	addi	sp,sp,-52
 40011b8:	dc400415 	stw	r17,16(sp)
 40011bc:	dc000315 	stw	r16,12(sp)
 40011c0:	dfc00c15 	stw	ra,48(sp)
 40011c4:	df000b15 	stw	fp,44(sp)
 40011c8:	ddc00a15 	stw	r23,40(sp)
 40011cc:	dd800915 	stw	r22,36(sp)
 40011d0:	dd400815 	stw	r21,32(sp)
 40011d4:	dd000715 	stw	r20,28(sp)
 40011d8:	dcc00615 	stw	r19,24(sp)
 40011dc:	dc800515 	stw	r18,20(sp)
 40011e0:	2823883a 	mov	r17,r5
 40011e4:	2021883a 	mov	r16,r4
 40011e8:	2800a716 	blt	r5,zero,4001488 <__moddi3+0x2d4>
 40011ec:	0025883a 	mov	r18,zero
 40011f0:	3800040e 	bge	r7,zero,4001204 <__moddi3+0x50>
 40011f4:	3026c03a 	cmpne	r19,r6,zero
 40011f8:	01c9c83a 	sub	r4,zero,r7
 40011fc:	24cfc83a 	sub	r7,r4,r19
 4001200:	018dc83a 	sub	r6,zero,r6
 4001204:	3827883a 	mov	r19,r7
 4001208:	302b883a 	mov	r21,r6
 400120c:	8029883a 	mov	r20,r16
 4001210:	882f883a 	mov	r23,r17
 4001214:	38004d1e 	bne	r7,zero,400134c <__moddi3+0x198>
 4001218:	8980502e 	bgeu	r17,r6,400135c <__moddi3+0x1a8>
 400121c:	00bfffd4 	movui	r2,65535
 4001220:	1180a936 	bltu	r2,r6,40014c8 <__moddi3+0x314>
 4001224:	30804030 	cmpltui	r2,r6,256
 4001228:	1001531e 	bne	r2,zero,4001778 <__moddi3+0x5c4>
 400122c:	3006d23a 	srli	r3,r6,8
 4001230:	04c00204 	movi	r19,8
 4001234:	00810034 	movhi	r2,1024
 4001238:	1885883a 	add	r2,r3,r2
 400123c:	11080003 	ldbu	r4,8192(r2)
 4001240:	00800804 	movi	r2,32
 4001244:	24c9883a 	add	r4,r4,r19
 4001248:	1127c83a 	sub	r19,r2,r4
 400124c:	11000526 	beq	r2,r4,4001264 <__moddi3+0xb0>
 4001250:	8ce2983a 	sll	r17,r17,r19
 4001254:	8108d83a 	srl	r4,r16,r4
 4001258:	34ea983a 	sll	r21,r6,r19
 400125c:	84e8983a 	sll	r20,r16,r19
 4001260:	246eb03a 	or	r23,r4,r17
 4001264:	a838d43a 	srli	fp,r21,16
 4001268:	b809883a 	mov	r4,r23
 400126c:	adbfffcc 	andi	r22,r21,65535
 4001270:	e00b883a 	mov	r5,fp
 4001274:	40019200 	call	4001920 <__umodsi3>
 4001278:	e00b883a 	mov	r5,fp
 400127c:	b809883a 	mov	r4,r23
 4001280:	1023883a 	mov	r17,r2
 4001284:	40018bc0 	call	40018bc <__udivsi3>
 4001288:	b009883a 	mov	r4,r22
 400128c:	100b883a 	mov	r5,r2
 4001290:	400197c0 	call	400197c <__mulsi3>
 4001294:	8822943a 	slli	r17,r17,16
 4001298:	a008d43a 	srli	r4,r20,16
 400129c:	8908b03a 	or	r4,r17,r4
 40012a0:	2080032e 	bgeu	r4,r2,40012b0 <__moddi3+0xfc>
 40012a4:	2549883a 	add	r4,r4,r21
 40012a8:	25400136 	bltu	r4,r21,40012b0 <__moddi3+0xfc>
 40012ac:	20814436 	bltu	r4,r2,40017c0 <__moddi3+0x60c>
 40012b0:	20a1c83a 	sub	r16,r4,r2
 40012b4:	e00b883a 	mov	r5,fp
 40012b8:	8009883a 	mov	r4,r16
 40012bc:	40019200 	call	4001920 <__umodsi3>
 40012c0:	e00b883a 	mov	r5,fp
 40012c4:	8009883a 	mov	r4,r16
 40012c8:	1023883a 	mov	r17,r2
 40012cc:	40018bc0 	call	40018bc <__udivsi3>
 40012d0:	8822943a 	slli	r17,r17,16
 40012d4:	100b883a 	mov	r5,r2
 40012d8:	b009883a 	mov	r4,r22
 40012dc:	400197c0 	call	400197c <__mulsi3>
 40012e0:	a0ffffcc 	andi	r3,r20,65535
 40012e4:	88c6b03a 	or	r3,r17,r3
 40012e8:	1880042e 	bgeu	r3,r2,40012fc <__moddi3+0x148>
 40012ec:	1d47883a 	add	r3,r3,r21
 40012f0:	1d400236 	bltu	r3,r21,40012fc <__moddi3+0x148>
 40012f4:	1880012e 	bgeu	r3,r2,40012fc <__moddi3+0x148>
 40012f8:	1d47883a 	add	r3,r3,r21
 40012fc:	1885c83a 	sub	r2,r3,r2
 4001300:	14c4d83a 	srl	r2,r2,r19
 4001304:	0007883a 	mov	r3,zero
 4001308:	90000426 	beq	r18,zero,400131c <__moddi3+0x168>
 400130c:	1020c03a 	cmpne	r16,r2,zero
 4001310:	00e3c83a 	sub	r17,zero,r3
 4001314:	8c07c83a 	sub	r3,r17,r16
 4001318:	0085c83a 	sub	r2,zero,r2
 400131c:	dfc00c17 	ldw	ra,48(sp)
 4001320:	df000b17 	ldw	fp,44(sp)
 4001324:	ddc00a17 	ldw	r23,40(sp)
 4001328:	dd800917 	ldw	r22,36(sp)
 400132c:	dd400817 	ldw	r21,32(sp)
 4001330:	dd000717 	ldw	r20,28(sp)
 4001334:	dcc00617 	ldw	r19,24(sp)
 4001338:	dc800517 	ldw	r18,20(sp)
 400133c:	dc400417 	ldw	r17,16(sp)
 4001340:	dc000317 	ldw	r16,12(sp)
 4001344:	dec00d04 	addi	sp,sp,52
 4001348:	f800283a 	ret
 400134c:	8005883a 	mov	r2,r16
 4001350:	89c0392e 	bgeu	r17,r7,4001438 <__moddi3+0x284>
 4001354:	8807883a 	mov	r3,r17
 4001358:	003feb06 	br	4001308 <__moddi3+0x154>
 400135c:	3000041e 	bne	r6,zero,4001370 <__moddi3+0x1bc>
 4001360:	000b883a 	mov	r5,zero
 4001364:	01000044 	movi	r4,1
 4001368:	40018bc0 	call	40018bc <__udivsi3>
 400136c:	102b883a 	mov	r21,r2
 4001370:	00bfffd4 	movui	r2,65535
 4001374:	15404a2e 	bgeu	r2,r21,40014a0 <__moddi3+0x2ec>
 4001378:	00804034 	movhi	r2,256
 400137c:	a8810336 	bltu	r21,r2,400178c <__moddi3+0x5d8>
 4001380:	a806d63a 	srli	r3,r21,24
 4001384:	04c00604 	movi	r19,24
 4001388:	00810034 	movhi	r2,1024
 400138c:	1885883a 	add	r2,r3,r2
 4001390:	15c80003 	ldbu	r23,8192(r2)
 4001394:	00800804 	movi	r2,32
 4001398:	bcef883a 	add	r23,r23,r19
 400139c:	15e7c83a 	sub	r19,r2,r23
 40013a0:	15c0bc1e 	bne	r2,r23,4001694 <__moddi3+0x4e0>
 40013a4:	a838d43a 	srli	fp,r21,16
 40013a8:	8d63c83a 	sub	r17,r17,r21
 40013ac:	adbfffcc 	andi	r22,r21,65535
 40013b0:	8809883a 	mov	r4,r17
 40013b4:	e00b883a 	mov	r5,fp
 40013b8:	40019200 	call	4001920 <__umodsi3>
 40013bc:	8809883a 	mov	r4,r17
 40013c0:	e00b883a 	mov	r5,fp
 40013c4:	1023883a 	mov	r17,r2
 40013c8:	40018bc0 	call	40018bc <__udivsi3>
 40013cc:	1009883a 	mov	r4,r2
 40013d0:	b00b883a 	mov	r5,r22
 40013d4:	400197c0 	call	400197c <__mulsi3>
 40013d8:	8822943a 	slli	r17,r17,16
 40013dc:	a008d43a 	srli	r4,r20,16
 40013e0:	8908b03a 	or	r4,r17,r4
 40013e4:	2080042e 	bgeu	r4,r2,40013f8 <__moddi3+0x244>
 40013e8:	2549883a 	add	r4,r4,r21
 40013ec:	25400236 	bltu	r4,r21,40013f8 <__moddi3+0x244>
 40013f0:	2080012e 	bgeu	r4,r2,40013f8 <__moddi3+0x244>
 40013f4:	2549883a 	add	r4,r4,r21
 40013f8:	20a1c83a 	sub	r16,r4,r2
 40013fc:	e00b883a 	mov	r5,fp
 4001400:	8009883a 	mov	r4,r16
 4001404:	40019200 	call	4001920 <__umodsi3>
 4001408:	e00b883a 	mov	r5,fp
 400140c:	8009883a 	mov	r4,r16
 4001410:	1023883a 	mov	r17,r2
 4001414:	8822943a 	slli	r17,r17,16
 4001418:	40018bc0 	call	40018bc <__udivsi3>
 400141c:	b00b883a 	mov	r5,r22
 4001420:	1009883a 	mov	r4,r2
 4001424:	400197c0 	call	400197c <__mulsi3>
 4001428:	a53fffcc 	andi	r20,r20,65535
 400142c:	8d06b03a 	or	r3,r17,r20
 4001430:	18bfb22e 	bgeu	r3,r2,40012fc <__moddi3+0x148>
 4001434:	003fad06 	br	40012ec <__moddi3+0x138>
 4001438:	00ffffd4 	movui	r3,65535
 400143c:	19c01d2e 	bgeu	r3,r7,40014b4 <__moddi3+0x300>
 4001440:	00c04034 	movhi	r3,256
 4001444:	38c0ce36 	bltu	r7,r3,4001780 <__moddi3+0x5cc>
 4001448:	380ad63a 	srli	r5,r7,24
 400144c:	01000604 	movi	r4,24
 4001450:	00c10034 	movhi	r3,1024
 4001454:	28c7883a 	add	r3,r5,r3
 4001458:	1d880003 	ldbu	r22,8192(r3)
 400145c:	00c00804 	movi	r3,32
 4001460:	b12d883a 	add	r22,r22,r4
 4001464:	1dabc83a 	sub	r21,r3,r22
 4001468:	1d801c1e 	bne	r3,r22,40014dc <__moddi3+0x328>
 400146c:	3c400136 	bltu	r7,r17,4001474 <__moddi3+0x2c0>
 4001470:	81bfb836 	bltu	r16,r6,4001354 <__moddi3+0x1a0>
 4001474:	8185c83a 	sub	r2,r16,r6
 4001478:	89e3c83a 	sub	r17,r17,r7
 400147c:	80a1803a 	cmpltu	r16,r16,r2
 4001480:	8c23c83a 	sub	r17,r17,r16
 4001484:	003fb306 	br	4001354 <__moddi3+0x1a0>
 4001488:	2004c03a 	cmpne	r2,r4,zero
 400148c:	0163c83a 	sub	r17,zero,r5
 4001490:	88a3c83a 	sub	r17,r17,r2
 4001494:	0121c83a 	sub	r16,zero,r4
 4001498:	04bfffc4 	movi	r18,-1
 400149c:	003f5406 	br	40011f0 <__moddi3+0x3c>
 40014a0:	a8804030 	cmpltui	r2,r21,256
 40014a4:	1000b21e 	bne	r2,zero,4001770 <__moddi3+0x5bc>
 40014a8:	a806d23a 	srli	r3,r21,8
 40014ac:	04c00204 	movi	r19,8
 40014b0:	003fb506 	br	4001388 <__moddi3+0x1d4>
 40014b4:	38c04030 	cmpltui	r3,r7,256
 40014b8:	1800b71e 	bne	r3,zero,4001798 <__moddi3+0x5e4>
 40014bc:	380ad23a 	srli	r5,r7,8
 40014c0:	01000204 	movi	r4,8
 40014c4:	003fe206 	br	4001450 <__moddi3+0x29c>
 40014c8:	00804034 	movhi	r2,256
 40014cc:	3080b536 	bltu	r6,r2,40017a4 <__moddi3+0x5f0>
 40014d0:	3006d63a 	srli	r3,r6,24
 40014d4:	04c00604 	movi	r19,24
 40014d8:	003f5606 	br	4001234 <__moddi3+0x80>
 40014dc:	3588d83a 	srl	r4,r6,r22
 40014e0:	3d4e983a 	sll	r7,r7,r21
 40014e4:	8daed83a 	srl	r23,r17,r22
 40014e8:	8584d83a 	srl	r2,r16,r22
 40014ec:	21e6b03a 	or	r19,r4,r7
 40014f0:	8d62983a 	sll	r17,r17,r21
 40014f4:	9838d43a 	srli	fp,r19,16
 40014f8:	3546983a 	sll	r3,r6,r21
 40014fc:	b809883a 	mov	r4,r23
 4001500:	1444b03a 	or	r2,r2,r17
 4001504:	e00b883a 	mov	r5,fp
 4001508:	d8c00115 	stw	r3,4(sp)
 400150c:	d8800015 	stw	r2,0(sp)
 4001510:	40019200 	call	4001920 <__umodsi3>
 4001514:	b809883a 	mov	r4,r23
 4001518:	e00b883a 	mov	r5,fp
 400151c:	102f883a 	mov	r23,r2
 4001520:	9c7fffcc 	andi	r17,r19,65535
 4001524:	40018bc0 	call	40018bc <__udivsi3>
 4001528:	8809883a 	mov	r4,r17
 400152c:	100b883a 	mov	r5,r2
 4001530:	1029883a 	mov	r20,r2
 4001534:	400197c0 	call	400197c <__mulsi3>
 4001538:	d9000017 	ldw	r4,0(sp)
 400153c:	b806943a 	slli	r3,r23,16
 4001540:	8560983a 	sll	r16,r16,r21
 4001544:	2008d43a 	srli	r4,r4,16
 4001548:	1908b03a 	or	r4,r3,r4
 400154c:	2080062e 	bgeu	r4,r2,4001568 <__moddi3+0x3b4>
 4001550:	24c9883a 	add	r4,r4,r19
 4001554:	a17fffc4 	addi	r5,r20,-1
 4001558:	24c09736 	bltu	r4,r19,40017b8 <__moddi3+0x604>
 400155c:	2080962e 	bgeu	r4,r2,40017b8 <__moddi3+0x604>
 4001560:	a53fff84 	addi	r20,r20,-2
 4001564:	24c9883a 	add	r4,r4,r19
 4001568:	20afc83a 	sub	r23,r4,r2
 400156c:	e00b883a 	mov	r5,fp
 4001570:	b809883a 	mov	r4,r23
 4001574:	40019200 	call	4001920 <__umodsi3>
 4001578:	e00b883a 	mov	r5,fp
 400157c:	b809883a 	mov	r4,r23
 4001580:	1039883a 	mov	fp,r2
 4001584:	40018bc0 	call	40018bc <__udivsi3>
 4001588:	100b883a 	mov	r5,r2
 400158c:	8809883a 	mov	r4,r17
 4001590:	d8800215 	stw	r2,8(sp)
 4001594:	400197c0 	call	400197c <__mulsi3>
 4001598:	d8c00017 	ldw	r3,0(sp)
 400159c:	e038943a 	slli	fp,fp,16
 40015a0:	d9400217 	ldw	r5,8(sp)
 40015a4:	1c7fffcc 	andi	r17,r3,65535
 40015a8:	e462b03a 	or	r17,fp,r17
 40015ac:	8880062e 	bgeu	r17,r2,40015c8 <__moddi3+0x414>
 40015b0:	8ce3883a 	add	r17,r17,r19
 40015b4:	28ffffc4 	addi	r3,r5,-1
 40015b8:	8cc07d36 	bltu	r17,r19,40017b0 <__moddi3+0x5fc>
 40015bc:	88807c2e 	bgeu	r17,r2,40017b0 <__moddi3+0x5fc>
 40015c0:	297fff84 	addi	r5,r5,-2
 40015c4:	8ce3883a 	add	r17,r17,r19
 40015c8:	d9c00117 	ldw	r7,4(sp)
 40015cc:	a02e943a 	slli	r23,r20,16
 40015d0:	29bfffcc 	andi	r6,r5,65535
 40015d4:	38ffffcc 	andi	r3,r7,65535
 40015d8:	1839883a 	mov	fp,r3
 40015dc:	b96eb03a 	or	r23,r23,r5
 40015e0:	180b883a 	mov	r5,r3
 40015e4:	3806d43a 	srli	r3,r7,16
 40015e8:	b82ed43a 	srli	r23,r23,16
 40015ec:	3009883a 	mov	r4,r6
 40015f0:	d9800215 	stw	r6,8(sp)
 40015f4:	d8c00015 	stw	r3,0(sp)
 40015f8:	88a3c83a 	sub	r17,r17,r2
 40015fc:	400197c0 	call	400197c <__mulsi3>
 4001600:	e00b883a 	mov	r5,fp
 4001604:	b809883a 	mov	r4,r23
 4001608:	1039883a 	mov	fp,r2
 400160c:	400197c0 	call	400197c <__mulsi3>
 4001610:	d8c00017 	ldw	r3,0(sp)
 4001614:	b809883a 	mov	r4,r23
 4001618:	102f883a 	mov	r23,r2
 400161c:	180b883a 	mov	r5,r3
 4001620:	400197c0 	call	400197c <__mulsi3>
 4001624:	d9800217 	ldw	r6,8(sp)
 4001628:	d9400017 	ldw	r5,0(sp)
 400162c:	d8800015 	stw	r2,0(sp)
 4001630:	3009883a 	mov	r4,r6
 4001634:	400197c0 	call	400197c <__mulsi3>
 4001638:	e008d43a 	srli	r4,fp,16
 400163c:	15c5883a 	add	r2,r2,r23
 4001640:	d9800017 	ldw	r6,0(sp)
 4001644:	2089883a 	add	r4,r4,r2
 4001648:	25c0022e 	bgeu	r4,r23,4001654 <__moddi3+0x4a0>
 400164c:	00800074 	movhi	r2,1
 4001650:	308d883a 	add	r6,r6,r2
 4001654:	2006d43a 	srli	r3,r4,16
 4001658:	2008943a 	slli	r4,r4,16
 400165c:	e73fffcc 	andi	fp,fp,65535
 4001660:	1987883a 	add	r3,r3,r6
 4001664:	2709883a 	add	r4,r4,fp
 4001668:	88c03a36 	bltu	r17,r3,4001754 <__moddi3+0x5a0>
 400166c:	88c03826 	beq	r17,r3,4001750 <__moddi3+0x59c>
 4001670:	8109c83a 	sub	r4,r16,r4
 4001674:	88c7c83a 	sub	r3,r17,r3
 4001678:	8121803a 	cmpltu	r16,r16,r4
 400167c:	1c23c83a 	sub	r17,r3,r16
 4001680:	8da0983a 	sll	r16,r17,r22
 4001684:	2544d83a 	srl	r2,r4,r21
 4001688:	8d46d83a 	srl	r3,r17,r21
 400168c:	8084b03a 	or	r2,r16,r2
 4001690:	003f1d06 	br	4001308 <__moddi3+0x154>
 4001694:	acea983a 	sll	r21,r21,r19
 4001698:	8de8d83a 	srl	r20,r17,r23
 400169c:	8ce2983a 	sll	r17,r17,r19
 40016a0:	a838d43a 	srli	fp,r21,16
 40016a4:	a009883a 	mov	r4,r20
 40016a8:	85eed83a 	srl	r23,r16,r23
 40016ac:	e00b883a 	mov	r5,fp
 40016b0:	40019200 	call	4001920 <__umodsi3>
 40016b4:	a009883a 	mov	r4,r20
 40016b8:	e00b883a 	mov	r5,fp
 40016bc:	bc6eb03a 	or	r23,r23,r17
 40016c0:	adbfffcc 	andi	r22,r21,65535
 40016c4:	1023883a 	mov	r17,r2
 40016c8:	40018bc0 	call	40018bc <__udivsi3>
 40016cc:	b009883a 	mov	r4,r22
 40016d0:	100b883a 	mov	r5,r2
 40016d4:	400197c0 	call	400197c <__mulsi3>
 40016d8:	8822943a 	slli	r17,r17,16
 40016dc:	b808d43a 	srli	r4,r23,16
 40016e0:	84e8983a 	sll	r20,r16,r19
 40016e4:	8908b03a 	or	r4,r17,r4
 40016e8:	2080042e 	bgeu	r4,r2,40016fc <__moddi3+0x548>
 40016ec:	2549883a 	add	r4,r4,r21
 40016f0:	25400236 	bltu	r4,r21,40016fc <__moddi3+0x548>
 40016f4:	2080012e 	bgeu	r4,r2,40016fc <__moddi3+0x548>
 40016f8:	2549883a 	add	r4,r4,r21
 40016fc:	20a1c83a 	sub	r16,r4,r2
 4001700:	8009883a 	mov	r4,r16
 4001704:	e00b883a 	mov	r5,fp
 4001708:	40019200 	call	4001920 <__umodsi3>
 400170c:	8009883a 	mov	r4,r16
 4001710:	1021883a 	mov	r16,r2
 4001714:	e00b883a 	mov	r5,fp
 4001718:	8020943a 	slli	r16,r16,16
 400171c:	40018bc0 	call	40018bc <__udivsi3>
 4001720:	100b883a 	mov	r5,r2
 4001724:	b009883a 	mov	r4,r22
 4001728:	bc7fffcc 	andi	r17,r23,65535
 400172c:	400197c0 	call	400197c <__mulsi3>
 4001730:	8462b03a 	or	r17,r16,r17
 4001734:	8880042e 	bgeu	r17,r2,4001748 <__moddi3+0x594>
 4001738:	8d63883a 	add	r17,r17,r21
 400173c:	8d400236 	bltu	r17,r21,4001748 <__moddi3+0x594>
 4001740:	8880012e 	bgeu	r17,r2,4001748 <__moddi3+0x594>
 4001744:	8d63883a 	add	r17,r17,r21
 4001748:	88a3c83a 	sub	r17,r17,r2
 400174c:	003f1806 	br	40013b0 <__moddi3+0x1fc>
 4001750:	813fc72e 	bgeu	r16,r4,4001670 <__moddi3+0x4bc>
 4001754:	d8800117 	ldw	r2,4(sp)
 4001758:	20a9c83a 	sub	r20,r4,r2
 400175c:	2509803a 	cmpltu	r4,r4,r20
 4001760:	24c9883a 	add	r4,r4,r19
 4001764:	1907c83a 	sub	r3,r3,r4
 4001768:	a009883a 	mov	r4,r20
 400176c:	003fc006 	br	4001670 <__moddi3+0x4bc>
 4001770:	a807883a 	mov	r3,r21
 4001774:	003f0406 	br	4001388 <__moddi3+0x1d4>
 4001778:	3007883a 	mov	r3,r6
 400177c:	003ead06 	br	4001234 <__moddi3+0x80>
 4001780:	380ad43a 	srli	r5,r7,16
 4001784:	01000404 	movi	r4,16
 4001788:	003f3106 	br	4001450 <__moddi3+0x29c>
 400178c:	a806d43a 	srli	r3,r21,16
 4001790:	04c00404 	movi	r19,16
 4001794:	003efc06 	br	4001388 <__moddi3+0x1d4>
 4001798:	380b883a 	mov	r5,r7
 400179c:	0009883a 	mov	r4,zero
 40017a0:	003f2b06 	br	4001450 <__moddi3+0x29c>
 40017a4:	3006d43a 	srli	r3,r6,16
 40017a8:	04c00404 	movi	r19,16
 40017ac:	003ea106 	br	4001234 <__moddi3+0x80>
 40017b0:	180b883a 	mov	r5,r3
 40017b4:	003f8406 	br	40015c8 <__moddi3+0x414>
 40017b8:	2829883a 	mov	r20,r5
 40017bc:	003f6a06 	br	4001568 <__moddi3+0x3b4>
 40017c0:	2549883a 	add	r4,r4,r21
 40017c4:	003eba06 	br	40012b0 <__moddi3+0xfc>

040017c8 <__divsi3>:
 40017c8:	20001a16 	blt	r4,zero,4001834 <__divsi3+0x6c>
 40017cc:	000f883a 	mov	r7,zero
 40017d0:	2800020e 	bge	r5,zero,40017dc <__divsi3+0x14>
 40017d4:	014bc83a 	sub	r5,zero,r5
 40017d8:	39c0005c 	xori	r7,r7,1
 40017dc:	200d883a 	mov	r6,r4
 40017e0:	00c00044 	movi	r3,1
 40017e4:	2900092e 	bgeu	r5,r4,400180c <__divsi3+0x44>
 40017e8:	00800804 	movi	r2,32
 40017ec:	00c00044 	movi	r3,1
 40017f0:	00000106 	br	40017f8 <__divsi3+0x30>
 40017f4:	10001226 	beq	r2,zero,4001840 <__divsi3+0x78>
 40017f8:	294b883a 	add	r5,r5,r5
 40017fc:	10bfffc4 	addi	r2,r2,-1
 4001800:	18c7883a 	add	r3,r3,r3
 4001804:	293ffb36 	bltu	r5,r4,40017f4 <__divsi3+0x2c>
 4001808:	18000d26 	beq	r3,zero,4001840 <__divsi3+0x78>
 400180c:	0005883a 	mov	r2,zero
 4001810:	31400236 	bltu	r6,r5,400181c <__divsi3+0x54>
 4001814:	314dc83a 	sub	r6,r6,r5
 4001818:	10c4b03a 	or	r2,r2,r3
 400181c:	1806d07a 	srli	r3,r3,1
 4001820:	280ad07a 	srli	r5,r5,1
 4001824:	183ffa1e 	bne	r3,zero,4001810 <__divsi3+0x48>
 4001828:	38000126 	beq	r7,zero,4001830 <__divsi3+0x68>
 400182c:	0085c83a 	sub	r2,zero,r2
 4001830:	f800283a 	ret
 4001834:	0109c83a 	sub	r4,zero,r4
 4001838:	01c00044 	movi	r7,1
 400183c:	003fe406 	br	40017d0 <__divsi3+0x8>
 4001840:	0005883a 	mov	r2,zero
 4001844:	003ff806 	br	4001828 <__divsi3+0x60>

04001848 <__modsi3>:
 4001848:	20001916 	blt	r4,zero,40018b0 <__modsi3+0x68>
 400184c:	000f883a 	mov	r7,zero
 4001850:	2005883a 	mov	r2,r4
 4001854:	2800010e 	bge	r5,zero,400185c <__modsi3+0x14>
 4001858:	014bc83a 	sub	r5,zero,r5
 400185c:	00c00044 	movi	r3,1
 4001860:	2900092e 	bgeu	r5,r4,4001888 <__modsi3+0x40>
 4001864:	01800804 	movi	r6,32
 4001868:	00c00044 	movi	r3,1
 400186c:	00000106 	br	4001874 <__modsi3+0x2c>
 4001870:	30000d26 	beq	r6,zero,40018a8 <__modsi3+0x60>
 4001874:	294b883a 	add	r5,r5,r5
 4001878:	31bfffc4 	addi	r6,r6,-1
 400187c:	18c7883a 	add	r3,r3,r3
 4001880:	293ffb36 	bltu	r5,r4,4001870 <__modsi3+0x28>
 4001884:	18000826 	beq	r3,zero,40018a8 <__modsi3+0x60>
 4001888:	1806d07a 	srli	r3,r3,1
 400188c:	11400136 	bltu	r2,r5,4001894 <__modsi3+0x4c>
 4001890:	1145c83a 	sub	r2,r2,r5
 4001894:	280ad07a 	srli	r5,r5,1
 4001898:	183ffb1e 	bne	r3,zero,4001888 <__modsi3+0x40>
 400189c:	38000126 	beq	r7,zero,40018a4 <__modsi3+0x5c>
 40018a0:	0085c83a 	sub	r2,zero,r2
 40018a4:	f800283a 	ret
 40018a8:	2005883a 	mov	r2,r4
 40018ac:	003ffb06 	br	400189c <__modsi3+0x54>
 40018b0:	0109c83a 	sub	r4,zero,r4
 40018b4:	01c00044 	movi	r7,1
 40018b8:	003fe506 	br	4001850 <__modsi3+0x8>

040018bc <__udivsi3>:
 40018bc:	200d883a 	mov	r6,r4
 40018c0:	2900152e 	bgeu	r5,r4,4001918 <__udivsi3+0x5c>
 40018c4:	28001416 	blt	r5,zero,4001918 <__udivsi3+0x5c>
 40018c8:	00800804 	movi	r2,32
 40018cc:	00c00044 	movi	r3,1
 40018d0:	00000206 	br	40018dc <__udivsi3+0x20>
 40018d4:	10000e26 	beq	r2,zero,4001910 <__udivsi3+0x54>
 40018d8:	28000516 	blt	r5,zero,40018f0 <__udivsi3+0x34>
 40018dc:	294b883a 	add	r5,r5,r5
 40018e0:	10bfffc4 	addi	r2,r2,-1
 40018e4:	18c7883a 	add	r3,r3,r3
 40018e8:	293ffa36 	bltu	r5,r4,40018d4 <__udivsi3+0x18>
 40018ec:	18000826 	beq	r3,zero,4001910 <__udivsi3+0x54>
 40018f0:	0005883a 	mov	r2,zero
 40018f4:	31400236 	bltu	r6,r5,4001900 <__udivsi3+0x44>
 40018f8:	314dc83a 	sub	r6,r6,r5
 40018fc:	10c4b03a 	or	r2,r2,r3
 4001900:	1806d07a 	srli	r3,r3,1
 4001904:	280ad07a 	srli	r5,r5,1
 4001908:	183ffa1e 	bne	r3,zero,40018f4 <__udivsi3+0x38>
 400190c:	f800283a 	ret
 4001910:	0005883a 	mov	r2,zero
 4001914:	f800283a 	ret
 4001918:	00c00044 	movi	r3,1
 400191c:	003ff406 	br	40018f0 <__udivsi3+0x34>

04001920 <__umodsi3>:
 4001920:	2005883a 	mov	r2,r4
 4001924:	2900132e 	bgeu	r5,r4,4001974 <__umodsi3+0x54>
 4001928:	28001216 	blt	r5,zero,4001974 <__umodsi3+0x54>
 400192c:	01800804 	movi	r6,32
 4001930:	00c00044 	movi	r3,1
 4001934:	00000206 	br	4001940 <__umodsi3+0x20>
 4001938:	30000c26 	beq	r6,zero,400196c <__umodsi3+0x4c>
 400193c:	28000516 	blt	r5,zero,4001954 <__umodsi3+0x34>
 4001940:	294b883a 	add	r5,r5,r5
 4001944:	31bfffc4 	addi	r6,r6,-1
 4001948:	18c7883a 	add	r3,r3,r3
 400194c:	293ffa36 	bltu	r5,r4,4001938 <__umodsi3+0x18>
 4001950:	18000626 	beq	r3,zero,400196c <__umodsi3+0x4c>
 4001954:	1806d07a 	srli	r3,r3,1
 4001958:	11400136 	bltu	r2,r5,4001960 <__umodsi3+0x40>
 400195c:	1145c83a 	sub	r2,r2,r5
 4001960:	280ad07a 	srli	r5,r5,1
 4001964:	183ffb1e 	bne	r3,zero,4001954 <__umodsi3+0x34>
 4001968:	f800283a 	ret
 400196c:	2005883a 	mov	r2,r4
 4001970:	f800283a 	ret
 4001974:	00c00044 	movi	r3,1
 4001978:	003ff606 	br	4001954 <__umodsi3+0x34>

0400197c <__mulsi3>:
 400197c:	0005883a 	mov	r2,zero
 4001980:	20000726 	beq	r4,zero,40019a0 <__mulsi3+0x24>
 4001984:	20c0004c 	andi	r3,r4,1
 4001988:	2008d07a 	srli	r4,r4,1
 400198c:	18000126 	beq	r3,zero,4001994 <__mulsi3+0x18>
 4001990:	1145883a 	add	r2,r2,r5
 4001994:	294b883a 	add	r5,r5,r5
 4001998:	203ffa1e 	bne	r4,zero,4001984 <__mulsi3+0x8>
 400199c:	f800283a 	ret
 40019a0:	f800283a 	ret

040019a4 <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 40019a4:	4001a301 	jmpi	4001a30 <alt_iic_isr_register>

040019a8 <alt_ic_irq_enable>:
  NIOS2_READ_STATUS (context);
 40019a8:	0007303a 	rdctl	r3,status
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40019ac:	00bfff84 	movi	r2,-2
 40019b0:	1884703a 	and	r2,r3,r2
 40019b4:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
 40019b8:	00800044 	movi	r2,1
 40019bc:	d1201217 	ldw	r4,-32696(gp)
 40019c0:	114a983a 	sll	r5,r2,r5
 40019c4:	290ab03a 	or	r5,r5,r4
 40019c8:	d1601215 	stw	r5,-32696(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 40019cc:	d0a01217 	ldw	r2,-32696(gp)
 40019d0:	100170fa 	wrctl	ienable,r2
  NIOS2_WRITE_STATUS (context);
 40019d4:	1801703a 	wrctl	status,r3
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
 40019d8:	0005883a 	mov	r2,zero
 40019dc:	f800283a 	ret

040019e0 <alt_ic_irq_disable>:
  NIOS2_READ_STATUS (context);
 40019e0:	0007303a 	rdctl	r3,status
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40019e4:	00bfff84 	movi	r2,-2
 40019e8:	1884703a 	and	r2,r3,r2
 40019ec:	1001703a 	wrctl	status,r2
  alt_irq_active &= ~(1 << id);
 40019f0:	00bfff84 	movi	r2,-2
 40019f4:	d1201217 	ldw	r4,-32696(gp)
 40019f8:	114a183a 	rol	r5,r2,r5
 40019fc:	290a703a 	and	r5,r5,r4
 4001a00:	d1601215 	stw	r5,-32696(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4001a04:	d0a01217 	ldw	r2,-32696(gp)
 4001a08:	100170fa 	wrctl	ienable,r2
  NIOS2_WRITE_STATUS (context);
 4001a0c:	1801703a 	wrctl	status,r3
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
 4001a10:	0005883a 	mov	r2,zero
 4001a14:	f800283a 	ret

04001a18 <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 4001a18:	000730fa 	rdctl	r3,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
 4001a1c:	00800044 	movi	r2,1
 4001a20:	1144983a 	sll	r2,r2,r5
 4001a24:	10c4703a 	and	r2,r2,r3
}
 4001a28:	1004c03a 	cmpne	r2,r2,zero
 4001a2c:	f800283a 	ret

04001a30 <alt_iic_isr_register>:
{
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4001a30:	28800808 	cmpgei	r2,r5,32
 4001a34:	1000161e 	bne	r2,zero,4001a90 <alt_iic_isr_register+0x60>
{
 4001a38:	defffe04 	addi	sp,sp,-8
 4001a3c:	dfc00115 	stw	ra,4(sp)
 4001a40:	dc000015 	stw	r16,0(sp)
  NIOS2_READ_STATUS (context);
 4001a44:	0021303a 	rdctl	r16,status
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001a48:	00bfff84 	movi	r2,-2
 4001a4c:	8084703a 	and	r2,r16,r2
 4001a50:	1001703a 	wrctl	status,r2
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
 4001a54:	280690fa 	slli	r3,r5,3
 4001a58:	00810034 	movhi	r2,1024
 4001a5c:	10885704 	addi	r2,r2,8540
 4001a60:	10c5883a 	add	r2,r2,r3
 4001a64:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = isr_context;
 4001a68:	11c00115 	stw	r7,4(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4001a6c:	30000626 	beq	r6,zero,4001a88 <alt_iic_isr_register+0x58>
 4001a70:	40019a80 	call	40019a8 <alt_ic_irq_enable>
  NIOS2_WRITE_STATUS (context);
 4001a74:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
 4001a78:	dfc00117 	ldw	ra,4(sp)
 4001a7c:	dc000017 	ldw	r16,0(sp)
 4001a80:	dec00204 	addi	sp,sp,8
 4001a84:	f800283a 	ret
    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4001a88:	40019e00 	call	40019e0 <alt_ic_irq_disable>
 4001a8c:	003ff906 	br	4001a74 <alt_iic_isr_register+0x44>
  int rc = -EINVAL;  
 4001a90:	00bffa84 	movi	r2,-22
}
 4001a94:	f800283a 	ret

04001a98 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 4001a98:	deffff04 	addi	sp,sp,-4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 4001a9c:	00810034 	movhi	r2,1024
 4001aa0:	00c10034 	movhi	r3,1024
 4001aa4:	dfc00015 	stw	ra,0(sp)
 4001aa8:	10884004 	addi	r2,r2,8448
 4001aac:	18c84004 	addi	r3,r3,8448
 4001ab0:	10c00326 	beq	r2,r3,4001ac0 <alt_load+0x28>
  {
    while( to != end )
 4001ab4:	01010034 	movhi	r4,1024
 4001ab8:	21084504 	addi	r4,r4,8468
 4001abc:	1100141e 	bne	r2,r4,4001b10 <alt_load+0x78>
  if (to != from)
 4001ac0:	00810034 	movhi	r2,1024
 4001ac4:	00c10034 	movhi	r3,1024
 4001ac8:	10800804 	addi	r2,r2,32
 4001acc:	18c00804 	addi	r3,r3,32
 4001ad0:	10c00326 	beq	r2,r3,4001ae0 <alt_load+0x48>
    while( to != end )
 4001ad4:	01010034 	movhi	r4,1024
 4001ad8:	21006004 	addi	r4,r4,384
 4001adc:	1100111e 	bne	r2,r4,4001b24 <alt_load+0x8c>
  if (to != from)
 4001ae0:	00810034 	movhi	r2,1024
 4001ae4:	00c10034 	movhi	r3,1024
 4001ae8:	10880004 	addi	r2,r2,8192
 4001aec:	18c80004 	addi	r3,r3,8192
 4001af0:	10c00326 	beq	r2,r3,4001b00 <alt_load+0x68>
    while( to != end )
 4001af4:	01010034 	movhi	r4,1024
 4001af8:	21084004 	addi	r4,r4,8448
 4001afc:	11000e1e 	bne	r2,r4,4001b38 <alt_load+0xa0>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 4001b00:	4001b9c0 	call	4001b9c <alt_dcache_flush_all>
  alt_icache_flush_all();
}
 4001b04:	dfc00017 	ldw	ra,0(sp)
 4001b08:	dec00104 	addi	sp,sp,4
  alt_icache_flush_all();
 4001b0c:	4001ba01 	jmpi	4001ba0 <alt_icache_flush_all>
    {
      *to++ = *from++;
 4001b10:	19400017 	ldw	r5,0(r3)
 4001b14:	10800104 	addi	r2,r2,4
 4001b18:	18c00104 	addi	r3,r3,4
 4001b1c:	117fff15 	stw	r5,-4(r2)
 4001b20:	003fe606 	br	4001abc <alt_load+0x24>
 4001b24:	19400017 	ldw	r5,0(r3)
 4001b28:	10800104 	addi	r2,r2,4
 4001b2c:	18c00104 	addi	r3,r3,4
 4001b30:	117fff15 	stw	r5,-4(r2)
 4001b34:	003fe906 	br	4001adc <alt_load+0x44>
 4001b38:	19400017 	ldw	r5,0(r3)
 4001b3c:	10800104 	addi	r2,r2,4
 4001b40:	18c00104 	addi	r3,r3,4
 4001b44:	117fff15 	stw	r5,-4(r2)
 4001b48:	003fec06 	br	4001afc <alt_load+0x64>

04001b4c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 4001b4c:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 4001b50:	0009883a 	mov	r4,zero
{
 4001b54:	dfc00015 	stw	ra,0(sp)
  alt_irq_init (NULL);
 4001b58:	4001b780 	call	4001b78 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 4001b5c:	4001b980 	call	4001b98 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
 4001b60:	d1a01317 	ldw	r6,-32692(gp)
 4001b64:	d1601417 	ldw	r5,-32688(gp)
 4001b68:	d1201517 	ldw	r4,-32684(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
 4001b6c:	dfc00017 	ldw	ra,0(sp)
 4001b70:	dec00104 	addi	sp,sp,4
  main (alt_argc, alt_argv, alt_envp);
 4001b74:	400107c1 	jmpi	400107c <main>

04001b78 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 4001b78:	deffff04 	addi	sp,sp,-4
 4001b7c:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
 4001b80:	4001c140 	call	4001c14 <altera_nios2_gen2_irq_init>
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 4001b84:	00800044 	movi	r2,1
 4001b88:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 4001b8c:	dfc00017 	ldw	ra,0(sp)
 4001b90:	dec00104 	addi	sp,sp,4
 4001b94:	f800283a 	ret

04001b98 <alt_sys_init>:
 */

void alt_sys_init( void )
{
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
}
 4001b98:	f800283a 	ret

04001b9c <alt_dcache_flush_all>:
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4001b9c:	f800283a 	ret

04001ba0 <alt_icache_flush_all>:
void alt_icache_flush_all (void)
{
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 4001ba0:	f800283a 	ret

04001ba4 <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
 4001ba4:	213ffe84 	addi	r4,r4,-6
 4001ba8:	20800428 	cmpgeui	r2,r4,16
 4001bac:	1000151e 	bne	r2,zero,4001c04 <alt_exception_cause_generated_bad_addr+0x60>
 4001bb0:	200890ba 	slli	r4,r4,2
 4001bb4:	00810034 	movhi	r2,1024
 4001bb8:	2085883a 	add	r2,r4,r2
 4001bbc:	1086f117 	ldw	r2,7108(r2)
 4001bc0:	1000683a 	jmp	r2
 4001bc4:	04001c0c 	andi	r16,zero,112
 4001bc8:	04001c0c 	andi	r16,zero,112
 4001bcc:	04001c04 	movi	r16,112
 4001bd0:	04001c04 	movi	r16,112
 4001bd4:	04001c04 	movi	r16,112
 4001bd8:	04001c0c 	andi	r16,zero,112
 4001bdc:	04001c04 	movi	r16,112
 4001be0:	04001c04 	movi	r16,112
 4001be4:	04001c0c 	andi	r16,zero,112
 4001be8:	04001c0c 	andi	r16,zero,112
 4001bec:	04001c04 	movi	r16,112
 4001bf0:	04001c0c 	andi	r16,zero,112
 4001bf4:	04001c04 	movi	r16,112
 4001bf8:	04001c04 	movi	r16,112
 4001bfc:	04001c04 	movi	r16,112
 4001c00:	04001c0c 	andi	r16,zero,112
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 4001c04:	0005883a 	mov	r2,zero
 4001c08:	f800283a 	ret
 4001c0c:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
 4001c10:	f800283a 	ret

04001c14 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
 4001c14:	000170fa 	wrctl	ienable,zero
}
 4001c18:	f800283a 	ret
