#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_000001e9cb2c0c60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum000001e9cb3318d0 .enum2 (2)
   "LOGIC" 0,
   "ARITHMETIC" 1,
   "DOUBLE_PRECISION" 2,
   "CYCLIC" 3
 ;
S_000001e9cb2c0df0 .scope module, "io_tb" "io_tb" 3 4;
 .timescale -12 -12;
S_000001e9cb05e7e0 .scope module, "spi" "task_SPI" 3 5, 4 1 0, S_000001e9cb2c0df0;
 .timescale 0 0;
P_000001e9cb2f2910 .param/l "SS_width" 0 4 3, +C4<00000000000000000000000000000001>;
P_000001e9cb2f2948 .param/l "send_width" 0 4 4, +C4<00000000000000000000000000000001>;
P_000001e9cb2f2980 .param/l "word_width" 0 4 2, +C4<00000000000000000000000000001000>;
L_000001e9cb3219c0 .functor BUFZ 1, v000001e9cb3a0a40_0, C4<0>, C4<0>, C4<0>;
v000001e9cb3a0b80_0 .var "D_IN", 7 0;
v000001e9cb3a04a0_0 .net "D_OUT", 7 0, v000001e9cb3a0cc0_0;  1 drivers
v000001e9cb3a05e0_0 .var "OTHER_D", 7 0;
v000001e9cb3a0720_0 .net "SCLK", 0 0, L_000001e9cb3219c0;  1 drivers
v000001e9cb3a0fe0_0 .net "SD_OUT", 0 0, L_000001e9cb3a0ae0;  1 drivers
v000001e9cb3a0900_0 .var/2u "SE", 0 0;
v000001e9cb3a07c0_0 .var/2u "SSE", 0 0;
v000001e9cb3a0ea0_0 .var/2u "SS_IN", 0 0;
v000001e9cb3a00e0_0 .net "SS_OUT", 0 0, L_000001e9cb3222f0;  1 drivers
v000001e9cb3a0e00_0 .var/2u "WE", 0 0;
v000001e9cb3a0a40_0 .var/2u "clk", 0 0;
E_000001e9cb32a8f0 .event posedge, v000001e9cb3a0720_0;
L_000001e9cb3671e0 .part v000001e9cb3a05e0_0, 7, 1;
S_000001e9cb05e970 .scope task, "run_as_master" "run_as_master" 4 35, 4 35 0, S_000001e9cb05e7e0;
 .timescale 0 0;
v000001e9cb05be30_0 .var "MSD", 7 0;
v000001e9cb33e560_0 .var "SSD", 7 0;
v000001e9cb05eb00_0 .var "sync_edge", 0 0;
TD_io_tb.spi.run_as_master ;
    %load/vec4 v000001e9cb05eb00_0;
    %cast2;
    %store/vec4 v000001e9cb3a0900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9cb3a0e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9cb3a07c0_0, 0, 1;
    %load/vec4 v000001e9cb05be30_0;
    %store/vec4 v000001e9cb3a0b80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9cb3a0ea0_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9cb3a0e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9cb3a07c0_0, 0, 1;
    %load/vec4 v000001e9cb33e560_0;
    %store/vec4 v000001e9cb3a05e0_0, 0, 8;
    %pushi/vec4 9, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call/w 4 47 "$display", "%b\011%b", v000001e9cb3a04a0_0, v000001e9cb3a05e0_0 {0 0 0};
    %delay 2632269824, 4656;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_000001e9cb2dfcf0 .scope task, "run_as_slave" "run_as_slave" 4 52, 4 52 0, S_000001e9cb05e7e0;
 .timescale 0 0;
v000001e9cb05eba0_0 .var "MSD", 7 0;
v000001e9cb2c0f80_0 .var "SSD", 7 0;
v000001e9cb2c1020_0 .var "sync_edge", 0 0;
TD_io_tb.spi.run_as_slave ;
    %load/vec4 v000001e9cb2c1020_0;
    %cast2;
    %store/vec4 v000001e9cb3a0900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9cb3a0e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9cb3a07c0_0, 0, 1;
    %load/vec4 v000001e9cb2c0f80_0;
    %store/vec4 v000001e9cb3a0b80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9cb3a0ea0_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9cb3a0e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9cb3a0ea0_0, 0, 1;
    %load/vec4 v000001e9cb05eba0_0;
    %store/vec4 v000001e9cb3a05e0_0, 0, 8;
    %pushi/vec4 9, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call/w 4 64 "$display", "%b\011%b", v000001e9cb3a04a0_0, v000001e9cb3a05e0_0 {0 0 0};
    %delay 2632269824, 4656;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %end;
S_000001e9cb2dfe80 .scope module, "spi" "SPI" 4 17, 5 1 0, S_000001e9cb05e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "SE";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 1 "SSE";
    .port_info 4 /INPUT 1 "SSV";
    .port_info 5 /INPUT 8 "D_IN";
    .port_info 6 /OUTPUT 8 "D_OUT";
    .port_info 7 /INPUT 1 "SS_IN";
    .port_info 8 /INPUT 1 "SCLK";
    .port_info 9 /INPUT 1 "SD_IN";
    .port_info 10 /OUTPUT 1 "SD_OUT";
    .port_info 11 /OUTPUT 1 "SS_OUT";
P_000001e9cb2f1b50 .param/l "SS_width" 0 5 4, +C4<00000000000000000000000000000001>;
P_000001e9cb2f1b88 .param/l "send_width" 0 5 3, +C4<00000000000000000000000000000001>;
P_000001e9cb2f1bc0 .param/l "word_width" 0 5 2, +C4<00000000000000000000000000001000>;
L_000001e9cb321a30 .functor XOR 1, v000001e9cb3a0900_0, v000001e9cb3a0a40_0, C4<0>, C4<0>;
v000001e9cb3a0c20_0 .net "D_IN", 7 0, v000001e9cb3a0b80_0;  1 drivers
v000001e9cb3a0cc0_0 .var "D_OUT", 7 0;
v000001e9cb3a02c0_0 .net "SCLK", 0 0, v000001e9cb3a0a40_0;  1 drivers
v000001e9cb3a09a0_0 .net "SD_IN", 0 0, L_000001e9cb3671e0;  1 drivers
v000001e9cb3a0360_0 .net "SD_OUT", 0 0, L_000001e9cb3a0ae0;  alias, 1 drivers
v000001e9cb3a0180_0 .net "SE", 0 0, v000001e9cb3a0900_0;  1 drivers
v000001e9cb3a0220_0 .net "SPI_clk", 0 0, L_000001e9cb321a30;  1 drivers
v000001e9cb3a0d60_0 .net "SSE", 0 0, v000001e9cb3a07c0_0;  1 drivers
L_000001e9cb3a10a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9cb3a0f40_0 .net "SSV", 0 0, L_000001e9cb3a10a8;  1 drivers
v000001e9cb3a0680_0 .net "SS_IN", 0 0, v000001e9cb3a0ea0_0;  1 drivers
v000001e9cb3a0860_0 .net "SS_OUT", 0 0, L_000001e9cb3222f0;  alias, 1 drivers
v000001e9cb3a0540_0 .net "WE", 0 0, v000001e9cb3a0e00_0;  1 drivers
v000001e9cb3a0400_0 .net "clk", 0 0, v000001e9cb3a0a40_0;  alias, 1 drivers
E_000001e9cb32a3f0 .event posedge, v000001e9cb3a0220_0;
L_000001e9cb3a0ae0 .part v000001e9cb3a0cc0_0, 7, 1;
S_000001e9cb2e1190 .scope module, "SS_decoder" "tree_decoder" 5 20, 6 18 0, S_000001e9cb2dfe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable_i";
    .port_info 1 /INPUT 1 "select_i";
    .port_info 2 /OUTPUT 1 "out";
P_000001e9cb32b030 .param/l "OUTPUT_WIDTH" 0 6 19, +C4<00000000000000000000000000000001>;
v000001e9cb2e14b0_0 .net "enable_i", 0 0, v000001e9cb3a07c0_0;  alias, 1 drivers
v000001e9cb2e1550_0 .net "out", 0 0, L_000001e9cb3222f0;  alias, 1 drivers
v000001e9cb2da610_0 .net "select_i", 0 0, L_000001e9cb3a10a8;  alias, 1 drivers
S_000001e9cb2e1320 .scope generate, "genblk1" "genblk1" 6 28, 6 28 0, S_000001e9cb2e1190;
 .timescale 0 0;
L_000001e9cb3222f0 .functor AND 1, L_000001e9cb3a10a8, v000001e9cb3a07c0_0, C4<1>, C4<1>;
    .scope S_000001e9cb2dfe80;
T_2 ;
    %wait E_000001e9cb32a3f0;
    %load/vec4 v000001e9cb3a0d60_0;
    %load/vec4 v000001e9cb3a0680_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001e9cb3a0cc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001e9cb3a09a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e9cb3a0cc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e9cb3a0540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e9cb3a0c20_0;
    %assign/vec4 v000001e9cb3a0cc0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e9cb05e7e0;
T_3 ;
    %delay 1316134912, 2328;
    %load/vec4 v000001e9cb3a0a40_0;
    %inv;
    %store/vec4 v000001e9cb3a0a40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e9cb05e7e0;
T_4 ;
    %wait E_000001e9cb32a8f0;
    %load/vec4 v000001e9cb3a05e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001e9cb3a04a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e9cb3a05e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e9cb2c0df0;
T_5 ;
    %vpi_call/w 3 7 "$display", "as master" {0 0 0};
    %pushi/vec4 51, 0, 8;
    %store/vec4 v000001e9cb05be30_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001e9cb33e560_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9cb05eb00_0, 0, 1;
    %fork TD_io_tb.spi.run_as_master, S_000001e9cb05e970;
    %join;
    %vpi_call/w 3 9 "$display", "as slave" {0 0 0};
    %pushi/vec4 51, 0, 8;
    %store/vec4 v000001e9cb05eba0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001e9cb2c0f80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9cb2c1020_0, 0, 1;
    %fork TD_io_tb.spi.run_as_slave, S_000001e9cb2dfcf0;
    %join;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "io_tb.sv";
    "io_tasks/SPI.sv";
    "../io/SPI.sv";
    "../utils/wires/tree_decoder.sv";
