{
    "code": "module TopModule (\n    input logic clock,\n    input logic a,\n    output logic p,\n    output logic q\n);\n\n// Initial state\ninitial begin\n    p = 1'b0;\n    q = 1'b0;\nend\n\nalways_ff @(posedge clock) begin\n    q <= p;\n    p <= a;\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 180,
        "passfail": "R"
    },
    "iterations_used": 1
}