{"vcs1":{"timestamp_begin":1680798265.700251665, "rt":1.09, "ut":0.19, "st":0.13}}
{"vcselab":{"timestamp_begin":1680798266.823726511, "rt":1.21, "ut":0.19, "st":0.08}}
{"link":{"timestamp_begin":1680798268.059286177, "rt":0.86, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680798265.425145358}
{"VCS_COMP_START_TIME": 1680798265.425145358}
{"VCS_COMP_END_TIME": 1680798269.548751125}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 222664}}
