<profile>

<section name = "Vitis HLS Report for 'dense_relu_Pipeline_VITIS_LOOP_146_2'" level="0">
<item name = "Date">Thu Dec 11 00:00:19 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ecg_cnn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.277 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">36, 36, 0.360 us, 0.360 us, 34, 34, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_146_2">34, 34, 5, 2, 2, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 29, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 82, -</column>
<column name="Memory">0, -, 47, 47, -</column>
<column name="Multiplexer">-, -, 0, 94, -</column>
<column name="Register">-, -, 51, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_33_4_12_1_1_U201">sparsemux_33_4_12_1_1, 0, 0, 0, 65, 0</column>
<column name="sparsemux_9_2_12_1_1_U202">sparsemux_9_2_12_1_1, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_12s_12s_21ns_21_4_1_U203">mac_muladd_12s_12s_21ns_21_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="w_local_82_0_U">dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_0_ROM_AUTO_1R, 0, 12, 12, 0, 64, 12, 1, 768</column>
<column name="w_local_82_1_U">dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_1_ROM_AUTO_1R, 0, 12, 12, 0, 64, 12, 1, 768</column>
<column name="w_local_82_2_U">dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_2_ROM_AUTO_1R, 0, 12, 12, 0, 64, 12, 1, 768</column>
<column name="w_local_82_3_U">dense_relu_Pipeline_VITIS_LOOP_146_2_w_local_82_3_ROM_AUTO_1R, 0, 11, 11, 0, 64, 11, 1, 704</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln146_fu_351_p2">+, 0, 0, 13, 5, 1</column>
<column name="icmp_ln146_fu_345_p2">icmp, 0, 0, 14, 5, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_fu_148">9, 2, 12, 24</column>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 5, 10</column>
<column name="i_fu_152">9, 2, 5, 10</column>
<column name="phi_ln148_fu_144">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_fu_148">12, 0, 12, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_152">5, 0, 5, 0</column>
<column name="icmp_ln146_reg_566">1, 0, 1, 0</column>
<column name="phi_ln148_fu_144">12, 0, 12, 0</column>
<column name="tmp_reg_595">12, 0, 12, 0</column>
<column name="trunc_ln146_1_reg_570">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_relu_Pipeline_VITIS_LOOP_146_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_relu_Pipeline_VITIS_LOOP_146_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_relu_Pipeline_VITIS_LOOP_146_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_relu_Pipeline_VITIS_LOOP_146_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_relu_Pipeline_VITIS_LOOP_146_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_relu_Pipeline_VITIS_LOOP_146_2, return value</column>
<column name="sext_ln145">in, 8, ap_none, sext_ln145, scalar</column>
<column name="u">in, 4, ap_none, u, scalar</column>
<column name="input_0_val">in, 12, ap_none, input_0_val, scalar</column>
<column name="input_1_val">in, 12, ap_none, input_1_val, scalar</column>
<column name="input_2_val">in, 12, ap_none, input_2_val, scalar</column>
<column name="input_3_val">in, 12, ap_none, input_3_val, scalar</column>
<column name="input_4_val">in, 12, ap_none, input_4_val, scalar</column>
<column name="input_5_val">in, 12, ap_none, input_5_val, scalar</column>
<column name="input_6_val">in, 12, ap_none, input_6_val, scalar</column>
<column name="input_7_val">in, 12, ap_none, input_7_val, scalar</column>
<column name="input_8_val">in, 12, ap_none, input_8_val, scalar</column>
<column name="input_9_val">in, 12, ap_none, input_9_val, scalar</column>
<column name="input_10_val">in, 12, ap_none, input_10_val, scalar</column>
<column name="input_11_val">in, 12, ap_none, input_11_val, scalar</column>
<column name="input_12_val">in, 12, ap_none, input_12_val, scalar</column>
<column name="input_13_val">in, 12, ap_none, input_13_val, scalar</column>
<column name="input_14_val">in, 12, ap_none, input_14_val, scalar</column>
<column name="input_15_val">in, 12, ap_none, input_15_val, scalar</column>
<column name="phi_ln148_out">out, 12, ap_vld, phi_ln148_out, pointer</column>
<column name="phi_ln148_out_ap_vld">out, 1, ap_vld, phi_ln148_out, pointer</column>
</table>
</item>
</section>
</profile>
