0.6
2017.4
Dec 15 2017
21:07:18
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab10/lab10/lab10.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab10/lab10/lab10.srcs/sim_1/new/controller_tb.v,1715338870,verilog,,,,controller_tb,,,,,,,,
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab10/lab10/lab10.srcs/sources_1/new/controller.v,1715441485,verilog,,D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab10/lab10/lab10.srcs/sim_1/new/controller_tb.v,,controller,,,,,,,,
