// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1ns/1ps

module galapagos_bridge_buffer_storage_B_V_if (
    // system singals
    input  wire        clk,
    input  wire        reset,
    // user signals
    input  wire [8:0]  buffer_storage_B_V_address0,
    input  wire        buffer_storage_B_V_ce0,
    input  wire [63:0] buffer_storage_B_V_d0,
    output wire [63:0] buffer_storage_B_V_q0,
    input  wire        buffer_storage_B_V_we0,
    // bus signals
    output wire        Clk_A,
    output wire        Rst_A,
    output wire        EN_A,
    output wire [7:0]  WEN_A,
    output wire [31:0] Addr_A,
    output wire [63:0] Dout_A,
    input  wire [63:0] Din_A
);
//------------------------Body---------------------------
assign Clk_A                 = clk;
assign Rst_A                 = reset;
assign EN_A                  = buffer_storage_B_V_ce0;
assign Addr_A                = {buffer_storage_B_V_address0, 3'b0};
assign WEN_A                 = {8{buffer_storage_B_V_we0}};
assign Dout_A                = buffer_storage_B_V_d0;
assign buffer_storage_B_V_q0 = Din_A[63:0];

endmodule
