# 以太网 MAC Lite 文件清单 (v3 - 完整版)

# 核心RTL文件
rtl/eth_mac_lite.v
rtl/eth_mac_lite_regs.v
rtl/eth_frame_filter.v

# --- verilog-ethernet 依赖 ---

# MAC 核心
../verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v
../verilog-ethernet/rtl/eth_mac_1g_rgmii.v
../verilog-ethernet/rtl/eth_mac_1g.v
../verilog-ethernet/rtl/axis_gmii_rx.v
../verilog-ethernet/rtl/axis_gmii_tx.v
../verilog-ethernet/rtl/lfsr.v

# RGMII 物理接口及其依赖 (关键修复)
../verilog-ethernet/rtl/rgmii_phy_if.v
../verilog-ethernet/rtl/ssio_sdr_in.v
../verilog-ethernet/rtl/ssio_sdr_out.v
../verilog-ethernet/rtl/ssio_ddr_in.v
../verilog-ethernet/rtl/ssio_ddr_out.v
../verilog-ethernet/rtl/iddr.v
../verilog-ethernet/rtl/oddr.v

# AXIS 库
../verilog-ethernet/lib/axis/rtl/axis_adapter.v
../verilog-ethernet/lib/axis/rtl/axis_async_fifo.v
../verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v

# --- verilog-axi 依赖 ---
../verilog-axi/rtl/axi_dma.v
../verilog-axi/rtl/axi_dma_rd.v
../verilog-axi/rtl/axi_dma_wr.v
../verilog-axi/rtl/arbiter.v
../verilog-axi/rtl/priority_encoder.v