Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,0.7642145822841304,catapult,CLB,87,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,LUT,415,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,FF,248,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,CLB,115,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,LUT,515,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,FF,251,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,CLB,159,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,LUT,652,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,FF,260,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,CLB,93,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,LUT,429,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,FF,265,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,CLB,133,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,LUT,543,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,FF,267,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,LUT,683,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,FF,276,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,CLB,126,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,LUT,616,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,FF,234,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696397258423273,catapult,CLB,164,catapult_fpga_latency
Throughput,0.696397258423273,catapult,LUT,704,catapult_fpga_latency
Throughput,0.696397258423273,catapult,FF,234,catapult_fpga_latency
Throughput,0.696397258423273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696397258423273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,CLB,245,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,LUT,903,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,FF,241,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,CLB,150,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,LUT,743,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,FF,240,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,LUT,923,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,FF,242,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,LUT,1176,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,FF,250,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,CLB,90,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,LUT,432,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,FF,266,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,CLB,115,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,LUT,529,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,FF,268,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,CLB,151,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,LUT,675,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,FF,277,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,CLB,119,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,LUT,609,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,FF,301,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,CLB,176,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,LUT,725,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,FF,303,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,FF,310,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,LUT,684,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,FF,240,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,CLB,198,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,LUT,867,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,FF,242,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,LUT,1148,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,FF,249,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,FF,241,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,FF,244,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627851623592906,catapult,CLB,371,catapult_fpga_latency
Throughput,0.627851623592906,catapult,LUT,1544,catapult_fpga_latency
Throughput,0.627851623592906,catapult,FF,254,catapult_fpga_latency
Throughput,0.627851623592906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627851623592906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,CLB,119,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,LUT,614,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,FF,235,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,LUT,758,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,FF,234,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,LUT,925,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,FF,241,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,CLB,139,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,LUT,759,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,FF,240,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,FF,242,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,LUT,1245,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,FF,249,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,FF,241,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,LUT,1105,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,FF,243,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618253310746479,catapult,CLB,328,catapult_fpga_latency
Throughput,0.618253310746479,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.618253310746479,catapult,FF,254,catapult_fpga_latency
Throughput,0.618253310746479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618253310746479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,FF,242,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,CLB,377,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,FF,248,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,DSP,1,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,LUT,2418,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,FF,253,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,LUT,779,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,FF,240,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,FF,242,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,LUT,1184,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,FF,249,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,LUT,1061,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,FF,241,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629629349794363,catapult,CLB,250,catapult_fpga_latency
Throughput,0.629629349794363,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.629629349794363,catapult,FF,244,catapult_fpga_latency
Throughput,0.629629349794363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629629349794363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,LUT,1692,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,FF,252,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,FF,242,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,FF,246,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,CLB,426,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,LUT,2337,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,FF,254,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,CLB,103,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,LUT,480,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,FF,278,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,CLB,112,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,LUT,572,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,FF,280,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,LUT,785,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,FF,271,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.80094126617601,catapult,CLB,108,catapult_fpga_latency
Throughput,0.80094126617601,catapult,LUT,509,catapult_fpga_latency
Throughput,0.80094126617601,catapult,FF,323,catapult_fpga_latency
Throughput,0.80094126617601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.80094126617601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.758400805725016,catapult,CLB,165,catapult_fpga_latency
Throughput,0.758400805725016,catapult,LUT,641,catapult_fpga_latency
Throughput,0.758400805725016,catapult,FF,325,catapult_fpga_latency
Throughput,0.758400805725016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.758400805725016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768755323630616,catapult,CLB,205,catapult_fpga_latency
Throughput,0.768755323630616,catapult,LUT,853,catapult_fpga_latency
Throughput,0.768755323630616,catapult,FF,296,catapult_fpga_latency
Throughput,0.768755323630616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768755323630616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,LUT,800,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,FF,414,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,FF,422,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,CLB,311,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,FF,355,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,CLB,210,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,LUT,1101,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,FF,394,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,LUT,1739,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,FF,406,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,CLB,430,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,LUT,1833,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,FF,259,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,CLB,102,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,LUT,514,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,FF,324,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,CLB,145,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,LUT,748,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,FF,326,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,LUT,852,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,FF,297,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621796195104723,catapult,CLB,145,catapult_fpga_latency
Throughput,0.621796195104723,catapult,LUT,798,catapult_fpga_latency
Throughput,0.621796195104723,catapult,FF,415,catapult_fpga_latency
Throughput,0.621796195104723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621796195104723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,LUT,1007,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,FF,418,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,LUT,1204,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,FF,352,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,LUT,1130,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,FF,396,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,LUT,1627,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,FF,400,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,LUT,1918,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,FF,263,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,FF,554,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,CLB,646,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,LUT,3999,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,FF,656,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627971482559034,catapult,CLB,715,catapult_fpga_latency
Throughput,0.627971482559034,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.627971482559034,catapult,FF,381,catapult_fpga_latency
Throughput,0.627971482559034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627971482559034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647369865709595,catapult,CLB,145,catapult_fpga_latency
Throughput,0.647369865709595,catapult,LUT,762,catapult_fpga_latency
Throughput,0.647369865709595,catapult,FF,417,catapult_fpga_latency
Throughput,0.647369865709595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647369865709595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,LUT,899,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,FF,419,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,LUT,1169,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,FF,352,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,LUT,1114,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,FF,397,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,CLB,347,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,LUT,1562,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,FF,397,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,LUT,1796,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,FF,255,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,CLB,328,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,FF,562,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,LUT,3201,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,FF,657,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,CLB,716,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,LUT,3773,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,FF,382,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,CLB,560,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,LUT,2835,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,FF,875,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,CLB,820,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,LUT,4702,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,FF,890,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,CLB,891,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,LUT,4835,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,FF,313,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,LUT,998,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,FF,396,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,LUT,1302,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,FF,398,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,CLB,273,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,LUT,1454,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,FF,255,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620826108469496,catapult,CLB,348,catapult_fpga_latency
Throughput,0.620826108469496,catapult,LUT,1700,catapult_fpga_latency
Throughput,0.620826108469496,catapult,FF,556,catapult_fpga_latency
Throughput,0.620826108469496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620826108469496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,LUT,2649,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,FF,591,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,CLB,547,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,LUT,2933,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,FF,295,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,CLB,604,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,LUT,3118,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,FF,878,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,CLB,939,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,LUT,5129,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,FF,972,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,CLB,969,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,LUT,5336,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,FF,390,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,CLB,101,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,LUT,544,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,FF,280,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,LUT,687,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,FF,282,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,CLB,235,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,LUT,960,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,FF,284,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,CLB,114,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,LUT,643,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,FF,239,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,CLB,162,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,LUT,776,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,FF,241,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,CLB,214,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,LUT,1062,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,FF,245,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,CLB,158,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,LUT,894,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,FF,250,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,LUT,971,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,FF,249,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,CLB,312,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,LUT,1363,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,FF,252,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,LUT,1175,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,FF,252,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,CLB,292,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,LUT,1407,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,FF,254,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,CLB,403,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,LUT,1871,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,FF,260,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,CLB,143,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,LUT,760,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,FF,324,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,LUT,896,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,FF,326,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,CLB,247,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,FF,332,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,LUT,929,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,FF,247,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,CLB,220,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,LUT,1088,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,FF,249,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,CLB,272,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,FF,251,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,LUT,1304,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,FF,252,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64084735400536,catapult,CLB,328,catapult_fpga_latency
Throughput,0.64084735400536,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.64084735400536,catapult,FF,257,catapult_fpga_latency
Throughput,0.64084735400536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64084735400536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,LUT,2233,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,FF,260,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,FF,261,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,CLB,525,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,LUT,2667,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,FF,266,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,CLB,658,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,FF,277,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,CLB,182,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,FF,247,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,CLB,253,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,FF,249,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625597836932919,catapult,CLB,357,catapult_fpga_latency
Throughput,0.625597836932919,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.625597836932919,catapult,FF,256,catapult_fpga_latency
Throughput,0.625597836932919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625597836932919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63955834658818,catapult,CLB,263,catapult_fpga_latency
Throughput,0.63955834658818,catapult,LUT,1434,catapult_fpga_latency
Throughput,0.63955834658818,catapult,FF,252,catapult_fpga_latency
Throughput,0.63955834658818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63955834658818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636176426991439,catapult,CLB,439,catapult_fpga_latency
Throughput,0.636176426991439,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.636176426991439,catapult,FF,279,catapult_fpga_latency
Throughput,0.636176426991439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636176426991439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,LUT,2629,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,FF,291,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,LUT,2152,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,FF,265,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,CLB,543,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,FF,262,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,CLB,683,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,LUT,3609,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,FF,277,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648114182164157,catapult,CLB,268,catapult_fpga_latency
Throughput,0.648114182164157,catapult,LUT,1545,catapult_fpga_latency
Throughput,0.648114182164157,catapult,FF,248,catapult_fpga_latency
Throughput,0.648114182164157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648114182164157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,LUT,1824,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,FF,254,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,CLB,450,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,LUT,2461,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,FF,256,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,LUT,2408,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,FF,262,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,CLB,663,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,LUT,3711,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,FF,312,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,CLB,807,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,LUT,4392,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,FF,319,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,CLB,104,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,LUT,590,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,FF,307,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,LUT,882,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,FF,310,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,CLB,294,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,LUT,1377,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,FF,318,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,CLB,135,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,LUT,717,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,FF,242,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,CLB,177,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,LUT,870,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,FF,244,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,CLB,275,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,LUT,1330,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,FF,255,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,CLB,180,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,LUT,910,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,FF,243,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64464100264883,catapult,CLB,255,catapult_fpga_latency
Throughput,0.64464100264883,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.64464100264883,catapult,FF,245,catapult_fpga_latency
Throughput,0.64464100264883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64464100264883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633317437065663,catapult,CLB,365,catapult_fpga_latency
Throughput,0.633317437065663,catapult,LUT,1698,catapult_fpga_latency
Throughput,0.633317437065663,catapult,FF,253,catapult_fpga_latency
Throughput,0.633317437065663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633317437065663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6995927670503,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6995927670503,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6995927670503,catapult,FF,244,catapult_fpga_latency
Throughput,0.6995927670503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6995927670503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,LUT,1898,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,FF,247,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,LUT,2636,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,FF,259,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,LUT,695,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,FF,242,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,CLB,183,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,LUT,926,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,FF,245,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,LUT,1319,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,FF,253,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,FF,243,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,FF,245,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,LUT,1685,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,FF,252,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,LUT,1385,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,FF,246,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,LUT,1875,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,FF,248,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,LUT,2606,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,FF,253,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,LUT,943,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,FF,243,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,LUT,1273,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,FF,245,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,CLB,334,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,LUT,1717,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,FF,252,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,CLB,261,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,FF,246,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679137902346761,catapult,CLB,365,catapult_fpga_latency
Throughput,0.679137902346761,catapult,LUT,1856,catapult_fpga_latency
Throughput,0.679137902346761,catapult,FF,248,catapult_fpga_latency
Throughput,0.679137902346761,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679137902346761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,CLB,582,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,FF,257,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677115461051303,catapult,CLB,274,catapult_fpga_latency
Throughput,0.677115461051303,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.677115461051303,catapult,FF,244,catapult_fpga_latency
Throughput,0.677115461051303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677115461051303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,CLB,394,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,FF,246,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,CLB,565,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,LUT,2623,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,FF,255,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,CLB,92,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,LUT,420,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,FF,256,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,CLB,109,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,LUT,539,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,FF,258,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,CLB,180,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,LUT,651,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,FF,267,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,CLB,93,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,LUT,428,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,FF,281,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,LUT,525,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,FF,283,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,LUT,698,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,FF,292,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,CLB,136,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,LUT,680,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,FF,332,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485971815858071,catapult,CLB,171,catapult_fpga_latency
Throughput,0.6485971815858071,catapult,LUT,854,catapult_fpga_latency
Throughput,0.6485971815858071,catapult,FF,334,catapult_fpga_latency
Throughput,0.6485971815858071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485971815858071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,LUT,984,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,FF,341,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,CLB,167,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,LUT,888,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,FF,240,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,FF,242,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,CLB,358,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,FF,251,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,CLB,86,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,LUT,436,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,FF,282,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,CLB,133,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,LUT,560,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,FF,284,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,CLB,190,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,LUT,678,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,FF,293,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641312176017105,catapult,CLB,135,catapult_fpga_latency
Throughput,0.641312176017105,catapult,LUT,697,catapult_fpga_latency
Throughput,0.641312176017105,catapult,FF,333,catapult_fpga_latency
Throughput,0.641312176017105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641312176017105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,FF,335,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,LUT,1050,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,FF,346,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,FF,240,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,FF,242,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,CLB,314,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,LUT,1433,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,FF,251,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627033155005104,catapult,CLB,254,catapult_fpga_latency
Throughput,0.627033155005104,catapult,LUT,1310,catapult_fpga_latency
Throughput,0.627033155005104,catapult,FF,241,catapult_fpga_latency
Throughput,0.627033155005104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627033155005104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,LUT,1673,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,FF,243,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,CLB,459,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,LUT,2279,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,FF,256,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,LUT,778,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,FF,335,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,LUT,856,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,FF,337,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,FF,346,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650312605269353,catapult,CLB,175,catapult_fpga_latency
Throughput,0.650312605269353,catapult,LUT,904,catapult_fpga_latency
Throughput,0.650312605269353,catapult,FF,240,catapult_fpga_latency
Throughput,0.650312605269353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650312605269353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,FF,242,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625289978227403,catapult,CLB,320,catapult_fpga_latency
Throughput,0.625289978227403,catapult,LUT,1417,catapult_fpga_latency
Throughput,0.625289978227403,catapult,FF,251,catapult_fpga_latency
Throughput,0.625289978227403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625289978227403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,FF,241,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,LUT,1618,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,FF,243,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,CLB,471,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,LUT,2257,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,FF,256,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,CLB,337,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,LUT,1894,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,FF,245,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,LUT,2546,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,FF,250,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,CLB,670,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,LUT,3306,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,FF,256,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,LUT,823,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,FF,240,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,FF,242,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,LUT,1463,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,FF,249,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631346611815273,catapult,CLB,256,catapult_fpga_latency
Throughput,0.631346611815273,catapult,LUT,1339,catapult_fpga_latency
Throughput,0.631346611815273,catapult,FF,241,catapult_fpga_latency
Throughput,0.631346611815273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631346611815273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614472171477062,catapult,CLB,341,catapult_fpga_latency
Throughput,0.614472171477062,catapult,LUT,1730,catapult_fpga_latency
Throughput,0.614472171477062,catapult,FF,243,catapult_fpga_latency
Throughput,0.614472171477062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614472171477062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,LUT,2314,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,FF,258,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,CLB,355,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,FF,248,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,CLB,525,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,LUT,2659,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,FF,248,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,CLB,627,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,LUT,3281,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,FF,259,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,CLB,111,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,LUT,504,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,FF,303,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7034010849258334,catapult,CLB,142,catapult_fpga_latency
Throughput,0.7034010849258334,catapult,LUT,628,catapult_fpga_latency
Throughput,0.7034010849258334,catapult,FF,305,catapult_fpga_latency
Throughput,0.7034010849258334,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7034010849258334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,LUT,825,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,FF,277,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,CLB,145,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,LUT,706,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,FF,308,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,CLB,195,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,LUT,815,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,FF,310,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,CLB,287,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,FF,242,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,CLB,171,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,LUT,929,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,FF,392,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,LUT,1171,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,FF,396,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,FF,252,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,CLB,267,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,LUT,1270,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,FF,548,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,FF,554,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,CLB,435,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,LUT,1903,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,FF,267,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,CLB,132,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,LUT,733,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,FF,377,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,FF,379,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,LUT,1141,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,FF,312,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,LUT,977,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,FF,392,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,LUT,1265,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,FF,396,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,CLB,285,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,LUT,1474,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,FF,251,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6519695347675794,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6519695347675794,catapult,LUT,1452,catapult_fpga_latency
Throughput,0.6519695347675794,catapult,FF,549,catapult_fpga_latency
Throughput,0.6519695347675794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6519695347675794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,LUT,1892,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,FF,555,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,CLB,416,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,LUT,2159,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,FF,264,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,LUT,2184,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,FF,862,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,CLB,605,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,LUT,3245,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,FF,870,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,CLB,679,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,LUT,3712,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,FF,275,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64803270232229,catapult,CLB,204,catapult_fpga_latency
Throughput,0.64803270232229,catapult,LUT,1044,catapult_fpga_latency
Throughput,0.64803270232229,catapult,FF,392,catapult_fpga_latency
Throughput,0.64803270232229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64803270232229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,LUT,1236,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,FF,395,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,CLB,354,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,LUT,1505,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,FF,251,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,CLB,309,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,LUT,1551,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,FF,551,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,CLB,423,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,LUT,2074,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,FF,557,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6124347527325308,catapult,CLB,456,catapult_fpga_latency
Throughput,0.6124347527325308,catapult,LUT,2267,catapult_fpga_latency
Throughput,0.6124347527325308,catapult,FF,261,catapult_fpga_latency
Throughput,0.6124347527325308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6124347527325308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,CLB,488,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,LUT,2447,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,FF,864,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,CLB,600,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,LUT,3456,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,FF,867,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,CLB,700,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,LUT,3577,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,FF,272,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,CLB,877,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,LUT,3926,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,FF,1492,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650359551277924,catapult,CLB,299,catapult_fpga_latency
Throughput,0.650359551277924,catapult,LUT,1589,catapult_fpga_latency
Throughput,0.650359551277924,catapult,FF,552,catapult_fpga_latency
Throughput,0.650359551277924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650359551277924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,LUT,2126,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,FF,556,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,CLB,440,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,FF,258,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,CLB,519,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,FF,866,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,LUT,3430,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,FF,870,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,CLB,749,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,LUT,3755,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,FF,269,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,CLB,120,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,LUT,595,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,FF,238,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,CLB,146,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,LUT,694,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,FF,240,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,CLB,308,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,LUT,1011,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,FF,246,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,CLB,144,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,LUT,809,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,FF,344,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,LUT,1052,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,FF,349,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,LUT,1519,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,FF,356,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,CLB,203,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,FF,246,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,LUT,1295,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,FF,248,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657691804305119,catapult,CLB,405,catapult_fpga_latency
Throughput,0.657691804305119,catapult,LUT,1867,catapult_fpga_latency
Throughput,0.657691804305119,catapult,FF,257,catapult_fpga_latency
Throughput,0.657691804305119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657691804305119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614654217050385,catapult,CLB,322,catapult_fpga_latency
Throughput,0.614654217050385,catapult,LUT,1651,catapult_fpga_latency
Throughput,0.614654217050385,catapult,FF,254,catapult_fpga_latency
Throughput,0.614654217050385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614654217050385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,LUT,1949,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,FF,257,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,FF,266,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,CLB,137,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,LUT,742,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,FF,345,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,CLB,181,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,FF,347,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,CLB,335,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,LUT,1495,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,FF,357,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,LUT,1093,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,FF,246,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,LUT,1283,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,FF,248,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,CLB,388,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,LUT,1802,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,FF,252,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,FF,252,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,LUT,1994,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,FF,257,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,CLB,521,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,LUT,2797,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,FF,256,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628239753880794,catapult,CLB,447,catapult_fpga_latency
Throughput,0.628239753880794,catapult,LUT,2580,catapult_fpga_latency
Throughput,0.628239753880794,catapult,FF,260,catapult_fpga_latency
Throughput,0.628239753880794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628239753880794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,CLB,609,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,FF,275,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,CLB,802,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,LUT,4282,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,FF,276,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653503793262768,catapult,CLB,193,catapult_fpga_latency
Throughput,0.653503793262768,catapult,LUT,1009,catapult_fpga_latency
Throughput,0.653503793262768,catapult,FF,464,catapult_fpga_latency
Throughput,0.653503793262768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653503793262768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,LUT,1118,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,FF,466,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,LUT,1604,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,FF,468,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,LUT,1674,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,FF,256,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,CLB,391,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,LUT,2036,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,FF,261,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,CLB,621,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,LUT,3084,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,FF,275,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,LUT,2705,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,FF,263,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,CLB,583,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,LUT,3301,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,FF,273,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,CLB,813,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,LUT,4384,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,FF,276,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,LUT,1290,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,FF,252,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,CLB,315,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,FF,254,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,CLB,453,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,LUT,2365,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,FF,257,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,CLB,472,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,FF,270,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,CLB,544,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,LUT,3224,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,FF,276,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,CLB,747,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,LUT,4231,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,FF,278,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,CLB,114,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,LUT,590,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,FF,233,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,CLB,179,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,LUT,798,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,FF,235,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,FF,242,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,CLB,160,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,LUT,776,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,FF,241,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,FF,243,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68772338115074,catapult,CLB,343,catapult_fpga_latency
Throughput,0.68772338115074,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.68772338115074,catapult,FF,252,catapult_fpga_latency
Throughput,0.68772338115074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68772338115074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,CLB,207,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,FF,242,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,LUT,1490,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,FF,244,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,CLB,426,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,LUT,2123,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,FF,251,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,LUT,1658,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,FF,243,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.705178833352138,catapult,CLB,455,catapult_fpga_latency
Throughput,0.705178833352138,catapult,LUT,2369,catapult_fpga_latency
Throughput,0.705178833352138,catapult,FF,248,catapult_fpga_latency
Throughput,0.705178833352138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.705178833352138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,CLB,622,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,LUT,3182,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,FF,262,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,CLB,137,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,LUT,739,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,FF,241,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,FF,243,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675613135811077,catapult,CLB,345,catapult_fpga_latency
Throughput,0.675613135811077,catapult,LUT,1563,catapult_fpga_latency
Throughput,0.675613135811077,catapult,FF,250,catapult_fpga_latency
Throughput,0.675613135811077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675613135811077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,FF,242,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656453562146787,catapult,CLB,322,catapult_fpga_latency
Throughput,0.656453562146787,catapult,LUT,1583,catapult_fpga_latency
Throughput,0.656453562146787,catapult,FF,244,catapult_fpga_latency
Throughput,0.656453562146787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656453562146787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6358321962534224,catapult,CLB,432,catapult_fpga_latency
Throughput,0.6358321962534224,catapult,LUT,2164,catapult_fpga_latency
Throughput,0.6358321962534224,catapult,FF,255,catapult_fpga_latency
Throughput,0.6358321962534224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6358321962534224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,CLB,321,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,LUT,1769,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,FF,243,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,LUT,2535,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,FF,247,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,CLB,650,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,LUT,3228,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,FF,256,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650296958105919,catapult,CLB,211,catapult_fpga_latency
Throughput,0.650296958105919,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.650296958105919,catapult,FF,242,catapult_fpga_latency
Throughput,0.650296958105919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650296958105919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,LUT,1608,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,FF,244,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,FF,253,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,FF,243,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649109972860712,catapult,CLB,481,catapult_fpga_latency
Throughput,0.649109972860712,catapult,LUT,2388,catapult_fpga_latency
Throughput,0.649109972860712,catapult,FF,247,catapult_fpga_latency
Throughput,0.649109972860712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649109972860712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,LUT,3158,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,FF,254,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,CLB,341,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,LUT,1990,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,FF,244,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,LUT,2588,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,FF,247,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,LUT,3419,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,FF,259,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.767981912489997,catapult,CLB,88,catapult_fpga_latency
Throughput,0.767981912489997,catapult,LUT,423,catapult_fpga_latency
Throughput,0.767981912489997,catapult,FF,272,catapult_fpga_latency
Throughput,0.767981912489997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.767981912489997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,LUT,549,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,FF,274,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,LUT,664,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,FF,281,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,CLB,97,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,LUT,480,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,FF,234,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,CLB,154,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,LUT,727,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,FF,236,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,LUT,893,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,FF,245,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,LUT,616,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,FF,242,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,LUT,843,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,FF,244,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,CLB,258,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,LUT,1131,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,FF,254,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,CLB,163,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,LUT,905,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,FF,243,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,CLB,266,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,LUT,1288,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,FF,245,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,LUT,1799,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,FF,255,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,LUT,570,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,FF,313,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,CLB,134,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,LUT,678,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,FF,315,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,CLB,215,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,LUT,879,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,FF,322,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,LUT,629,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,FF,242,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,LUT,832,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,FF,244,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64968646131377,catapult,CLB,217,catapult_fpga_latency
Throughput,0.64968646131377,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.64968646131377,catapult,FF,251,catapult_fpga_latency
Throughput,0.64968646131377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64968646131377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453040898727912,catapult,CLB,174,catapult_fpga_latency
Throughput,0.6453040898727912,catapult,LUT,889,catapult_fpga_latency
Throughput,0.6453040898727912,catapult,FF,243,catapult_fpga_latency
Throughput,0.6453040898727912,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453040898727912,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,LUT,1300,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,FF,245,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,LUT,1694,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,FF,254,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,CLB,264,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,FF,244,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624314814491096,catapult,CLB,473,catapult_fpga_latency
Throughput,0.624314814491096,catapult,LUT,2444,catapult_fpga_latency
Throughput,0.624314814491096,catapult,FF,255,catapult_fpga_latency
Throughput,0.624314814491096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624314814491096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,CLB,526,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,FF,255,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,CLB,120,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,LUT,660,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,FF,242,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,CLB,197,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,LUT,856,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,FF,244,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,FF,251,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,CLB,167,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,FF,243,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,CLB,280,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,LUT,1299,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,FF,246,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,CLB,392,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,LUT,1695,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,FF,254,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,FF,244,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,CLB,437,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,LUT,2183,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,FF,247,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,CLB,536,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,LUT,2589,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,FF,255,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,CLB,158,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,LUT,880,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,FF,243,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,LUT,1163,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,FF,245,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,CLB,300,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,FF,252,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,CLB,277,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,LUT,1528,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,FF,244,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,CLB,499,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,LUT,2419,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,FF,255,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612194797935924,catapult,CLB,596,catapult_fpga_latency
Throughput,0.612194797935924,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.612194797935924,catapult,FF,258,catapult_fpga_latency
Throughput,0.612194797935924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612194797935924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,CLB,107,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,LUT,538,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,FF,359,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,LUT,727,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,FF,364,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,CLB,244,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,LUT,864,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,FF,296,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,FF,487,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,206,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1117,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,491,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,LUT,1259,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,FF,346,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,CLB,228,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,FF,546,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,LUT,1637,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,FF,551,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,LUT,1851,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,FF,260,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,CLB,396,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,LUT,1868,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,FF,860,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,CLB,484,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,LUT,2567,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,FF,866,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624946098399013,catapult,CLB,576,catapult_fpga_latency
Throughput,0.624946098399013,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.624946098399013,catapult,FF,268,catapult_fpga_latency
Throughput,0.624946098399013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624946098399013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,LUT,908,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,FF,488,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,LUT,1103,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,FF,490,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,CLB,230,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,FF,345,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648403306856865,catapult,CLB,229,catapult_fpga_latency
Throughput,0.648403306856865,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.648403306856865,catapult,FF,547,catapult_fpga_latency
Throughput,0.648403306856865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648403306856865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,LUT,1533,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,FF,549,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,CLB,356,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,FF,256,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688348260165355,catapult,CLB,410,catapult_fpga_latency
Throughput,0.688348260165355,catapult,LUT,1820,catapult_fpga_latency
Throughput,0.688348260165355,catapult,FF,860,catapult_fpga_latency
Throughput,0.688348260165355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688348260165355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,LUT,2551,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,FF,859,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,LUT,2771,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,FF,266,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,LUT,3219,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,CLB,911,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,LUT,5245,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,FF,1494,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,CLB,893,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,LUT,4843,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,FF,282,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,FF,546,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,CLB,324,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,FF,551,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,CLB,365,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,FF,254,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,LUT,1926,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,FF,862,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,FF,869,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,LUT,2787,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,FF,266,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620898576838372,catapult,CLB,678,catapult_fpga_latency
Throughput,0.620898576838372,catapult,LUT,3070,catapult_fpga_latency
Throughput,0.620898576838372,catapult,FF,1476,catapult_fpga_latency
Throughput,0.620898576838372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620898576838372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,CLB,914,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,LUT,5249,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,FF,1495,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,CLB,839,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,FF,278,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635071439186194,catapult,CLB,403,catapult_fpga_latency
Throughput,0.635071439186194,catapult,LUT,1818,catapult_fpga_latency
Throughput,0.635071439186194,catapult,FF,855,catapult_fpga_latency
Throughput,0.635071439186194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635071439186194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,CLB,537,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,LUT,2699,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,FF,862,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,CLB,539,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,LUT,2753,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,FF,264,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,CLB,735,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,LUT,3157,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,FF,1484,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,CLB,1020,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,LUT,5285,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,FF,1498,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,CLB,772,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,LUT,4287,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,FF,280,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,LUT,720,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,FF,238,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,FF,242,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610989252699045,catapult,CLB,270,catapult_fpga_latency
Throughput,0.610989252699045,catapult,LUT,1196,catapult_fpga_latency
Throughput,0.610989252699045,catapult,FF,242,catapult_fpga_latency
Throughput,0.610989252699045,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610989252699045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,CLB,183,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,LUT,964,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,FF,246,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,LUT,1129,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,FF,248,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,FF,260,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,FF,247,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,CLB,331,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,LUT,1703,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,FF,248,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,LUT,2288,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,FF,253,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,LUT,1979,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,FF,256,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621778797218659,catapult,CLB,505,catapult_fpga_latency
Throughput,0.621778797218659,catapult,LUT,2931,catapult_fpga_latency
Throughput,0.621778797218659,catapult,FF,261,catapult_fpga_latency
Throughput,0.621778797218659,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621778797218659,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,CLB,710,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,LUT,3586,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,FF,268,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,CLB,181,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,LUT,1002,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,FF,246,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,CLB,238,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,LUT,1180,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,FF,247,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,LUT,1657,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,FF,250,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,LUT,1527,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,FF,249,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,FF,253,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,LUT,2420,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,FF,256,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,LUT,2134,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,FF,258,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,LUT,2782,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,FF,262,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,CLB,735,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,LUT,3717,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,FF,278,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,CLB,594,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,LUT,3503,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,FF,276,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,LUT,1498,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,FF,251,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,LUT,1781,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,FF,255,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623684415685663,catapult,CLB,532,catapult_fpga_latency
Throughput,0.623684415685663,catapult,LUT,2398,catapult_fpga_latency
Throughput,0.623684415685663,catapult,FF,259,catapult_fpga_latency
Throughput,0.623684415685663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623684415685663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,CLB,422,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,LUT,2404,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,FF,265,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,CLB,587,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,LUT,3038,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,FF,263,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,LUT,3877,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,FF,272,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,CLB,584,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,LUT,3236,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,FF,277,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,LUT,2362,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,FF,260,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,CLB,562,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,LUT,3164,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,FF,268,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,CLB,773,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,LUT,4132,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,FF,280,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,CLB,699,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,LUT,3860,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,FF,294,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,CLB,124,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,LUT,678,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,FF,344,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,LUT,1043,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,FF,349,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,LUT,1413,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,FF,353,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,CLB,149,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,LUT,823,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,FF,240,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,CLB,232,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,FF,242,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,FF,255,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,CLB,205,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,FF,241,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,FF,244,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,CLB,552,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,LUT,2605,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,FF,254,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,LUT,1831,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,FF,245,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,LUT,2627,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,FF,245,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,LUT,984,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,FF,468,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,LUT,1323,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,FF,470,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,LUT,1963,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,FF,483,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,FF,241,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,LUT,1844,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,FF,245,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,CLB,586,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,LUT,2868,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,FF,254,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,LUT,1924,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,FF,242,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,LUT,2815,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,FF,246,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,LUT,1257,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,FF,241,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,LUT,1862,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,FF,243,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,CLB,550,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,LUT,2608,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,FF,250,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,CLB,380,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,LUT,1969,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,FF,242,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659152330103487,catapult,CLB,629,catapult_fpga_latency
Throughput,0.659152330103487,catapult,LUT,3466,catapult_fpga_latency
Throughput,0.659152330103487,catapult,FF,248,catapult_fpga_latency
Throughput,0.659152330103487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659152330103487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,CLB,384,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,FF,242,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,CLB,594,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,LUT,3349,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,FF,247,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,CLB,89,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,LUT,482,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,FF,303,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632542676072998,catapult,CLB,147,catapult_fpga_latency
Throughput,0.632542676072998,catapult,LUT,593,catapult_fpga_latency
Throughput,0.632542676072998,catapult,FF,305,catapult_fpga_latency
Throughput,0.632542676072998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632542676072998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,CLB,152,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,LUT,793,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,FF,317,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,CLB,118,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,LUT,588,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,FF,243,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,CLB,170,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,LUT,757,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,FF,244,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,LUT,964,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,FF,254,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,CLB,158,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,LUT,764,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,FF,243,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617856421289108,catapult,CLB,216,catapult_fpga_latency
Throughput,0.617856421289108,catapult,LUT,991,catapult_fpga_latency
Throughput,0.617856421289108,catapult,FF,245,catapult_fpga_latency
Throughput,0.617856421289108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617856421289108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,CLB,360,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,LUT,1423,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,FF,254,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,LUT,1108,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,FF,244,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,LUT,1580,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,FF,247,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,CLB,508,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,LUT,2261,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,FF,258,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,CLB,104,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,LUT,521,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,FF,242,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,LUT,710,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,FF,244,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,LUT,928,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,FF,251,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,CLB,141,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,LUT,750,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,FF,243,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,LUT,1056,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,FF,246,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,CLB,324,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,FF,256,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,LUT,1266,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,FF,244,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,CLB,310,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,LUT,1710,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,FF,250,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,FF,255,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,CLB,149,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,LUT,838,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,FF,243,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,LUT,1110,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,FF,245,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,CLB,313,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,LUT,1416,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,FF,252,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,LUT,1224,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,FF,244,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,LUT,1755,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,FF,246,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,CLB,470,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,FF,256,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,LUT,1223,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,FF,244,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,LUT,2316,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,FF,250,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,LUT,2932,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,FF,255,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,LUT,846,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,FF,470,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,CLB,218,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,LUT,1020,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,FF,472,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,LUT,1167,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,FF,331,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,LUT,1067,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,FF,545,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,CLB,299,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,LUT,1444,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,FF,550,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,379,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,259,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,CLB,395,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,FF,853,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,CLB,441,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,LUT,2270,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,FF,857,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,CLB,487,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,LUT,2496,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,FF,262,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,CLB,584,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,LUT,3001,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,CLB,837,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,LUT,3991,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,CLB,838,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,LUT,4082,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,FF,268,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,FF,545,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,LUT,1483,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,FF,548,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,FF,253,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,LUT,1768,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,FF,853,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,CLB,442,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,LUT,2371,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,FF,855,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,CLB,532,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,LUT,2498,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,FF,268,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,CLB,685,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,FF,1475,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,CLB,780,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,LUT,4296,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,FF,1477,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,CLB,751,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,LUT,4307,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,FF,281,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6522319049672025,catapult,CLB,369,catapult_fpga_latency
Throughput,0.6522319049672025,catapult,LUT,1689,catapult_fpga_latency
Throughput,0.6522319049672025,catapult,FF,855,catapult_fpga_latency
Throughput,0.6522319049672025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6522319049672025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,CLB,492,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,LUT,2688,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,FF,863,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,CLB,526,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,LUT,2617,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,FF,260,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,CLB,656,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,LUT,2925,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,FF,1472,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,CLB,852,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,LUT,4309,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,FF,1485,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,CLB,757,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,LUT,3947,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,FF,277,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63635414890178,catapult,CLB,715,catapult_fpga_latency
Throughput,0.63635414890178,catapult,LUT,3030,catapult_fpga_latency
Throughput,0.63635414890178,catapult,FF,1477,catapult_fpga_latency
Throughput,0.63635414890178,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63635414890178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,CLB,898,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,LUT,5042,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,FF,1482,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,CLB,846,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,LUT,4529,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,FF,276,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,LUT,940,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,FF,353,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,FF,355,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,CLB,305,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,LUT,1460,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,FF,361,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63516582909466,catapult,CLB,193,catapult_fpga_latency
Throughput,0.63516582909466,catapult,LUT,1048,catapult_fpga_latency
Throughput,0.63516582909466,catapult,FF,245,catapult_fpga_latency
Throughput,0.63516582909466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63516582909466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,FF,247,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,CLB,404,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,LUT,2050,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,FF,255,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6627836382579925,catapult,CLB,261,catapult_fpga_latency
Throughput,0.6627836382579925,catapult,LUT,1455,catapult_fpga_latency
Throughput,0.6627836382579925,catapult,FF,246,catapult_fpga_latency
Throughput,0.6627836382579925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6627836382579925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,LUT,1764,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,FF,251,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,CLB,580,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,LUT,2883,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,FF,259,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,FF,254,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,CLB,544,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,FF,255,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,FF,245,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,CLB,302,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,LUT,1466,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,FF,247,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,CLB,410,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,LUT,2139,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,FF,255,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647571090354299,catapult,CLB,279,catapult_fpga_latency
Throughput,0.647571090354299,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.647571090354299,catapult,FF,253,catapult_fpga_latency
Throughput,0.647571090354299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647571090354299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,CLB,371,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,LUT,2065,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,FF,255,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,CLB,573,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,LUT,3000,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,FF,260,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,LUT,2621,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,FF,263,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,LUT,3160,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,FF,269,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,CLB,330,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,LUT,1812,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,FF,254,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,CLB,429,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,LUT,2202,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,FF,259,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,CLB,632,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,LUT,3169,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,FF,264,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,CLB,509,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,FF,262,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,CLB,655,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,FF,270,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,CLB,870,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,LUT,4687,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,FF,272,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,LUT,2734,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,FF,268,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,CLB,659,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,LUT,3661,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,FF,273,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,CLB,159,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,LUT,814,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,FF,240,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,CLB,207,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,FF,242,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,FF,249,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664979392288633,catapult,CLB,209,catapult_fpga_latency
Throughput,0.664979392288633,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.664979392288633,catapult,FF,241,catapult_fpga_latency
Throughput,0.664979392288633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664979392288633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,LUT,1541,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,FF,245,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,LUT,1560,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,FF,242,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,FF,241,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,LUT,1665,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,FF,245,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,CLB,480,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,LUT,2432,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,FF,252,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,LUT,1902,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,FF,244,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,LUT,1961,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,FF,242,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,CLB,550,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,LUT,2780,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,FF,247,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6276486774187069,catapult,CLB,547,catapult_fpga_latency
Throughput,0.6276486774187069,catapult,LUT,3205,catapult_fpga_latency
Throughput,0.6276486774187069,catapult,FF,243,catapult_fpga_latency
Throughput,0.6276486774187069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6276486774187069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,CLB,87,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,LUT,415,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,FF,248,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,CLB,115,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,LUT,515,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,FF,251,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,CLB,159,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,LUT,652,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,FF,260,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,CLB,93,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,LUT,429,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,FF,265,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,CLB,133,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,LUT,543,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,FF,267,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,LUT,683,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,FF,276,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,CLB,126,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,LUT,616,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,FF,234,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696397258423273,catapult,CLB,164,catapult_fpga_latency
Throughput,0.696397258423273,catapult,LUT,704,catapult_fpga_latency
Throughput,0.696397258423273,catapult,FF,234,catapult_fpga_latency
Throughput,0.696397258423273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696397258423273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,CLB,245,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,LUT,903,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,FF,241,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,CLB,150,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,LUT,743,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,FF,240,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,LUT,923,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,FF,242,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,LUT,1176,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,FF,250,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,CLB,90,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,LUT,432,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,FF,266,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,CLB,115,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,LUT,529,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,FF,268,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,CLB,151,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,LUT,675,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,FF,277,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,CLB,119,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,LUT,609,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,FF,301,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,CLB,176,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,LUT,725,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,FF,303,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,FF,310,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,LUT,684,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,FF,240,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,CLB,198,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,LUT,867,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,FF,242,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,LUT,1148,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,FF,249,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,FF,241,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,FF,244,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627851623592906,catapult,CLB,371,catapult_fpga_latency
Throughput,0.627851623592906,catapult,LUT,1544,catapult_fpga_latency
Throughput,0.627851623592906,catapult,FF,254,catapult_fpga_latency
Throughput,0.627851623592906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627851623592906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6894668766323129,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6894668766323129,catapult,LUT,613,catapult_fpga_latency
Throughput,0.6894668766323129,catapult,FF,235,catapult_fpga_latency
Throughput,0.6894668766323129,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6894668766323129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,LUT,758,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,FF,234,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,LUT,925,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,FF,241,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,CLB,139,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,LUT,759,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,FF,240,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,FF,242,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,LUT,1245,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,FF,249,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,FF,241,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,LUT,1105,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,FF,243,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618253310746479,catapult,CLB,328,catapult_fpga_latency
Throughput,0.618253310746479,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.618253310746479,catapult,FF,254,catapult_fpga_latency
Throughput,0.618253310746479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618253310746479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,FF,242,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,CLB,377,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,FF,248,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,DSP,1,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,LUT,2418,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,FF,253,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,LUT,779,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,FF,240,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,FF,242,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6397084976317992,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6397084976317992,catapult,LUT,1184,catapult_fpga_latency
Throughput,0.6397084976317992,catapult,FF,249,catapult_fpga_latency
Throughput,0.6397084976317992,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6397084976317992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,LUT,1061,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,FF,241,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629629349794363,catapult,CLB,250,catapult_fpga_latency
Throughput,0.629629349794363,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.629629349794363,catapult,FF,244,catapult_fpga_latency
Throughput,0.629629349794363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629629349794363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,LUT,1692,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,FF,252,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,FF,242,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,FF,246,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,CLB,426,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,LUT,2337,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,FF,254,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,CLB,103,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,LUT,480,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,FF,278,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,CLB,112,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,LUT,572,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,FF,280,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,LUT,785,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,FF,271,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.80094126617601,catapult,CLB,108,catapult_fpga_latency
Throughput,0.80094126617601,catapult,LUT,509,catapult_fpga_latency
Throughput,0.80094126617601,catapult,FF,323,catapult_fpga_latency
Throughput,0.80094126617601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.80094126617601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.758400805725016,catapult,CLB,165,catapult_fpga_latency
Throughput,0.758400805725016,catapult,LUT,641,catapult_fpga_latency
Throughput,0.758400805725016,catapult,FF,325,catapult_fpga_latency
Throughput,0.758400805725016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.758400805725016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768755323630616,catapult,CLB,205,catapult_fpga_latency
Throughput,0.768755323630616,catapult,LUT,853,catapult_fpga_latency
Throughput,0.768755323630616,catapult,FF,296,catapult_fpga_latency
Throughput,0.768755323630616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768755323630616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,LUT,800,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,FF,414,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,FF,422,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,CLB,311,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,FF,355,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,CLB,210,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,LUT,1101,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,FF,394,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,LUT,1739,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,FF,406,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,CLB,430,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,LUT,1833,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,FF,259,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,CLB,102,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,LUT,514,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,FF,324,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,CLB,145,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,LUT,748,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,FF,326,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,LUT,852,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,FF,297,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621796195104723,catapult,CLB,145,catapult_fpga_latency
Throughput,0.621796195104723,catapult,LUT,798,catapult_fpga_latency
Throughput,0.621796195104723,catapult,FF,415,catapult_fpga_latency
Throughput,0.621796195104723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621796195104723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,LUT,1007,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,FF,418,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,LUT,1204,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,FF,352,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,LUT,1130,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,FF,396,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,LUT,1627,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,FF,400,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,LUT,1918,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,FF,263,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,FF,554,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,CLB,646,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,LUT,3999,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,FF,656,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627971482559034,catapult,CLB,715,catapult_fpga_latency
Throughput,0.627971482559034,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.627971482559034,catapult,FF,381,catapult_fpga_latency
Throughput,0.627971482559034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627971482559034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647369865709595,catapult,CLB,145,catapult_fpga_latency
Throughput,0.647369865709595,catapult,LUT,762,catapult_fpga_latency
Throughput,0.647369865709595,catapult,FF,417,catapult_fpga_latency
Throughput,0.647369865709595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647369865709595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,LUT,899,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,FF,419,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,LUT,1169,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,FF,352,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,LUT,1114,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,FF,397,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,CLB,347,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,LUT,1562,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,FF,397,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,LUT,1796,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,FF,255,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,CLB,328,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,FF,562,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,LUT,3201,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,FF,657,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,CLB,716,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,LUT,3773,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,FF,382,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,CLB,560,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,LUT,2835,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,FF,875,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,CLB,820,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,LUT,4702,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,FF,890,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,CLB,891,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,LUT,4835,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,FF,313,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,LUT,998,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,FF,396,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,LUT,1302,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,FF,398,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,CLB,273,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,LUT,1454,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,FF,255,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,LUT,1701,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,FF,556,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,LUT,2649,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,FF,591,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,CLB,547,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,LUT,2933,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,FF,295,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,CLB,604,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,LUT,3118,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,FF,878,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,CLB,939,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,LUT,5129,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,FF,972,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,CLB,969,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,LUT,5336,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,FF,390,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,CLB,101,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,LUT,544,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,FF,280,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,LUT,687,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,FF,282,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,CLB,235,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,LUT,960,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,FF,284,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,CLB,114,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,LUT,643,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,FF,239,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,CLB,162,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,LUT,776,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,FF,241,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,CLB,214,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,LUT,1062,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,FF,245,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,CLB,158,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,LUT,894,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,FF,250,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,LUT,971,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,FF,249,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,CLB,312,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,LUT,1363,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,FF,252,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,LUT,1175,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,FF,252,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,CLB,292,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,LUT,1407,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,FF,254,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,CLB,403,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,LUT,1871,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,FF,260,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,CLB,143,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,LUT,760,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,FF,324,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,LUT,896,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,FF,326,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,CLB,247,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,FF,332,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,LUT,929,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,FF,247,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,CLB,220,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,LUT,1088,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,FF,249,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,CLB,272,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,FF,251,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,LUT,1304,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,FF,252,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64084735400536,catapult,CLB,328,catapult_fpga_latency
Throughput,0.64084735400536,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.64084735400536,catapult,FF,257,catapult_fpga_latency
Throughput,0.64084735400536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64084735400536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,LUT,2233,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,FF,260,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,FF,261,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,CLB,525,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,LUT,2667,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,FF,266,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,CLB,658,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,FF,277,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,CLB,182,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,FF,247,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,CLB,253,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,FF,249,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625597836932919,catapult,CLB,357,catapult_fpga_latency
Throughput,0.625597836932919,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.625597836932919,catapult,FF,256,catapult_fpga_latency
Throughput,0.625597836932919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625597836932919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63955834658818,catapult,CLB,263,catapult_fpga_latency
Throughput,0.63955834658818,catapult,LUT,1434,catapult_fpga_latency
Throughput,0.63955834658818,catapult,FF,252,catapult_fpga_latency
Throughput,0.63955834658818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63955834658818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,FF,279,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,LUT,2629,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,FF,291,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,LUT,2152,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,FF,265,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,CLB,543,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,FF,262,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,CLB,683,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,LUT,3609,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,FF,277,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648114182164157,catapult,CLB,268,catapult_fpga_latency
Throughput,0.648114182164157,catapult,LUT,1545,catapult_fpga_latency
Throughput,0.648114182164157,catapult,FF,248,catapult_fpga_latency
Throughput,0.648114182164157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648114182164157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,LUT,1824,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,FF,254,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,CLB,450,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,LUT,2461,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,FF,256,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,LUT,2408,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,FF,262,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,CLB,663,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,LUT,3711,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,FF,312,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,CLB,807,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,LUT,4392,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,FF,319,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,CLB,104,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,LUT,590,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,FF,307,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,LUT,882,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,FF,310,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,CLB,294,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,LUT,1377,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,FF,318,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,CLB,135,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,LUT,717,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,FF,242,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,CLB,177,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,LUT,870,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,FF,244,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6990064322571896,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6990064322571896,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.6990064322571896,catapult,FF,255,catapult_fpga_latency
Throughput,0.6990064322571896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6990064322571896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,CLB,180,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,LUT,910,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,FF,243,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64464100264883,catapult,CLB,255,catapult_fpga_latency
Throughput,0.64464100264883,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.64464100264883,catapult,FF,245,catapult_fpga_latency
Throughput,0.64464100264883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64464100264883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633317437065663,catapult,CLB,365,catapult_fpga_latency
Throughput,0.633317437065663,catapult,LUT,1698,catapult_fpga_latency
Throughput,0.633317437065663,catapult,FF,253,catapult_fpga_latency
Throughput,0.633317437065663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633317437065663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6995927670503,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6995927670503,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6995927670503,catapult,FF,244,catapult_fpga_latency
Throughput,0.6995927670503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6995927670503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,LUT,1898,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,FF,247,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,LUT,2636,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,FF,259,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,LUT,695,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,FF,242,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,CLB,183,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,LUT,926,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,FF,245,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,LUT,1319,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,FF,253,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,FF,243,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,FF,245,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,LUT,1685,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,FF,252,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,LUT,1385,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,FF,246,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6262878042975869,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6262878042975869,catapult,LUT,1875,catapult_fpga_latency
Throughput,0.6262878042975869,catapult,FF,248,catapult_fpga_latency
Throughput,0.6262878042975869,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6262878042975869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,LUT,2606,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,FF,253,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,LUT,943,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,FF,243,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,LUT,1273,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,FF,245,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,CLB,334,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,LUT,1717,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,FF,252,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,CLB,261,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,FF,246,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679137902346761,catapult,CLB,365,catapult_fpga_latency
Throughput,0.679137902346761,catapult,LUT,1856,catapult_fpga_latency
Throughput,0.679137902346761,catapult,FF,248,catapult_fpga_latency
Throughput,0.679137902346761,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679137902346761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,CLB,582,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,FF,257,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677115461051303,catapult,CLB,274,catapult_fpga_latency
Throughput,0.677115461051303,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.677115461051303,catapult,FF,244,catapult_fpga_latency
Throughput,0.677115461051303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677115461051303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,CLB,394,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,FF,246,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,CLB,565,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,LUT,2623,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,FF,255,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,CLB,92,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,LUT,420,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,FF,256,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,CLB,109,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,LUT,539,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,FF,258,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,CLB,180,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,LUT,651,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,FF,267,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,CLB,93,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,LUT,428,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,FF,281,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,LUT,525,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,FF,283,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,LUT,698,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,FF,292,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,CLB,136,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,LUT,680,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,FF,332,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,LUT,854,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,FF,334,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,LUT,984,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,FF,341,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,CLB,167,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,LUT,888,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,FF,240,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333254589867933,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6333254589867933,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.6333254589867933,catapult,FF,242,catapult_fpga_latency
Throughput,0.6333254589867933,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333254589867933,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,CLB,358,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,FF,251,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,CLB,86,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,LUT,436,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,FF,282,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,CLB,133,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,LUT,560,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,FF,284,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,CLB,190,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,LUT,678,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,FF,293,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641312176017105,catapult,CLB,135,catapult_fpga_latency
Throughput,0.641312176017105,catapult,LUT,697,catapult_fpga_latency
Throughput,0.641312176017105,catapult,FF,333,catapult_fpga_latency
Throughput,0.641312176017105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641312176017105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,FF,335,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,LUT,1050,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,FF,346,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,FF,240,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,FF,242,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,CLB,314,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,LUT,1433,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,FF,251,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627033155005104,catapult,CLB,254,catapult_fpga_latency
Throughput,0.627033155005104,catapult,LUT,1310,catapult_fpga_latency
Throughput,0.627033155005104,catapult,FF,241,catapult_fpga_latency
Throughput,0.627033155005104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627033155005104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,LUT,1673,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,FF,243,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,CLB,459,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,LUT,2279,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,FF,256,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,LUT,778,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,FF,335,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,LUT,856,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,FF,337,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,FF,346,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650312605269353,catapult,CLB,175,catapult_fpga_latency
Throughput,0.650312605269353,catapult,LUT,904,catapult_fpga_latency
Throughput,0.650312605269353,catapult,FF,240,catapult_fpga_latency
Throughput,0.650312605269353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650312605269353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,FF,242,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625289978227403,catapult,CLB,320,catapult_fpga_latency
Throughput,0.625289978227403,catapult,LUT,1417,catapult_fpga_latency
Throughput,0.625289978227403,catapult,FF,251,catapult_fpga_latency
Throughput,0.625289978227403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625289978227403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,FF,241,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,LUT,1618,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,FF,243,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,CLB,471,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,LUT,2257,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,FF,256,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,CLB,337,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,LUT,1894,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,FF,245,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,LUT,2546,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,FF,250,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,CLB,670,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,LUT,3306,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,FF,256,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,LUT,823,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,FF,240,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,FF,242,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,LUT,1463,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,FF,249,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631346611815273,catapult,CLB,256,catapult_fpga_latency
Throughput,0.631346611815273,catapult,LUT,1339,catapult_fpga_latency
Throughput,0.631346611815273,catapult,FF,241,catapult_fpga_latency
Throughput,0.631346611815273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631346611815273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614472171477062,catapult,CLB,341,catapult_fpga_latency
Throughput,0.614472171477062,catapult,LUT,1730,catapult_fpga_latency
Throughput,0.614472171477062,catapult,FF,243,catapult_fpga_latency
Throughput,0.614472171477062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614472171477062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,LUT,2314,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,FF,258,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,CLB,355,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,FF,248,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,CLB,525,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,LUT,2659,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,FF,248,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,CLB,627,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,LUT,3281,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,FF,259,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,CLB,111,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,LUT,504,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,FF,303,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730659800412969,catapult,CLB,145,catapult_fpga_latency
Throughput,0.730659800412969,catapult,LUT,628,catapult_fpga_latency
Throughput,0.730659800412969,catapult,FF,305,catapult_fpga_latency
Throughput,0.730659800412969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730659800412969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,LUT,825,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,FF,277,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,CLB,145,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,LUT,706,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,FF,308,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,CLB,195,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,LUT,815,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,FF,310,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,CLB,287,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,FF,242,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,CLB,171,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,LUT,929,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,FF,392,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,LUT,1171,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,FF,396,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,FF,252,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,CLB,267,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,LUT,1270,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,FF,548,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,FF,554,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,CLB,435,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,LUT,1903,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,FF,267,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,CLB,132,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,LUT,733,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,FF,377,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,FF,379,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,LUT,1141,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,FF,312,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,LUT,977,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,FF,392,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,LUT,1265,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,FF,396,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,CLB,285,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,LUT,1474,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,FF,251,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,CLB,276,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,LUT,1452,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,FF,549,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,LUT,1892,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,FF,555,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,CLB,416,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,LUT,2159,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,FF,264,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,LUT,2184,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,FF,862,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6131527394131515,catapult,CLB,608,catapult_fpga_latency
Throughput,0.6131527394131515,catapult,LUT,3245,catapult_fpga_latency
Throughput,0.6131527394131515,catapult,FF,870,catapult_fpga_latency
Throughput,0.6131527394131515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6131527394131515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,CLB,679,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,LUT,3712,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,FF,275,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64803270232229,catapult,CLB,204,catapult_fpga_latency
Throughput,0.64803270232229,catapult,LUT,1044,catapult_fpga_latency
Throughput,0.64803270232229,catapult,FF,392,catapult_fpga_latency
Throughput,0.64803270232229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64803270232229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,LUT,1236,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,FF,395,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,CLB,354,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,LUT,1505,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,FF,251,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,CLB,309,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,LUT,1551,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,FF,551,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6242664868779184,catapult,CLB,422,catapult_fpga_latency
Throughput,0.6242664868779184,catapult,LUT,2075,catapult_fpga_latency
Throughput,0.6242664868779184,catapult,FF,557,catapult_fpga_latency
Throughput,0.6242664868779184,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6242664868779184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,CLB,436,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,LUT,2265,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,FF,261,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,CLB,488,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,LUT,2447,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,FF,864,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,CLB,600,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,LUT,3456,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,FF,867,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,CLB,700,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,LUT,3577,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,FF,272,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650359551277924,catapult,CLB,299,catapult_fpga_latency
Throughput,0.650359551277924,catapult,LUT,1589,catapult_fpga_latency
Throughput,0.650359551277924,catapult,FF,552,catapult_fpga_latency
Throughput,0.650359551277924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650359551277924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,LUT,2126,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,FF,556,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,CLB,440,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,FF,258,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,CLB,519,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,FF,866,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,LUT,3430,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,FF,870,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,CLB,749,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,LUT,3755,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,FF,269,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,CLB,120,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,LUT,595,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,FF,238,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,CLB,146,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,LUT,694,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,FF,240,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,CLB,308,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,LUT,1011,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,FF,246,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,CLB,144,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,LUT,809,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,FF,344,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,LUT,1052,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,FF,349,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,LUT,1519,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,FF,356,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,CLB,203,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,FF,246,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,LUT,1295,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,FF,248,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657691804305119,catapult,CLB,405,catapult_fpga_latency
Throughput,0.657691804305119,catapult,LUT,1867,catapult_fpga_latency
Throughput,0.657691804305119,catapult,FF,257,catapult_fpga_latency
Throughput,0.657691804305119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657691804305119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614654217050385,catapult,CLB,322,catapult_fpga_latency
Throughput,0.614654217050385,catapult,LUT,1651,catapult_fpga_latency
Throughput,0.614654217050385,catapult,FF,254,catapult_fpga_latency
Throughput,0.614654217050385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614654217050385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,LUT,1949,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,FF,257,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,FF,266,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,CLB,137,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,LUT,742,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,FF,345,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,CLB,181,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,FF,347,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,CLB,335,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,LUT,1495,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,FF,357,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,LUT,1093,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,FF,246,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,LUT,1283,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,FF,248,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,CLB,388,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,LUT,1802,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,FF,252,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,FF,252,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,LUT,1994,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,FF,257,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,CLB,521,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,LUT,2797,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,FF,256,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628239753880794,catapult,CLB,447,catapult_fpga_latency
Throughput,0.628239753880794,catapult,LUT,2580,catapult_fpga_latency
Throughput,0.628239753880794,catapult,FF,260,catapult_fpga_latency
Throughput,0.628239753880794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628239753880794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,CLB,609,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,FF,275,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,CLB,802,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,LUT,4282,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,FF,276,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653503793262768,catapult,CLB,193,catapult_fpga_latency
Throughput,0.653503793262768,catapult,LUT,1009,catapult_fpga_latency
Throughput,0.653503793262768,catapult,FF,464,catapult_fpga_latency
Throughput,0.653503793262768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653503793262768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,LUT,1118,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,FF,466,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,LUT,1604,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,FF,468,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,LUT,1674,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,FF,256,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,CLB,391,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,LUT,2036,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,FF,261,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,CLB,621,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,LUT,3084,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,FF,275,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6299823730932009,catapult,CLB,487,catapult_fpga_latency
Throughput,0.6299823730932009,catapult,LUT,2705,catapult_fpga_latency
Throughput,0.6299823730932009,catapult,FF,263,catapult_fpga_latency
Throughput,0.6299823730932009,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6299823730932009,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,CLB,583,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,LUT,3301,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,FF,273,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,CLB,830,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,LUT,4383,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,FF,276,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,LUT,1290,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,FF,252,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,CLB,315,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,FF,254,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,CLB,453,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,LUT,2365,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,FF,257,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,CLB,472,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,FF,270,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,CLB,544,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,LUT,3224,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,FF,276,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,CLB,747,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,LUT,4231,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,FF,278,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,CLB,114,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,LUT,590,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,FF,233,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,CLB,179,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,LUT,798,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,FF,235,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,FF,242,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,CLB,160,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,LUT,776,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,FF,241,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,FF,243,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68772338115074,catapult,CLB,343,catapult_fpga_latency
Throughput,0.68772338115074,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.68772338115074,catapult,FF,252,catapult_fpga_latency
Throughput,0.68772338115074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68772338115074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,CLB,207,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,FF,242,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,LUT,1490,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,FF,244,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,CLB,426,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,LUT,2123,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,FF,251,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,LUT,1658,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,FF,243,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.705178833352138,catapult,CLB,455,catapult_fpga_latency
Throughput,0.705178833352138,catapult,LUT,2369,catapult_fpga_latency
Throughput,0.705178833352138,catapult,FF,248,catapult_fpga_latency
Throughput,0.705178833352138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.705178833352138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,CLB,622,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,LUT,3182,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,FF,262,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,CLB,137,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,LUT,739,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,FF,241,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,FF,243,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675613135811077,catapult,CLB,345,catapult_fpga_latency
Throughput,0.675613135811077,catapult,LUT,1563,catapult_fpga_latency
Throughput,0.675613135811077,catapult,FF,250,catapult_fpga_latency
Throughput,0.675613135811077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675613135811077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,FF,242,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656453562146787,catapult,CLB,322,catapult_fpga_latency
Throughput,0.656453562146787,catapult,LUT,1583,catapult_fpga_latency
Throughput,0.656453562146787,catapult,FF,244,catapult_fpga_latency
Throughput,0.656453562146787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656453562146787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,LUT,2165,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,FF,255,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,CLB,321,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,LUT,1769,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,FF,243,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,LUT,2535,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,FF,247,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,CLB,650,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,LUT,3228,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,FF,256,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650296958105919,catapult,CLB,211,catapult_fpga_latency
Throughput,0.650296958105919,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.650296958105919,catapult,FF,242,catapult_fpga_latency
Throughput,0.650296958105919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650296958105919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,LUT,1608,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,FF,244,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,FF,253,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,FF,243,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649109972860712,catapult,CLB,481,catapult_fpga_latency
Throughput,0.649109972860712,catapult,LUT,2388,catapult_fpga_latency
Throughput,0.649109972860712,catapult,FF,247,catapult_fpga_latency
Throughput,0.649109972860712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649109972860712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,LUT,3158,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,FF,254,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,CLB,341,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,LUT,1990,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,FF,244,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,LUT,2588,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,FF,247,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,LUT,3419,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,FF,259,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.767981912489997,catapult,CLB,88,catapult_fpga_latency
Throughput,0.767981912489997,catapult,LUT,423,catapult_fpga_latency
Throughput,0.767981912489997,catapult,FF,272,catapult_fpga_latency
Throughput,0.767981912489997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.767981912489997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,LUT,549,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,FF,274,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,LUT,664,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,FF,281,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,CLB,97,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,LUT,480,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,FF,234,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,CLB,154,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,LUT,727,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,FF,236,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,LUT,893,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,FF,245,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,LUT,616,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,FF,242,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,LUT,843,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,FF,244,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,CLB,258,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,LUT,1131,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,FF,254,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,CLB,163,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,LUT,905,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,FF,243,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,CLB,266,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,LUT,1288,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,FF,245,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,LUT,1799,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,FF,255,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,LUT,570,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,FF,313,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,CLB,134,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,LUT,678,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,FF,315,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,CLB,215,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,LUT,879,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,FF,322,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,LUT,629,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,FF,242,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,LUT,832,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,FF,244,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64968646131377,catapult,CLB,217,catapult_fpga_latency
Throughput,0.64968646131377,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.64968646131377,catapult,FF,251,catapult_fpga_latency
Throughput,0.64968646131377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64968646131377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,CLB,169,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,LUT,888,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,FF,243,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,LUT,1300,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,FF,245,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,LUT,1694,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,FF,254,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,CLB,264,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,FF,244,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624314814491096,catapult,CLB,473,catapult_fpga_latency
Throughput,0.624314814491096,catapult,LUT,2444,catapult_fpga_latency
Throughput,0.624314814491096,catapult,FF,255,catapult_fpga_latency
Throughput,0.624314814491096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624314814491096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,CLB,526,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,FF,255,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,CLB,120,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,LUT,660,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,FF,242,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,CLB,197,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,LUT,856,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,FF,244,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,FF,251,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,CLB,167,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,FF,243,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,CLB,280,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,LUT,1299,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,FF,246,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,CLB,392,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,LUT,1695,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,FF,254,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,FF,244,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,CLB,437,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,LUT,2183,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,FF,247,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,CLB,536,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,LUT,2589,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,FF,255,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,CLB,158,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,LUT,880,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,FF,243,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,LUT,1163,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,FF,245,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,CLB,300,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,FF,252,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,CLB,277,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,LUT,1528,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,FF,244,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,CLB,499,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,LUT,2419,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,FF,255,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612194797935924,catapult,CLB,596,catapult_fpga_latency
Throughput,0.612194797935924,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.612194797935924,catapult,FF,258,catapult_fpga_latency
Throughput,0.612194797935924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612194797935924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,CLB,107,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,LUT,538,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,FF,359,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,LUT,727,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,FF,364,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,CLB,244,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,LUT,864,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,FF,296,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,FF,487,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,206,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1117,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,491,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,LUT,1259,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,FF,346,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,CLB,228,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,FF,546,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,LUT,1637,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,FF,551,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,LUT,1851,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,FF,260,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,CLB,396,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,LUT,1868,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,FF,860,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,CLB,484,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,LUT,2567,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,FF,866,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624946098399013,catapult,CLB,576,catapult_fpga_latency
Throughput,0.624946098399013,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.624946098399013,catapult,FF,268,catapult_fpga_latency
Throughput,0.624946098399013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624946098399013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,LUT,908,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,FF,488,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,LUT,1103,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,FF,490,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,CLB,230,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,FF,345,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648403306856865,catapult,CLB,229,catapult_fpga_latency
Throughput,0.648403306856865,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.648403306856865,catapult,FF,547,catapult_fpga_latency
Throughput,0.648403306856865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648403306856865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,LUT,1533,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,FF,549,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,CLB,356,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,FF,256,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688348260165355,catapult,CLB,410,catapult_fpga_latency
Throughput,0.688348260165355,catapult,LUT,1820,catapult_fpga_latency
Throughput,0.688348260165355,catapult,FF,860,catapult_fpga_latency
Throughput,0.688348260165355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688348260165355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,LUT,2551,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,FF,859,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,LUT,2771,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,FF,266,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,LUT,3219,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,CLB,911,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,LUT,5245,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,FF,1494,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,CLB,893,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,LUT,4843,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,FF,282,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,FF,546,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,CLB,324,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,FF,551,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,CLB,365,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,FF,254,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,LUT,1926,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,FF,862,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,FF,869,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,LUT,2787,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,FF,266,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620898576838372,catapult,CLB,678,catapult_fpga_latency
Throughput,0.620898576838372,catapult,LUT,3070,catapult_fpga_latency
Throughput,0.620898576838372,catapult,FF,1476,catapult_fpga_latency
Throughput,0.620898576838372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620898576838372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,CLB,914,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,LUT,5249,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,FF,1495,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,CLB,839,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,FF,278,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635071439186194,catapult,CLB,403,catapult_fpga_latency
Throughput,0.635071439186194,catapult,LUT,1818,catapult_fpga_latency
Throughput,0.635071439186194,catapult,FF,855,catapult_fpga_latency
Throughput,0.635071439186194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635071439186194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,CLB,537,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,LUT,2699,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,FF,862,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,CLB,539,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,LUT,2753,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,FF,264,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,CLB,735,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,LUT,3157,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,FF,1484,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,CLB,1020,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,LUT,5285,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,FF,1498,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,CLB,772,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,LUT,4287,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,FF,280,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6971940032949389,catapult,CLB,132,catapult_fpga_latency
Throughput,0.6971940032949389,catapult,LUT,720,catapult_fpga_latency
Throughput,0.6971940032949389,catapult,FF,238,catapult_fpga_latency
Throughput,0.6971940032949389,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6971940032949389,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,FF,242,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610989252699045,catapult,CLB,270,catapult_fpga_latency
Throughput,0.610989252699045,catapult,LUT,1196,catapult_fpga_latency
Throughput,0.610989252699045,catapult,FF,242,catapult_fpga_latency
Throughput,0.610989252699045,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610989252699045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,CLB,183,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,LUT,964,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,FF,246,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,LUT,1129,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,FF,248,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,FF,260,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,FF,247,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,CLB,331,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,LUT,1703,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,FF,248,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,LUT,2288,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,FF,253,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,LUT,1979,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,FF,256,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621778797218659,catapult,CLB,505,catapult_fpga_latency
Throughput,0.621778797218659,catapult,LUT,2931,catapult_fpga_latency
Throughput,0.621778797218659,catapult,FF,261,catapult_fpga_latency
Throughput,0.621778797218659,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621778797218659,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,CLB,710,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,LUT,3586,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,FF,268,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,CLB,181,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,LUT,1002,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,FF,246,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,CLB,238,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,LUT,1180,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,FF,247,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,LUT,1657,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,FF,250,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,LUT,1527,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,FF,249,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,FF,253,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,LUT,2420,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,FF,256,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,LUT,2134,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,FF,258,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,LUT,2782,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,FF,262,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,CLB,735,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,LUT,3717,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,FF,278,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,CLB,594,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,LUT,3503,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,FF,276,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,LUT,1498,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,FF,251,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,LUT,1781,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,FF,255,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623684415685663,catapult,CLB,532,catapult_fpga_latency
Throughput,0.623684415685663,catapult,LUT,2398,catapult_fpga_latency
Throughput,0.623684415685663,catapult,FF,259,catapult_fpga_latency
Throughput,0.623684415685663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623684415685663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,CLB,422,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,LUT,2404,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,FF,265,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,CLB,587,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,LUT,3038,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,FF,263,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,LUT,3877,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,FF,272,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,CLB,584,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,LUT,3236,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,FF,277,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,LUT,2362,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,FF,260,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,CLB,562,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,LUT,3164,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,FF,268,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,CLB,773,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,LUT,4132,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,FF,280,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,CLB,699,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,LUT,3860,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,FF,294,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,CLB,124,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,LUT,678,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,FF,344,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,LUT,1043,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,FF,349,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,LUT,1413,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,FF,353,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,CLB,149,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,LUT,823,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,FF,240,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,CLB,232,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,FF,242,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,FF,255,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,CLB,205,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,FF,241,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,FF,244,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,CLB,552,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,LUT,2605,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,FF,254,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,LUT,1831,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,FF,245,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,LUT,2627,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,FF,245,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,LUT,984,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,FF,468,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,LUT,1323,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,FF,470,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,LUT,1963,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,FF,483,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,FF,241,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,LUT,1844,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,FF,245,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,CLB,586,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,LUT,2868,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,FF,254,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,LUT,1924,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,FF,242,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,LUT,2815,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,FF,246,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,LUT,1257,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,FF,241,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,LUT,1862,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,FF,243,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,CLB,550,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,LUT,2608,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,FF,250,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,CLB,380,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,LUT,1969,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,FF,242,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659152330103487,catapult,CLB,629,catapult_fpga_latency
Throughput,0.659152330103487,catapult,LUT,3466,catapult_fpga_latency
Throughput,0.659152330103487,catapult,FF,248,catapult_fpga_latency
Throughput,0.659152330103487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659152330103487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,CLB,384,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,FF,242,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,CLB,594,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,LUT,3349,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,FF,247,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,CLB,89,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,LUT,482,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,FF,303,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632542676072998,catapult,CLB,147,catapult_fpga_latency
Throughput,0.632542676072998,catapult,LUT,593,catapult_fpga_latency
Throughput,0.632542676072998,catapult,FF,305,catapult_fpga_latency
Throughput,0.632542676072998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632542676072998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,CLB,152,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,LUT,793,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,FF,317,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,CLB,118,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,LUT,588,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,FF,243,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,CLB,170,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,LUT,757,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,FF,244,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,LUT,964,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,FF,254,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,CLB,158,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,LUT,764,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,FF,243,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617856421289108,catapult,CLB,216,catapult_fpga_latency
Throughput,0.617856421289108,catapult,LUT,991,catapult_fpga_latency
Throughput,0.617856421289108,catapult,FF,245,catapult_fpga_latency
Throughput,0.617856421289108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617856421289108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,CLB,360,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,LUT,1423,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,FF,254,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,LUT,1108,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,FF,244,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,LUT,1580,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,FF,247,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,CLB,508,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,LUT,2261,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,FF,258,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,CLB,104,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,LUT,521,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,FF,242,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,LUT,710,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,FF,244,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,LUT,928,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,FF,251,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,CLB,141,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,LUT,750,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,FF,243,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,LUT,1056,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,FF,246,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,CLB,324,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,FF,256,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,LUT,1266,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,FF,244,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,CLB,310,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,LUT,1710,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,FF,250,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,FF,255,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,CLB,149,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,LUT,838,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,FF,243,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,LUT,1110,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,FF,245,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,CLB,313,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,LUT,1416,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,FF,252,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,LUT,1224,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,FF,244,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,LUT,1755,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,FF,246,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,CLB,470,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,FF,256,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,LUT,1223,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,FF,244,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,LUT,2316,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,FF,250,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,LUT,2932,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,FF,255,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,LUT,846,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,FF,470,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,CLB,218,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,LUT,1020,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,FF,472,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6356777978086915,catapult,CLB,215,catapult_fpga_latency
Throughput,0.6356777978086915,catapult,LUT,1166,catapult_fpga_latency
Throughput,0.6356777978086915,catapult,FF,331,catapult_fpga_latency
Throughput,0.6356777978086915,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6356777978086915,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,LUT,1067,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,FF,545,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,CLB,299,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,LUT,1444,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,FF,550,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,379,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,259,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,CLB,395,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,FF,853,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,CLB,441,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,LUT,2270,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,FF,857,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,CLB,487,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,LUT,2496,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,FF,262,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,CLB,584,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,LUT,3001,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,CLB,837,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,LUT,3991,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,CLB,838,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,LUT,4082,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,FF,268,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,FF,545,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,LUT,1483,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,FF,548,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,FF,253,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,LUT,1768,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,FF,853,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,CLB,442,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,LUT,2371,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,FF,855,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,CLB,532,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,LUT,2498,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,FF,268,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,CLB,685,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,FF,1475,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,CLB,780,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,LUT,4296,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,FF,1477,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,CLB,751,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,LUT,4307,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,FF,281,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,LUT,1689,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,FF,855,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,CLB,492,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,LUT,2688,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,FF,863,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,CLB,526,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,LUT,2617,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,FF,260,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,CLB,656,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,LUT,2925,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,FF,1472,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,CLB,852,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,LUT,4309,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,FF,1485,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,CLB,757,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,LUT,3947,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,FF,277,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63635414890178,catapult,CLB,715,catapult_fpga_latency
Throughput,0.63635414890178,catapult,LUT,3030,catapult_fpga_latency
Throughput,0.63635414890178,catapult,FF,1477,catapult_fpga_latency
Throughput,0.63635414890178,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63635414890178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,CLB,898,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,LUT,5042,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,FF,1482,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,CLB,846,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,LUT,4529,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,FF,276,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,LUT,940,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,FF,353,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,FF,355,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,CLB,305,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,LUT,1460,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,FF,361,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63516582909466,catapult,CLB,193,catapult_fpga_latency
Throughput,0.63516582909466,catapult,LUT,1048,catapult_fpga_latency
Throughput,0.63516582909466,catapult,FF,245,catapult_fpga_latency
Throughput,0.63516582909466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63516582909466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,FF,247,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,CLB,404,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,LUT,2050,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,FF,255,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,LUT,1456,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,FF,246,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,LUT,1764,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,FF,251,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,CLB,580,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,LUT,2883,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,FF,259,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,FF,254,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,CLB,544,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,FF,255,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,FF,245,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,CLB,302,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,LUT,1466,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,FF,247,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,CLB,410,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,LUT,2139,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,FF,255,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647571090354299,catapult,CLB,279,catapult_fpga_latency
Throughput,0.647571090354299,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.647571090354299,catapult,FF,253,catapult_fpga_latency
Throughput,0.647571090354299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647571090354299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646946445126326,catapult,CLB,370,catapult_fpga_latency
Throughput,0.646946445126326,catapult,LUT,2065,catapult_fpga_latency
Throughput,0.646946445126326,catapult,FF,255,catapult_fpga_latency
Throughput,0.646946445126326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646946445126326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,CLB,573,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,LUT,3000,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,FF,260,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,LUT,2621,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,FF,263,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,LUT,3160,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,FF,269,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,CLB,330,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,LUT,1812,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,FF,254,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,CLB,429,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,LUT,2202,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,FF,259,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,CLB,632,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,LUT,3169,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,FF,264,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,CLB,509,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,FF,262,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,CLB,655,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,FF,270,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,CLB,870,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,LUT,4687,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,FF,272,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,LUT,2734,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,FF,268,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,CLB,659,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,LUT,3661,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,FF,273,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,CLB,159,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,LUT,814,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,FF,240,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,CLB,207,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,FF,242,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,FF,249,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664979392288633,catapult,CLB,209,catapult_fpga_latency
Throughput,0.664979392288633,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.664979392288633,catapult,FF,241,catapult_fpga_latency
Throughput,0.664979392288633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664979392288633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,LUT,1541,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,FF,245,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,LUT,1560,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,FF,242,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,FF,241,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,LUT,1665,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,FF,245,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,CLB,480,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,LUT,2432,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,FF,252,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,LUT,1902,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,FF,244,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,LUT,1961,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,FF,242,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,CLB,550,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,LUT,2780,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,FF,247,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7441417441194198,catapult,CLB,86,catapult_fpga_latency
Throughput,0.7441417441194198,catapult,LUT,415,catapult_fpga_latency
Throughput,0.7441417441194198,catapult,FF,248,catapult_fpga_latency
Throughput,0.7441417441194198,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7441417441194198,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,CLB,115,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,LUT,515,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,FF,251,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,CLB,159,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,LUT,652,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,FF,260,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,CLB,93,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,LUT,429,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,FF,265,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,CLB,133,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,LUT,543,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,FF,267,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,LUT,683,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,FF,276,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,CLB,126,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,LUT,616,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,FF,234,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696397258423273,catapult,CLB,164,catapult_fpga_latency
Throughput,0.696397258423273,catapult,LUT,704,catapult_fpga_latency
Throughput,0.696397258423273,catapult,FF,234,catapult_fpga_latency
Throughput,0.696397258423273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696397258423273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,CLB,245,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,LUT,903,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,FF,241,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,CLB,150,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,LUT,743,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,FF,240,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,LUT,923,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,FF,242,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,LUT,1176,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,FF,250,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,CLB,90,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,LUT,432,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,FF,266,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,CLB,115,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,LUT,529,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,FF,268,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,CLB,151,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,LUT,675,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,FF,277,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7100215278527244,catapult,CLB,114,catapult_fpga_latency
Throughput,0.7100215278527244,catapult,LUT,609,catapult_fpga_latency
Throughput,0.7100215278527244,catapult,FF,301,catapult_fpga_latency
Throughput,0.7100215278527244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7100215278527244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,CLB,176,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,LUT,725,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,FF,303,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,FF,310,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,LUT,684,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,FF,240,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,CLB,198,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,LUT,867,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,FF,242,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,LUT,1148,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,FF,249,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,FF,241,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,FF,244,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627851623592906,catapult,CLB,371,catapult_fpga_latency
Throughput,0.627851623592906,catapult,LUT,1544,catapult_fpga_latency
Throughput,0.627851623592906,catapult,FF,254,catapult_fpga_latency
Throughput,0.627851623592906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627851623592906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,CLB,119,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,LUT,614,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,FF,235,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,LUT,758,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,FF,234,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,LUT,925,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,FF,241,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,CLB,139,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,LUT,759,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,FF,240,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,FF,242,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,LUT,1245,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,FF,249,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,FF,241,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,LUT,1105,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,FF,243,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618253310746479,catapult,CLB,328,catapult_fpga_latency
Throughput,0.618253310746479,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.618253310746479,catapult,FF,254,catapult_fpga_latency
Throughput,0.618253310746479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618253310746479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,FF,242,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,CLB,377,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,FF,248,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,DSP,1,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,LUT,2418,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,FF,253,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,LUT,779,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,FF,240,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,FF,242,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,LUT,1184,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,FF,249,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,LUT,1061,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,FF,241,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629629349794363,catapult,CLB,250,catapult_fpga_latency
Throughput,0.629629349794363,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.629629349794363,catapult,FF,244,catapult_fpga_latency
Throughput,0.629629349794363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629629349794363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,LUT,1692,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,FF,252,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,FF,242,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,FF,246,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,CLB,426,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,LUT,2337,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,FF,254,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,CLB,103,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,LUT,480,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,FF,278,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,CLB,112,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,LUT,572,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,FF,280,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,LUT,785,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,FF,271,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.80094126617601,catapult,CLB,108,catapult_fpga_latency
Throughput,0.80094126617601,catapult,LUT,509,catapult_fpga_latency
Throughput,0.80094126617601,catapult,FF,323,catapult_fpga_latency
Throughput,0.80094126617601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.80094126617601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.758400805725016,catapult,CLB,165,catapult_fpga_latency
Throughput,0.758400805725016,catapult,LUT,641,catapult_fpga_latency
Throughput,0.758400805725016,catapult,FF,325,catapult_fpga_latency
Throughput,0.758400805725016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.758400805725016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768755323630616,catapult,CLB,205,catapult_fpga_latency
Throughput,0.768755323630616,catapult,LUT,853,catapult_fpga_latency
Throughput,0.768755323630616,catapult,FF,296,catapult_fpga_latency
Throughput,0.768755323630616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768755323630616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,LUT,800,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,FF,414,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,FF,422,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,CLB,311,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,FF,355,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,CLB,210,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,LUT,1101,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,FF,394,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,LUT,1739,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,FF,406,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,CLB,430,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,LUT,1833,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,FF,259,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,CLB,102,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,LUT,514,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,FF,324,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,CLB,145,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,LUT,748,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,FF,326,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,LUT,852,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,FF,297,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621796195104723,catapult,CLB,145,catapult_fpga_latency
Throughput,0.621796195104723,catapult,LUT,798,catapult_fpga_latency
Throughput,0.621796195104723,catapult,FF,415,catapult_fpga_latency
Throughput,0.621796195104723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621796195104723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,LUT,1007,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,FF,418,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,LUT,1204,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,FF,352,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,LUT,1130,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,FF,396,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,LUT,1627,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,FF,400,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,LUT,1918,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,FF,263,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,FF,554,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,CLB,646,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,LUT,3999,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,FF,656,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627971482559034,catapult,CLB,715,catapult_fpga_latency
Throughput,0.627971482559034,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.627971482559034,catapult,FF,381,catapult_fpga_latency
Throughput,0.627971482559034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627971482559034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647369865709595,catapult,CLB,145,catapult_fpga_latency
Throughput,0.647369865709595,catapult,LUT,762,catapult_fpga_latency
Throughput,0.647369865709595,catapult,FF,417,catapult_fpga_latency
Throughput,0.647369865709595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647369865709595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,LUT,899,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,FF,419,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,LUT,1169,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,FF,352,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,LUT,1114,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,FF,397,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,CLB,347,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,LUT,1562,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,FF,397,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,LUT,1796,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,FF,255,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,CLB,328,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,FF,562,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,LUT,3201,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,FF,657,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,CLB,716,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,LUT,3773,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,FF,382,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,CLB,560,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,LUT,2835,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,FF,875,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,CLB,820,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,LUT,4702,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,FF,890,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,CLB,891,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,LUT,4835,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,FF,313,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,LUT,998,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,FF,396,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,LUT,1302,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,FF,398,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,CLB,273,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,LUT,1454,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,FF,255,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,LUT,1701,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,FF,556,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,LUT,2649,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,FF,591,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,CLB,547,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,LUT,2933,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,FF,295,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,CLB,604,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,LUT,3118,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,FF,878,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,CLB,939,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,LUT,5129,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,FF,972,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,CLB,969,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,LUT,5336,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,FF,390,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,CLB,101,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,LUT,544,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,FF,280,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,LUT,687,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,FF,282,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,CLB,235,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,LUT,960,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,FF,284,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,CLB,114,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,LUT,643,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,FF,239,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,CLB,162,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,LUT,776,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,FF,241,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,CLB,214,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,LUT,1062,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,FF,245,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,CLB,158,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,LUT,894,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,FF,250,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,LUT,971,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,FF,249,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,CLB,312,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,LUT,1363,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,FF,252,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,LUT,1175,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,FF,252,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,CLB,292,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,LUT,1407,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,FF,254,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,CLB,403,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,LUT,1871,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,FF,260,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,CLB,143,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,LUT,760,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,FF,324,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,LUT,896,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,FF,326,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6381429529554633,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6381429529554633,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.6381429529554633,catapult,FF,332,catapult_fpga_latency
Throughput,0.6381429529554633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6381429529554633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,LUT,929,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,FF,247,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,CLB,220,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,LUT,1088,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,FF,249,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,CLB,272,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,FF,251,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,LUT,1304,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,FF,252,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64084735400536,catapult,CLB,328,catapult_fpga_latency
Throughput,0.64084735400536,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.64084735400536,catapult,FF,257,catapult_fpga_latency
Throughput,0.64084735400536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64084735400536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,LUT,2233,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,FF,260,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,FF,261,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,CLB,525,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,LUT,2667,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,FF,266,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,CLB,658,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,FF,277,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,CLB,182,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,FF,247,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,CLB,253,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,FF,249,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625597836932919,catapult,CLB,357,catapult_fpga_latency
Throughput,0.625597836932919,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.625597836932919,catapult,FF,256,catapult_fpga_latency
Throughput,0.625597836932919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625597836932919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63955834658818,catapult,CLB,263,catapult_fpga_latency
Throughput,0.63955834658818,catapult,LUT,1434,catapult_fpga_latency
Throughput,0.63955834658818,catapult,FF,252,catapult_fpga_latency
Throughput,0.63955834658818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63955834658818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,FF,279,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,LUT,2629,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,FF,291,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,LUT,2152,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,FF,265,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,CLB,543,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,FF,262,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,CLB,683,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,LUT,3609,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,FF,277,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648114182164157,catapult,CLB,268,catapult_fpga_latency
Throughput,0.648114182164157,catapult,LUT,1545,catapult_fpga_latency
Throughput,0.648114182164157,catapult,FF,248,catapult_fpga_latency
Throughput,0.648114182164157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648114182164157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,LUT,1824,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,FF,254,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,CLB,450,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,LUT,2461,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,FF,256,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,LUT,2408,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,FF,262,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,CLB,663,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,LUT,3711,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,FF,312,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,CLB,807,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,LUT,4392,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,FF,319,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,CLB,104,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,LUT,590,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,FF,307,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,LUT,882,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,FF,310,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,CLB,294,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,LUT,1377,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,FF,318,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,CLB,135,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,LUT,717,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,FF,242,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,CLB,177,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,LUT,870,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,FF,244,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,CLB,275,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,LUT,1330,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,FF,255,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,CLB,180,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,LUT,910,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,FF,243,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64464100264883,catapult,CLB,255,catapult_fpga_latency
Throughput,0.64464100264883,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.64464100264883,catapult,FF,245,catapult_fpga_latency
Throughput,0.64464100264883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64464100264883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654403151605578,catapult,CLB,357,catapult_fpga_latency
Throughput,0.654403151605578,catapult,LUT,1699,catapult_fpga_latency
Throughput,0.654403151605578,catapult,FF,253,catapult_fpga_latency
Throughput,0.654403151605578,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654403151605578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6995927670503,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6995927670503,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6995927670503,catapult,FF,244,catapult_fpga_latency
Throughput,0.6995927670503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6995927670503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,LUT,1898,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,FF,247,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,LUT,2636,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,FF,259,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,LUT,695,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,FF,242,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,CLB,183,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,LUT,926,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,FF,245,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,LUT,1319,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,FF,253,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,FF,243,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,FF,245,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,LUT,1685,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,FF,252,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,LUT,1385,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,FF,246,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,LUT,1875,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,FF,248,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,LUT,2606,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,FF,253,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,LUT,943,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,FF,243,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,LUT,1273,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,FF,245,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6567471575983019,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6567471575983019,catapult,LUT,1717,catapult_fpga_latency
Throughput,0.6567471575983019,catapult,FF,252,catapult_fpga_latency
Throughput,0.6567471575983019,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6567471575983019,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,CLB,261,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,FF,246,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679137902346761,catapult,CLB,365,catapult_fpga_latency
Throughput,0.679137902346761,catapult,LUT,1856,catapult_fpga_latency
Throughput,0.679137902346761,catapult,FF,248,catapult_fpga_latency
Throughput,0.679137902346761,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679137902346761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,CLB,582,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,FF,257,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677115461051303,catapult,CLB,274,catapult_fpga_latency
Throughput,0.677115461051303,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.677115461051303,catapult,FF,244,catapult_fpga_latency
Throughput,0.677115461051303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677115461051303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,CLB,394,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,FF,246,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,CLB,565,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,LUT,2623,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,FF,255,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,CLB,92,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,LUT,420,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,FF,256,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,CLB,109,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,LUT,539,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,FF,258,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,CLB,180,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,LUT,651,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,FF,267,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,CLB,93,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,LUT,428,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,FF,281,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,LUT,525,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,FF,283,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,LUT,698,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,FF,292,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,CLB,136,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,LUT,680,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,FF,332,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,LUT,854,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,FF,334,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,LUT,984,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,FF,341,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,CLB,167,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,LUT,888,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,FF,240,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,FF,242,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,CLB,358,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,FF,251,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,CLB,86,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,LUT,436,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,FF,282,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,CLB,133,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,LUT,560,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,FF,284,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,CLB,190,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,LUT,678,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,FF,293,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641312176017105,catapult,CLB,135,catapult_fpga_latency
Throughput,0.641312176017105,catapult,LUT,697,catapult_fpga_latency
Throughput,0.641312176017105,catapult,FF,333,catapult_fpga_latency
Throughput,0.641312176017105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641312176017105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,FF,335,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,LUT,1050,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,FF,346,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,FF,240,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,FF,242,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,CLB,314,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,LUT,1433,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,FF,251,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627033155005104,catapult,CLB,254,catapult_fpga_latency
Throughput,0.627033155005104,catapult,LUT,1310,catapult_fpga_latency
Throughput,0.627033155005104,catapult,FF,241,catapult_fpga_latency
Throughput,0.627033155005104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627033155005104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,LUT,1673,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,FF,243,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,CLB,459,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,LUT,2279,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,FF,256,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,LUT,778,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,FF,335,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,LUT,856,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,FF,337,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,FF,346,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650312605269353,catapult,CLB,175,catapult_fpga_latency
Throughput,0.650312605269353,catapult,LUT,904,catapult_fpga_latency
Throughput,0.650312605269353,catapult,FF,240,catapult_fpga_latency
Throughput,0.650312605269353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650312605269353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,FF,242,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625289978227403,catapult,CLB,320,catapult_fpga_latency
Throughput,0.625289978227403,catapult,LUT,1417,catapult_fpga_latency
Throughput,0.625289978227403,catapult,FF,251,catapult_fpga_latency
Throughput,0.625289978227403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625289978227403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,FF,241,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,LUT,1618,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,FF,243,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,CLB,471,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,LUT,2257,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,FF,256,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,CLB,337,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,LUT,1894,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,FF,245,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,LUT,2546,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,FF,250,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,CLB,670,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,LUT,3306,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,FF,256,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,LUT,823,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,FF,240,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,FF,242,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,LUT,1463,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,FF,249,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631346611815273,catapult,CLB,256,catapult_fpga_latency
Throughput,0.631346611815273,catapult,LUT,1339,catapult_fpga_latency
Throughput,0.631346611815273,catapult,FF,241,catapult_fpga_latency
Throughput,0.631346611815273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631346611815273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614472171477062,catapult,CLB,341,catapult_fpga_latency
Throughput,0.614472171477062,catapult,LUT,1730,catapult_fpga_latency
Throughput,0.614472171477062,catapult,FF,243,catapult_fpga_latency
Throughput,0.614472171477062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614472171477062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,LUT,2314,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,FF,258,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,CLB,355,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,FF,248,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,CLB,525,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,LUT,2659,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,FF,248,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,CLB,627,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,LUT,3281,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,FF,259,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,CLB,111,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,LUT,504,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,FF,303,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730659800412969,catapult,CLB,145,catapult_fpga_latency
Throughput,0.730659800412969,catapult,LUT,628,catapult_fpga_latency
Throughput,0.730659800412969,catapult,FF,305,catapult_fpga_latency
Throughput,0.730659800412969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730659800412969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,LUT,825,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,FF,277,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,CLB,145,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,LUT,706,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,FF,308,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,CLB,195,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,LUT,815,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,FF,310,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,CLB,287,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,FF,242,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,CLB,171,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,LUT,929,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,FF,392,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,LUT,1171,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,FF,396,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616028317589703,catapult,CLB,317,catapult_fpga_latency
Throughput,0.616028317589703,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.616028317589703,catapult,FF,252,catapult_fpga_latency
Throughput,0.616028317589703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616028317589703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,CLB,267,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,LUT,1270,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,FF,548,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,FF,554,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,CLB,435,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,LUT,1903,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,FF,267,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,CLB,132,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,LUT,733,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,FF,377,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,FF,379,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,LUT,1141,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,FF,312,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,LUT,977,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,FF,392,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,LUT,1265,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,FF,396,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,CLB,285,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,LUT,1474,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,FF,251,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,CLB,276,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,LUT,1452,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,FF,549,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,LUT,1892,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,FF,555,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,CLB,416,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,LUT,2159,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,FF,264,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,LUT,2184,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,FF,862,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,CLB,605,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,LUT,3245,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,FF,870,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,CLB,679,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,LUT,3712,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,FF,275,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64803270232229,catapult,CLB,204,catapult_fpga_latency
Throughput,0.64803270232229,catapult,LUT,1044,catapult_fpga_latency
Throughput,0.64803270232229,catapult,FF,392,catapult_fpga_latency
Throughput,0.64803270232229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64803270232229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,LUT,1236,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,FF,395,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,CLB,354,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,LUT,1505,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,FF,251,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,CLB,309,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,LUT,1551,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,FF,551,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,CLB,423,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,LUT,2074,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,FF,557,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,CLB,436,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,LUT,2265,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,FF,261,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,CLB,488,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,LUT,2447,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,FF,864,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,CLB,600,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,LUT,3456,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,FF,867,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,CLB,700,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,LUT,3577,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,FF,272,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,CLB,877,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,LUT,3926,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,FF,1492,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650359551277924,catapult,CLB,299,catapult_fpga_latency
Throughput,0.650359551277924,catapult,LUT,1589,catapult_fpga_latency
Throughput,0.650359551277924,catapult,FF,552,catapult_fpga_latency
Throughput,0.650359551277924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650359551277924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,LUT,2126,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,FF,556,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,CLB,440,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,FF,258,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,CLB,519,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,FF,866,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,LUT,3430,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,FF,870,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,CLB,749,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,LUT,3755,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,FF,269,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,CLB,120,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,LUT,595,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,FF,238,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,CLB,146,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,LUT,694,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,FF,240,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,CLB,308,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,LUT,1011,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,FF,246,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,CLB,144,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,LUT,809,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,FF,344,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,LUT,1052,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,FF,349,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,LUT,1519,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,FF,356,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,CLB,203,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,FF,246,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,LUT,1295,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,FF,248,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657691804305119,catapult,CLB,405,catapult_fpga_latency
Throughput,0.657691804305119,catapult,LUT,1867,catapult_fpga_latency
Throughput,0.657691804305119,catapult,FF,257,catapult_fpga_latency
Throughput,0.657691804305119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657691804305119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614654217050385,catapult,CLB,322,catapult_fpga_latency
Throughput,0.614654217050385,catapult,LUT,1651,catapult_fpga_latency
Throughput,0.614654217050385,catapult,FF,254,catapult_fpga_latency
Throughput,0.614654217050385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614654217050385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,LUT,1949,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,FF,257,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,FF,266,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,CLB,137,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,LUT,742,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,FF,345,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,CLB,181,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,FF,347,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,CLB,335,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,LUT,1495,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,FF,357,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,LUT,1093,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,FF,246,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,LUT,1283,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,FF,248,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,CLB,388,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,LUT,1802,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,FF,252,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,FF,252,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,LUT,1994,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,FF,257,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,CLB,521,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,LUT,2797,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,FF,256,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628239753880794,catapult,CLB,447,catapult_fpga_latency
Throughput,0.628239753880794,catapult,LUT,2580,catapult_fpga_latency
Throughput,0.628239753880794,catapult,FF,260,catapult_fpga_latency
Throughput,0.628239753880794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628239753880794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,CLB,609,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,FF,275,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,CLB,802,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,LUT,4282,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,FF,276,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653503793262768,catapult,CLB,193,catapult_fpga_latency
Throughput,0.653503793262768,catapult,LUT,1009,catapult_fpga_latency
Throughput,0.653503793262768,catapult,FF,464,catapult_fpga_latency
Throughput,0.653503793262768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653503793262768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,LUT,1118,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,FF,466,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,LUT,1604,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,FF,468,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,LUT,1674,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,FF,256,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,CLB,391,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,LUT,2036,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,FF,261,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,CLB,621,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,LUT,3084,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,FF,275,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,LUT,2705,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,FF,263,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,CLB,583,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,LUT,3301,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,FF,273,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,CLB,830,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,LUT,4383,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,FF,276,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,LUT,1290,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,FF,252,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,CLB,315,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,FF,254,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,CLB,453,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,LUT,2365,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,FF,257,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,CLB,472,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,FF,270,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,CLB,544,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,LUT,3224,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,FF,276,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,CLB,747,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,LUT,4231,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,FF,278,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,CLB,114,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,LUT,590,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,FF,233,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,CLB,179,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,LUT,798,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,FF,235,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,FF,242,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,CLB,160,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,LUT,776,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,FF,241,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,FF,243,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68772338115074,catapult,CLB,343,catapult_fpga_latency
Throughput,0.68772338115074,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.68772338115074,catapult,FF,252,catapult_fpga_latency
Throughput,0.68772338115074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68772338115074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,CLB,207,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,FF,242,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,LUT,1490,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,FF,244,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,CLB,426,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,LUT,2123,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,FF,251,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,LUT,1658,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,FF,243,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.705178833352138,catapult,CLB,455,catapult_fpga_latency
Throughput,0.705178833352138,catapult,LUT,2369,catapult_fpga_latency
Throughput,0.705178833352138,catapult,FF,248,catapult_fpga_latency
Throughput,0.705178833352138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.705178833352138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,CLB,622,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,LUT,3182,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,FF,262,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,CLB,137,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,LUT,739,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,FF,241,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,FF,243,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675613135811077,catapult,CLB,345,catapult_fpga_latency
Throughput,0.675613135811077,catapult,LUT,1563,catapult_fpga_latency
Throughput,0.675613135811077,catapult,FF,250,catapult_fpga_latency
Throughput,0.675613135811077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675613135811077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,FF,242,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656453562146787,catapult,CLB,322,catapult_fpga_latency
Throughput,0.656453562146787,catapult,LUT,1583,catapult_fpga_latency
Throughput,0.656453562146787,catapult,FF,244,catapult_fpga_latency
Throughput,0.656453562146787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656453562146787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,LUT,2165,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,FF,255,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6779964391627016,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6779964391627016,catapult,LUT,1769,catapult_fpga_latency
Throughput,0.6779964391627016,catapult,FF,243,catapult_fpga_latency
Throughput,0.6779964391627016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6779964391627016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,LUT,2535,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,FF,247,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,CLB,650,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,LUT,3228,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,FF,256,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650296958105919,catapult,CLB,211,catapult_fpga_latency
Throughput,0.650296958105919,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.650296958105919,catapult,FF,242,catapult_fpga_latency
Throughput,0.650296958105919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650296958105919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,LUT,1608,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,FF,244,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,FF,253,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,FF,243,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649109972860712,catapult,CLB,481,catapult_fpga_latency
Throughput,0.649109972860712,catapult,LUT,2388,catapult_fpga_latency
Throughput,0.649109972860712,catapult,FF,247,catapult_fpga_latency
Throughput,0.649109972860712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649109972860712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,LUT,3158,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,FF,254,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,CLB,341,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,LUT,1990,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,FF,244,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,LUT,2588,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,FF,247,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,LUT,3419,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,FF,259,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.767981912489997,catapult,CLB,88,catapult_fpga_latency
Throughput,0.767981912489997,catapult,LUT,423,catapult_fpga_latency
Throughput,0.767981912489997,catapult,FF,272,catapult_fpga_latency
Throughput,0.767981912489997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.767981912489997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7063354047796304,catapult,CLB,123,catapult_fpga_latency
Throughput,0.7063354047796304,catapult,LUT,549,catapult_fpga_latency
Throughput,0.7063354047796304,catapult,FF,274,catapult_fpga_latency
Throughput,0.7063354047796304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7063354047796304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,LUT,664,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,FF,281,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,CLB,97,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,LUT,480,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,FF,234,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,CLB,154,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,LUT,727,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,FF,236,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,LUT,893,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,FF,245,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,LUT,616,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,FF,242,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,LUT,843,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,FF,244,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,CLB,258,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,LUT,1131,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,FF,254,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,CLB,163,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,LUT,905,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,FF,243,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,CLB,266,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,LUT,1288,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,FF,245,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,LUT,1799,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,FF,255,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,LUT,570,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,FF,313,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,CLB,134,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,LUT,678,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,FF,315,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,CLB,215,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,LUT,879,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,FF,322,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,LUT,629,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,FF,242,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,LUT,832,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,FF,244,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64968646131377,catapult,CLB,217,catapult_fpga_latency
Throughput,0.64968646131377,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.64968646131377,catapult,FF,251,catapult_fpga_latency
Throughput,0.64968646131377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64968646131377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,CLB,169,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,LUT,888,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,FF,243,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,LUT,1300,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,FF,245,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,LUT,1694,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,FF,254,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,CLB,264,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,FF,244,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624314814491096,catapult,CLB,473,catapult_fpga_latency
Throughput,0.624314814491096,catapult,LUT,2444,catapult_fpga_latency
Throughput,0.624314814491096,catapult,FF,255,catapult_fpga_latency
Throughput,0.624314814491096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624314814491096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,CLB,526,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,FF,255,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6887270533364005,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6887270533364005,catapult,LUT,660,catapult_fpga_latency
Throughput,0.6887270533364005,catapult,FF,242,catapult_fpga_latency
Throughput,0.6887270533364005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6887270533364005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,CLB,197,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,LUT,856,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,FF,244,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,FF,251,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,CLB,167,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,FF,243,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,CLB,280,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,LUT,1299,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,FF,246,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,CLB,392,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,LUT,1695,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,FF,254,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,FF,244,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,CLB,437,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,LUT,2183,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,FF,247,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,CLB,536,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,LUT,2589,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,FF,255,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,CLB,158,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,LUT,880,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,FF,243,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,LUT,1163,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,FF,245,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,CLB,300,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,FF,252,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,CLB,277,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,LUT,1528,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,FF,244,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,CLB,499,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,LUT,2419,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,FF,255,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612194797935924,catapult,CLB,596,catapult_fpga_latency
Throughput,0.612194797935924,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.612194797935924,catapult,FF,258,catapult_fpga_latency
Throughput,0.612194797935924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612194797935924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,CLB,107,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,LUT,538,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,FF,359,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,LUT,727,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,FF,364,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,CLB,244,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,LUT,864,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,FF,296,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,FF,487,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,206,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1117,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,491,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,LUT,1259,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,FF,346,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,CLB,228,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,FF,546,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,LUT,1637,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,FF,551,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,LUT,1851,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,FF,260,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,CLB,396,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,LUT,1868,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,FF,860,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,CLB,484,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,LUT,2567,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,FF,866,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624946098399013,catapult,CLB,576,catapult_fpga_latency
Throughput,0.624946098399013,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.624946098399013,catapult,FF,268,catapult_fpga_latency
Throughput,0.624946098399013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624946098399013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,LUT,908,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,FF,488,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,LUT,1103,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,FF,490,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,CLB,230,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,FF,345,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648403306856865,catapult,CLB,229,catapult_fpga_latency
Throughput,0.648403306856865,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.648403306856865,catapult,FF,547,catapult_fpga_latency
Throughput,0.648403306856865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648403306856865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,LUT,1533,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,FF,549,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,CLB,356,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,FF,256,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688348260165355,catapult,CLB,410,catapult_fpga_latency
Throughput,0.688348260165355,catapult,LUT,1820,catapult_fpga_latency
Throughput,0.688348260165355,catapult,FF,860,catapult_fpga_latency
Throughput,0.688348260165355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688348260165355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,LUT,2551,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,FF,859,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,LUT,2771,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,FF,266,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,LUT,3219,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,CLB,911,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,LUT,5245,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,FF,1494,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,CLB,893,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,LUT,4843,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,FF,282,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,FF,546,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,CLB,324,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,FF,551,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,CLB,365,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,FF,254,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,LUT,1926,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,FF,862,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,FF,869,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,LUT,2787,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,FF,266,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620898576838372,catapult,CLB,678,catapult_fpga_latency
Throughput,0.620898576838372,catapult,LUT,3070,catapult_fpga_latency
Throughput,0.620898576838372,catapult,FF,1476,catapult_fpga_latency
Throughput,0.620898576838372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620898576838372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,CLB,914,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,LUT,5249,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,FF,1495,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,CLB,839,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,FF,278,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635071439186194,catapult,CLB,403,catapult_fpga_latency
Throughput,0.635071439186194,catapult,LUT,1818,catapult_fpga_latency
Throughput,0.635071439186194,catapult,FF,855,catapult_fpga_latency
Throughput,0.635071439186194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635071439186194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,CLB,537,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,LUT,2699,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,FF,862,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,CLB,539,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,LUT,2753,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,FF,264,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6512248236483177,catapult,CLB,738,catapult_fpga_latency
Throughput,0.6512248236483177,catapult,LUT,3157,catapult_fpga_latency
Throughput,0.6512248236483177,catapult,FF,1484,catapult_fpga_latency
Throughput,0.6512248236483177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6512248236483177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,CLB,1020,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,LUT,5285,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,FF,1498,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,CLB,772,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,LUT,4287,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,FF,280,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,LUT,720,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,FF,238,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,FF,242,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610989252699045,catapult,CLB,270,catapult_fpga_latency
Throughput,0.610989252699045,catapult,LUT,1196,catapult_fpga_latency
Throughput,0.610989252699045,catapult,FF,242,catapult_fpga_latency
Throughput,0.610989252699045,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610989252699045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,CLB,183,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,LUT,964,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,FF,246,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,LUT,1129,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,FF,248,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,FF,260,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,FF,247,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,CLB,331,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,LUT,1703,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,FF,248,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,LUT,2288,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,FF,253,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,LUT,1979,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,FF,256,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621778797218659,catapult,CLB,505,catapult_fpga_latency
Throughput,0.621778797218659,catapult,LUT,2931,catapult_fpga_latency
Throughput,0.621778797218659,catapult,FF,261,catapult_fpga_latency
Throughput,0.621778797218659,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621778797218659,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,CLB,710,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,LUT,3586,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,FF,268,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,CLB,181,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,LUT,1002,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,FF,246,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,CLB,238,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,LUT,1180,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,FF,247,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,LUT,1657,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,FF,250,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,LUT,1527,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,FF,249,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,FF,253,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,LUT,2420,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,FF,256,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,LUT,2134,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,FF,258,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,LUT,2782,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,FF,262,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,CLB,735,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,LUT,3717,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,FF,278,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,CLB,594,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,LUT,3503,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,FF,276,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,LUT,1498,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,FF,251,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6771631468854896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,LUT,1781,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,FF,255,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623684415685663,catapult,CLB,532,catapult_fpga_latency
Throughput,0.623684415685663,catapult,LUT,2398,catapult_fpga_latency
Throughput,0.623684415685663,catapult,FF,259,catapult_fpga_latency
Throughput,0.623684415685663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623684415685663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,CLB,422,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,LUT,2404,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,FF,265,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,CLB,587,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,LUT,3038,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,FF,263,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,LUT,3877,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,FF,272,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,CLB,584,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,LUT,3236,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,FF,277,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,LUT,2362,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,FF,260,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,CLB,562,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,LUT,3164,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,FF,268,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,CLB,773,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,LUT,4132,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,FF,280,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,CLB,699,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,LUT,3860,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,FF,294,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,CLB,124,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,LUT,678,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,FF,344,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,LUT,1043,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,FF,349,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,LUT,1413,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,FF,353,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,CLB,149,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,LUT,823,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,FF,240,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,CLB,232,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,FF,242,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,FF,255,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,CLB,205,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,FF,241,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,FF,244,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,CLB,552,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,LUT,2605,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,FF,254,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,LUT,1831,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,FF,245,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,LUT,2627,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,FF,245,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,LUT,984,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,FF,468,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,LUT,1323,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,FF,470,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,LUT,1963,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,FF,483,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,FF,241,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,LUT,1844,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,FF,245,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,CLB,586,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,LUT,2868,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,FF,254,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,LUT,1924,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,FF,242,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,LUT,2815,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,FF,246,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,LUT,1257,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,FF,241,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,LUT,1862,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,FF,243,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,CLB,550,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,LUT,2608,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,FF,250,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,CLB,380,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,LUT,1969,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,FF,242,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659152330103487,catapult,CLB,629,catapult_fpga_latency
Throughput,0.659152330103487,catapult,LUT,3466,catapult_fpga_latency
Throughput,0.659152330103487,catapult,FF,248,catapult_fpga_latency
Throughput,0.659152330103487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659152330103487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,CLB,384,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,FF,242,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,CLB,594,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,LUT,3349,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,FF,247,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,CLB,89,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,LUT,482,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,FF,303,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632542676072998,catapult,CLB,147,catapult_fpga_latency
Throughput,0.632542676072998,catapult,LUT,593,catapult_fpga_latency
Throughput,0.632542676072998,catapult,FF,305,catapult_fpga_latency
Throughput,0.632542676072998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632542676072998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,CLB,152,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,LUT,793,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,FF,317,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,CLB,118,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,LUT,588,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,FF,243,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,CLB,170,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,LUT,757,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,FF,244,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,LUT,964,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,FF,254,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,CLB,158,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,LUT,764,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,FF,243,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617856421289108,catapult,CLB,216,catapult_fpga_latency
Throughput,0.617856421289108,catapult,LUT,991,catapult_fpga_latency
Throughput,0.617856421289108,catapult,FF,245,catapult_fpga_latency
Throughput,0.617856421289108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617856421289108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,CLB,360,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,LUT,1423,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,FF,254,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,LUT,1108,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,FF,244,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,LUT,1580,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,FF,247,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,CLB,508,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,LUT,2261,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,FF,258,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,CLB,104,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,LUT,521,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,FF,242,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,LUT,710,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,FF,244,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,LUT,928,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,FF,251,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,CLB,141,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,LUT,750,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,FF,243,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,LUT,1056,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,FF,246,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259334232173729,catapult,CLB,322,catapult_fpga_latency
Throughput,0.6259334232173729,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.6259334232173729,catapult,FF,256,catapult_fpga_latency
Throughput,0.6259334232173729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259334232173729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,LUT,1266,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,FF,244,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,CLB,310,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,LUT,1710,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,FF,250,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,FF,255,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,CLB,149,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,LUT,838,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,FF,243,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,LUT,1110,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,FF,245,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,CLB,313,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,LUT,1416,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,FF,252,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,LUT,1224,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,FF,244,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,LUT,1755,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,FF,246,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,CLB,470,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,FF,256,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,LUT,1223,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,FF,244,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,LUT,2316,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,FF,250,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,LUT,2932,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,FF,255,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,LUT,846,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,FF,470,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,CLB,218,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,LUT,1020,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,FF,472,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,LUT,1167,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,FF,331,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,LUT,1067,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,FF,545,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,CLB,299,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,LUT,1444,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,FF,550,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,379,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,259,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,CLB,395,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,FF,853,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,CLB,441,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,LUT,2270,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,FF,857,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,CLB,487,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,LUT,2496,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,FF,262,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,CLB,584,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,LUT,3001,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,CLB,837,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,LUT,3991,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,CLB,838,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,LUT,4082,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,FF,268,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,FF,545,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,LUT,1483,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,FF,548,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305225897328224,catapult,CLB,336,catapult_fpga_latency
Throughput,0.6305225897328224,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.6305225897328224,catapult,FF,253,catapult_fpga_latency
Throughput,0.6305225897328224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305225897328224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,LUT,1768,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,FF,853,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,CLB,442,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,LUT,2371,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,FF,855,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,CLB,532,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,LUT,2498,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,FF,268,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,CLB,685,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,FF,1475,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,CLB,780,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,LUT,4296,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,FF,1477,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,CLB,751,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,LUT,4307,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,FF,281,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,LUT,1689,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,FF,855,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,CLB,492,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,LUT,2688,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,FF,863,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,CLB,526,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,LUT,2617,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,FF,260,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,CLB,656,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,LUT,2925,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,FF,1472,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,CLB,852,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,LUT,4309,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,FF,1485,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,CLB,757,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,LUT,3947,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,FF,277,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63635414890178,catapult,CLB,715,catapult_fpga_latency
Throughput,0.63635414890178,catapult,LUT,3030,catapult_fpga_latency
Throughput,0.63635414890178,catapult,FF,1477,catapult_fpga_latency
Throughput,0.63635414890178,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63635414890178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,CLB,898,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,LUT,5042,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,FF,1482,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,CLB,846,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,LUT,4529,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,FF,276,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,LUT,940,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,FF,353,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,FF,355,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,CLB,305,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,LUT,1460,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,FF,361,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63516582909466,catapult,CLB,193,catapult_fpga_latency
Throughput,0.63516582909466,catapult,LUT,1048,catapult_fpga_latency
Throughput,0.63516582909466,catapult,FF,245,catapult_fpga_latency
Throughput,0.63516582909466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63516582909466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,FF,247,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,CLB,404,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,LUT,2050,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,FF,255,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,LUT,1456,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,FF,246,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,LUT,1764,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,FF,251,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,CLB,580,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,LUT,2883,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,FF,259,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,FF,254,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,CLB,544,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,FF,255,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,FF,245,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,CLB,302,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,LUT,1466,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,FF,247,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,CLB,410,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,LUT,2139,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,FF,255,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647571090354299,catapult,CLB,279,catapult_fpga_latency
Throughput,0.647571090354299,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.647571090354299,catapult,FF,253,catapult_fpga_latency
Throughput,0.647571090354299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647571090354299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,CLB,371,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,LUT,2065,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,FF,255,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,CLB,573,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,LUT,3000,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,FF,260,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,LUT,2621,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,FF,263,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,LUT,3160,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,FF,269,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6655613910499297,catapult,CLB,824,catapult_fpga_latency
Throughput,0.6655613910499297,catapult,LUT,4460,catapult_fpga_latency
Throughput,0.6655613910499297,catapult,FF,267,catapult_fpga_latency
Throughput,0.6655613910499297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6655613910499297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,CLB,330,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,LUT,1812,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,FF,254,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462645264108925,catapult,CLB,421,catapult_fpga_latency
Throughput,0.6462645264108925,catapult,LUT,2202,catapult_fpga_latency
Throughput,0.6462645264108925,catapult,FF,259,catapult_fpga_latency
Throughput,0.6462645264108925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462645264108925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,CLB,632,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,LUT,3169,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,FF,264,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,CLB,509,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,FF,262,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,CLB,655,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,FF,270,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,CLB,870,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,LUT,4687,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,FF,272,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,LUT,2734,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,FF,268,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,CLB,659,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,LUT,3661,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,FF,273,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,CLB,159,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,LUT,814,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,FF,240,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,CLB,207,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,FF,242,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,FF,249,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664979392288633,catapult,CLB,209,catapult_fpga_latency
Throughput,0.664979392288633,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.664979392288633,catapult,FF,241,catapult_fpga_latency
Throughput,0.664979392288633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664979392288633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,LUT,1541,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,FF,245,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,LUT,1560,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,FF,242,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,FF,241,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,LUT,1665,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,FF,245,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,CLB,480,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,LUT,2432,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,FF,252,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,LUT,1902,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,FF,244,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,LUT,1961,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,FF,242,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,CLB,550,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,LUT,2780,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,FF,247,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,CLB,87,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,LUT,415,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,FF,248,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,CLB,115,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,LUT,515,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,FF,251,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,CLB,159,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,LUT,652,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,FF,260,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,CLB,93,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,LUT,429,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,FF,265,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,CLB,133,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,LUT,543,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,FF,267,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,LUT,683,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,FF,276,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,CLB,126,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,LUT,616,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,FF,234,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696397258423273,catapult,CLB,164,catapult_fpga_latency
Throughput,0.696397258423273,catapult,LUT,704,catapult_fpga_latency
Throughput,0.696397258423273,catapult,FF,234,catapult_fpga_latency
Throughput,0.696397258423273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696397258423273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,CLB,245,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,LUT,903,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,FF,241,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,CLB,150,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,LUT,743,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,FF,240,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,LUT,923,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,FF,242,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,LUT,1176,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,FF,250,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,CLB,90,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,LUT,432,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,FF,266,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,CLB,115,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,LUT,529,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,FF,268,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,CLB,151,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,LUT,675,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,FF,277,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,CLB,119,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,LUT,609,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,FF,301,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,CLB,176,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,LUT,725,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,FF,303,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,FF,310,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,LUT,684,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,FF,240,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,CLB,198,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,LUT,867,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,FF,242,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,LUT,1148,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,FF,249,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,FF,241,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,FF,244,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627851623592906,catapult,CLB,371,catapult_fpga_latency
Throughput,0.627851623592906,catapult,LUT,1544,catapult_fpga_latency
Throughput,0.627851623592906,catapult,FF,254,catapult_fpga_latency
Throughput,0.627851623592906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627851623592906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,CLB,119,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,LUT,614,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,FF,235,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,LUT,758,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,FF,234,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,LUT,925,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,FF,241,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,CLB,139,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,LUT,759,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,FF,240,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,FF,242,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,LUT,1245,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,FF,249,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,FF,241,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,LUT,1105,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,FF,243,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6306287557883836,catapult,CLB,322,catapult_fpga_latency
Throughput,0.6306287557883836,catapult,LUT,1547,catapult_fpga_latency
Throughput,0.6306287557883836,catapult,FF,254,catapult_fpga_latency
Throughput,0.6306287557883836,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6306287557883836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,FF,242,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,CLB,377,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,FF,248,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,DSP,1,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,LUT,2418,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,FF,253,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,LUT,779,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,FF,240,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,FF,242,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,LUT,1184,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,FF,249,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,LUT,1061,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,FF,241,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629629349794363,catapult,CLB,250,catapult_fpga_latency
Throughput,0.629629349794363,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.629629349794363,catapult,FF,244,catapult_fpga_latency
Throughput,0.629629349794363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629629349794363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,LUT,1692,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,FF,252,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,FF,242,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,FF,246,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,CLB,426,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,LUT,2337,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,FF,254,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,CLB,103,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,LUT,480,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,FF,278,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,CLB,112,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,LUT,572,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,FF,280,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,LUT,785,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,FF,271,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.80094126617601,catapult,CLB,108,catapult_fpga_latency
Throughput,0.80094126617601,catapult,LUT,509,catapult_fpga_latency
Throughput,0.80094126617601,catapult,FF,323,catapult_fpga_latency
Throughput,0.80094126617601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.80094126617601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.758400805725016,catapult,CLB,165,catapult_fpga_latency
Throughput,0.758400805725016,catapult,LUT,641,catapult_fpga_latency
Throughput,0.758400805725016,catapult,FF,325,catapult_fpga_latency
Throughput,0.758400805725016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.758400805725016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768755323630616,catapult,CLB,205,catapult_fpga_latency
Throughput,0.768755323630616,catapult,LUT,853,catapult_fpga_latency
Throughput,0.768755323630616,catapult,FF,296,catapult_fpga_latency
Throughput,0.768755323630616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768755323630616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,LUT,800,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,FF,414,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,FF,422,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,CLB,311,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,FF,355,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,CLB,210,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,LUT,1101,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,FF,394,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,LUT,1739,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,FF,406,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,CLB,430,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,LUT,1833,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,FF,259,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,CLB,102,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,LUT,514,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,FF,324,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,CLB,145,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,LUT,748,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,FF,326,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,LUT,852,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,FF,297,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621796195104723,catapult,CLB,145,catapult_fpga_latency
Throughput,0.621796195104723,catapult,LUT,798,catapult_fpga_latency
Throughput,0.621796195104723,catapult,FF,415,catapult_fpga_latency
Throughput,0.621796195104723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621796195104723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,LUT,1007,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,FF,418,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,LUT,1204,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,FF,352,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,LUT,1130,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,FF,396,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,LUT,1627,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,FF,400,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,LUT,1918,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,FF,263,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,FF,554,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,CLB,646,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,LUT,3999,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,FF,656,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627971482559034,catapult,CLB,715,catapult_fpga_latency
Throughput,0.627971482559034,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.627971482559034,catapult,FF,381,catapult_fpga_latency
Throughput,0.627971482559034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627971482559034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647369865709595,catapult,CLB,145,catapult_fpga_latency
Throughput,0.647369865709595,catapult,LUT,762,catapult_fpga_latency
Throughput,0.647369865709595,catapult,FF,417,catapult_fpga_latency
Throughput,0.647369865709595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647369865709595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,LUT,899,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,FF,419,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,LUT,1169,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,FF,352,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,LUT,1114,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,FF,397,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,CLB,347,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,LUT,1562,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,FF,397,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,LUT,1796,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,FF,255,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,CLB,328,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,FF,562,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,LUT,3201,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,FF,657,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,CLB,716,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,LUT,3773,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,FF,382,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,CLB,560,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,LUT,2835,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,FF,875,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,CLB,820,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,LUT,4702,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,FF,890,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,CLB,891,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,LUT,4835,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,FF,313,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,LUT,998,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,FF,396,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,LUT,1302,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,FF,398,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,CLB,273,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,LUT,1454,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,FF,255,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,LUT,1701,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,FF,556,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,LUT,2649,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,FF,591,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,CLB,547,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,LUT,2933,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,FF,295,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,CLB,604,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,LUT,3118,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,FF,878,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,CLB,939,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,LUT,5129,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,FF,972,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,CLB,969,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,LUT,5336,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,FF,390,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,CLB,101,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,LUT,544,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,FF,280,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,LUT,687,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,FF,282,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,CLB,235,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,LUT,960,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,FF,284,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,CLB,114,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,LUT,643,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,FF,239,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,CLB,162,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,LUT,776,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,FF,241,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,CLB,214,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,LUT,1062,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,FF,245,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,CLB,158,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,LUT,894,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,FF,250,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,LUT,971,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,FF,249,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,CLB,312,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,LUT,1363,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,FF,252,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,LUT,1175,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,FF,252,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,CLB,292,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,LUT,1407,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,FF,254,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,CLB,403,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,LUT,1871,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,FF,260,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,CLB,143,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,LUT,760,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,FF,324,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,LUT,896,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,FF,326,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,CLB,247,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,FF,332,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,LUT,929,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,FF,247,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,CLB,220,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,LUT,1088,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,FF,249,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,CLB,272,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,FF,251,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,LUT,1304,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,FF,252,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64084735400536,catapult,CLB,328,catapult_fpga_latency
Throughput,0.64084735400536,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.64084735400536,catapult,FF,257,catapult_fpga_latency
Throughput,0.64084735400536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64084735400536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,LUT,2233,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,FF,260,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,FF,261,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,CLB,525,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,LUT,2667,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,FF,266,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,CLB,658,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,FF,277,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,CLB,182,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,FF,247,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,CLB,253,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,FF,249,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625597836932919,catapult,CLB,357,catapult_fpga_latency
Throughput,0.625597836932919,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.625597836932919,catapult,FF,256,catapult_fpga_latency
Throughput,0.625597836932919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625597836932919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63955834658818,catapult,CLB,263,catapult_fpga_latency
Throughput,0.63955834658818,catapult,LUT,1434,catapult_fpga_latency
Throughput,0.63955834658818,catapult,FF,252,catapult_fpga_latency
Throughput,0.63955834658818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63955834658818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,FF,279,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,LUT,2629,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,FF,291,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,LUT,2152,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,FF,265,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,CLB,543,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,FF,262,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,CLB,683,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,LUT,3609,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,FF,277,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648114182164157,catapult,CLB,268,catapult_fpga_latency
Throughput,0.648114182164157,catapult,LUT,1545,catapult_fpga_latency
Throughput,0.648114182164157,catapult,FF,248,catapult_fpga_latency
Throughput,0.648114182164157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648114182164157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,LUT,1824,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,FF,254,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333719901371314,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6333719901371314,catapult,LUT,2460,catapult_fpga_latency
Throughput,0.6333719901371314,catapult,FF,256,catapult_fpga_latency
Throughput,0.6333719901371314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333719901371314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,LUT,2408,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,FF,262,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,CLB,663,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,LUT,3711,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,FF,312,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,CLB,807,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,LUT,4392,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,FF,319,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,CLB,104,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,LUT,590,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,FF,307,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,LUT,882,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,FF,310,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,CLB,294,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,LUT,1377,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,FF,318,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,CLB,135,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,LUT,717,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,FF,242,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7655865771236606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,CLB,177,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,LUT,870,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,FF,244,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,CLB,275,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,LUT,1330,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,FF,255,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,CLB,180,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,LUT,910,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,FF,243,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64464100264883,catapult,CLB,255,catapult_fpga_latency
Throughput,0.64464100264883,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.64464100264883,catapult,FF,245,catapult_fpga_latency
Throughput,0.64464100264883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64464100264883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633317437065663,catapult,CLB,365,catapult_fpga_latency
Throughput,0.633317437065663,catapult,LUT,1698,catapult_fpga_latency
Throughput,0.633317437065663,catapult,FF,253,catapult_fpga_latency
Throughput,0.633317437065663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633317437065663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6995927670503,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6995927670503,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6995927670503,catapult,FF,244,catapult_fpga_latency
Throughput,0.6995927670503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6995927670503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6590363438772558,catapult,CLB,386,catapult_fpga_latency
Throughput,0.6590363438772558,catapult,LUT,1898,catapult_fpga_latency
Throughput,0.6590363438772558,catapult,FF,247,catapult_fpga_latency
Throughput,0.6590363438772558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6590363438772558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,LUT,2636,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,FF,259,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,LUT,695,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,FF,242,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,CLB,183,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,LUT,926,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,FF,245,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,LUT,1319,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,FF,253,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,FF,243,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,FF,245,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,LUT,1685,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,FF,252,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,LUT,1385,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,FF,246,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,LUT,1875,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,FF,248,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,LUT,2606,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,FF,253,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,LUT,943,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,FF,243,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,LUT,1273,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,FF,245,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,CLB,334,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,LUT,1717,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,FF,252,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,CLB,261,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,FF,246,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679137902346761,catapult,CLB,365,catapult_fpga_latency
Throughput,0.679137902346761,catapult,LUT,1856,catapult_fpga_latency
Throughput,0.679137902346761,catapult,FF,248,catapult_fpga_latency
Throughput,0.679137902346761,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679137902346761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,CLB,582,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,FF,257,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677115461051303,catapult,CLB,274,catapult_fpga_latency
Throughput,0.677115461051303,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.677115461051303,catapult,FF,244,catapult_fpga_latency
Throughput,0.677115461051303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677115461051303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,CLB,394,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,FF,246,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,CLB,565,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,LUT,2623,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,FF,255,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,CLB,92,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,LUT,420,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,FF,256,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,CLB,109,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,LUT,539,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,FF,258,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,CLB,180,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,LUT,651,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,FF,267,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,CLB,93,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,LUT,428,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,FF,281,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7237943034493142,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7237943034493142,catapult,LUT,525,catapult_fpga_latency
Throughput,0.7237943034493142,catapult,FF,283,catapult_fpga_latency
Throughput,0.7237943034493142,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7237943034493142,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,LUT,698,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,FF,292,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,CLB,136,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,LUT,680,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,FF,332,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,LUT,854,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,FF,334,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,LUT,984,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,FF,341,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,CLB,167,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,LUT,888,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,FF,240,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,FF,242,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,CLB,358,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,FF,251,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,CLB,86,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,LUT,436,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,FF,282,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,CLB,133,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,LUT,560,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,FF,284,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,CLB,190,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,LUT,678,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,FF,293,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641312176017105,catapult,CLB,135,catapult_fpga_latency
Throughput,0.641312176017105,catapult,LUT,697,catapult_fpga_latency
Throughput,0.641312176017105,catapult,FF,333,catapult_fpga_latency
Throughput,0.641312176017105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641312176017105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,FF,335,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,LUT,1050,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,FF,346,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,FF,240,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,FF,242,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,CLB,314,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,LUT,1433,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,FF,251,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627033155005104,catapult,CLB,254,catapult_fpga_latency
Throughput,0.627033155005104,catapult,LUT,1310,catapult_fpga_latency
Throughput,0.627033155005104,catapult,FF,241,catapult_fpga_latency
Throughput,0.627033155005104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627033155005104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,LUT,1673,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,FF,243,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,CLB,459,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,LUT,2279,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,FF,256,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,LUT,778,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,FF,335,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,LUT,856,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,FF,337,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,FF,346,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650312605269353,catapult,CLB,175,catapult_fpga_latency
Throughput,0.650312605269353,catapult,LUT,904,catapult_fpga_latency
Throughput,0.650312605269353,catapult,FF,240,catapult_fpga_latency
Throughput,0.650312605269353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650312605269353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,FF,242,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625289978227403,catapult,CLB,320,catapult_fpga_latency
Throughput,0.625289978227403,catapult,LUT,1417,catapult_fpga_latency
Throughput,0.625289978227403,catapult,FF,251,catapult_fpga_latency
Throughput,0.625289978227403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625289978227403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,FF,241,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,LUT,1618,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,FF,243,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,CLB,471,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,LUT,2257,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,FF,256,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,CLB,337,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,LUT,1894,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,FF,245,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,LUT,2546,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,FF,250,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,CLB,670,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,LUT,3306,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,FF,256,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,LUT,823,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,FF,240,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,FF,242,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,LUT,1463,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,FF,249,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631346611815273,catapult,CLB,256,catapult_fpga_latency
Throughput,0.631346611815273,catapult,LUT,1339,catapult_fpga_latency
Throughput,0.631346611815273,catapult,FF,241,catapult_fpga_latency
Throughput,0.631346611815273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631346611815273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614472171477062,catapult,CLB,341,catapult_fpga_latency
Throughput,0.614472171477062,catapult,LUT,1730,catapult_fpga_latency
Throughput,0.614472171477062,catapult,FF,243,catapult_fpga_latency
Throughput,0.614472171477062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614472171477062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,LUT,2314,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,FF,258,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,CLB,355,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,FF,248,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,CLB,525,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,LUT,2659,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,FF,248,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,CLB,627,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,LUT,3281,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,FF,259,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,CLB,111,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,LUT,504,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,FF,303,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7362404031063455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730659800412969,catapult,CLB,145,catapult_fpga_latency
Throughput,0.730659800412969,catapult,LUT,628,catapult_fpga_latency
Throughput,0.730659800412969,catapult,FF,305,catapult_fpga_latency
Throughput,0.730659800412969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730659800412969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,LUT,825,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,FF,277,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,CLB,145,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,LUT,706,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,FF,308,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,CLB,195,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,LUT,815,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,FF,310,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,CLB,287,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,FF,242,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,CLB,171,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,LUT,929,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,FF,392,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,LUT,1171,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,FF,396,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,FF,252,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,CLB,267,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,LUT,1270,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,FF,548,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,FF,554,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,CLB,435,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,LUT,1903,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,FF,267,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,CLB,132,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,LUT,733,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,FF,377,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,FF,379,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,LUT,1141,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,FF,312,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,LUT,977,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,FF,392,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,LUT,1265,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,FF,396,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,CLB,285,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,LUT,1474,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,FF,251,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,CLB,276,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,LUT,1452,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,FF,549,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,LUT,1892,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,FF,555,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,CLB,416,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,LUT,2159,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,FF,264,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,LUT,2184,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,FF,862,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,CLB,605,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,LUT,3245,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,FF,870,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,CLB,679,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,LUT,3712,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,FF,275,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64803270232229,catapult,CLB,204,catapult_fpga_latency
Throughput,0.64803270232229,catapult,LUT,1044,catapult_fpga_latency
Throughput,0.64803270232229,catapult,FF,392,catapult_fpga_latency
Throughput,0.64803270232229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64803270232229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,LUT,1236,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,FF,395,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,CLB,354,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,LUT,1505,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,FF,251,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,CLB,309,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,LUT,1551,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,FF,551,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,CLB,423,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,LUT,2074,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,FF,557,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,CLB,436,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,LUT,2265,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,FF,261,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,CLB,488,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,LUT,2447,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,FF,864,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,CLB,600,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,LUT,3456,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,FF,867,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,CLB,700,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,LUT,3577,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,FF,272,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650359551277924,catapult,CLB,299,catapult_fpga_latency
Throughput,0.650359551277924,catapult,LUT,1589,catapult_fpga_latency
Throughput,0.650359551277924,catapult,FF,552,catapult_fpga_latency
Throughput,0.650359551277924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650359551277924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,LUT,2126,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,FF,556,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,CLB,440,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,FF,258,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,CLB,519,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,FF,866,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,LUT,3430,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,FF,870,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,CLB,749,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,LUT,3755,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,FF,269,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,CLB,120,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,LUT,595,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,FF,238,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,CLB,146,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,LUT,694,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,FF,240,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,CLB,308,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,LUT,1011,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,FF,246,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,CLB,144,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,LUT,809,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,FF,344,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,LUT,1052,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,FF,349,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,LUT,1519,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,FF,356,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,CLB,203,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,FF,246,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,LUT,1295,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,FF,248,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657691804305119,catapult,CLB,405,catapult_fpga_latency
Throughput,0.657691804305119,catapult,LUT,1867,catapult_fpga_latency
Throughput,0.657691804305119,catapult,FF,257,catapult_fpga_latency
Throughput,0.657691804305119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657691804305119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614654217050385,catapult,CLB,322,catapult_fpga_latency
Throughput,0.614654217050385,catapult,LUT,1651,catapult_fpga_latency
Throughput,0.614654217050385,catapult,FF,254,catapult_fpga_latency
Throughput,0.614654217050385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614654217050385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,LUT,1949,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,FF,257,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,FF,266,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,CLB,137,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,LUT,742,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,FF,345,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6157612718179613,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6157612718179613,catapult,LUT,919,catapult_fpga_latency
Throughput,0.6157612718179613,catapult,FF,347,catapult_fpga_latency
Throughput,0.6157612718179613,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6157612718179613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,CLB,335,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,LUT,1495,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,FF,357,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,LUT,1093,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,FF,246,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,LUT,1283,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,FF,248,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,CLB,388,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,LUT,1802,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,FF,252,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,FF,252,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,LUT,1994,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,FF,257,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,CLB,521,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,LUT,2797,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,FF,256,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628239753880794,catapult,CLB,447,catapult_fpga_latency
Throughput,0.628239753880794,catapult,LUT,2580,catapult_fpga_latency
Throughput,0.628239753880794,catapult,FF,260,catapult_fpga_latency
Throughput,0.628239753880794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628239753880794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,CLB,609,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,FF,275,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,CLB,802,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,LUT,4282,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,FF,276,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653503793262768,catapult,CLB,193,catapult_fpga_latency
Throughput,0.653503793262768,catapult,LUT,1009,catapult_fpga_latency
Throughput,0.653503793262768,catapult,FF,464,catapult_fpga_latency
Throughput,0.653503793262768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653503793262768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,LUT,1118,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,FF,466,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,LUT,1604,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,FF,468,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,LUT,1674,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,FF,256,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,CLB,391,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,LUT,2036,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,FF,261,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,CLB,621,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,LUT,3084,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,FF,275,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,LUT,2705,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,FF,263,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,CLB,583,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,LUT,3301,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,FF,273,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,CLB,813,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,LUT,4384,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,FF,276,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,LUT,1290,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,FF,252,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,CLB,315,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,FF,254,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,CLB,453,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,LUT,2365,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,FF,257,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,CLB,472,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,FF,270,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,CLB,544,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,LUT,3224,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,FF,276,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,CLB,747,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,LUT,4231,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,FF,278,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,CLB,114,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,LUT,590,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,FF,233,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,CLB,179,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,LUT,798,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,FF,235,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,FF,242,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,CLB,160,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,LUT,776,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,FF,241,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,FF,243,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68772338115074,catapult,CLB,343,catapult_fpga_latency
Throughput,0.68772338115074,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.68772338115074,catapult,FF,252,catapult_fpga_latency
Throughput,0.68772338115074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68772338115074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,CLB,207,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,FF,242,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,LUT,1490,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,FF,244,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6532805134262211,catapult,CLB,419,catapult_fpga_latency
Throughput,0.6532805134262211,catapult,LUT,2123,catapult_fpga_latency
Throughput,0.6532805134262211,catapult,FF,251,catapult_fpga_latency
Throughput,0.6532805134262211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6532805134262211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,LUT,1658,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,FF,243,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.705178833352138,catapult,CLB,455,catapult_fpga_latency
Throughput,0.705178833352138,catapult,LUT,2369,catapult_fpga_latency
Throughput,0.705178833352138,catapult,FF,248,catapult_fpga_latency
Throughput,0.705178833352138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.705178833352138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,CLB,622,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,LUT,3182,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,FF,262,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,CLB,137,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,LUT,739,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,FF,241,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,FF,243,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675613135811077,catapult,CLB,345,catapult_fpga_latency
Throughput,0.675613135811077,catapult,LUT,1563,catapult_fpga_latency
Throughput,0.675613135811077,catapult,FF,250,catapult_fpga_latency
Throughput,0.675613135811077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675613135811077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,FF,242,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656453562146787,catapult,CLB,322,catapult_fpga_latency
Throughput,0.656453562146787,catapult,LUT,1583,catapult_fpga_latency
Throughput,0.656453562146787,catapult,FF,244,catapult_fpga_latency
Throughput,0.656453562146787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656453562146787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,LUT,2165,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,FF,255,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,CLB,321,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,LUT,1769,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,FF,243,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,LUT,2535,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,FF,247,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,CLB,650,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,LUT,3228,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,FF,256,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650296958105919,catapult,CLB,211,catapult_fpga_latency
Throughput,0.650296958105919,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.650296958105919,catapult,FF,242,catapult_fpga_latency
Throughput,0.650296958105919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650296958105919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,LUT,1608,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,FF,244,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,FF,253,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,FF,243,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649109972860712,catapult,CLB,481,catapult_fpga_latency
Throughput,0.649109972860712,catapult,LUT,2388,catapult_fpga_latency
Throughput,0.649109972860712,catapult,FF,247,catapult_fpga_latency
Throughput,0.649109972860712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649109972860712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,LUT,3158,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,FF,254,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,CLB,341,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,LUT,1990,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,FF,244,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,LUT,2588,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,FF,247,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,LUT,3419,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,FF,259,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.767981912489997,catapult,CLB,88,catapult_fpga_latency
Throughput,0.767981912489997,catapult,LUT,423,catapult_fpga_latency
Throughput,0.767981912489997,catapult,FF,272,catapult_fpga_latency
Throughput,0.767981912489997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.767981912489997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,LUT,549,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,FF,274,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,LUT,664,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,FF,281,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,CLB,97,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,LUT,480,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,FF,234,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7402779299460189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,CLB,154,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,LUT,727,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,FF,236,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,LUT,893,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,FF,245,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,LUT,616,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,FF,242,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,LUT,843,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,FF,244,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,CLB,258,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,LUT,1131,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,FF,254,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,CLB,163,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,LUT,905,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,FF,243,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,CLB,266,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,LUT,1288,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,FF,245,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,LUT,1799,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,FF,255,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,LUT,570,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,FF,313,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6272656049569036,catapult,CLB,138,catapult_fpga_latency
Throughput,0.6272656049569036,catapult,LUT,677,catapult_fpga_latency
Throughput,0.6272656049569036,catapult,FF,315,catapult_fpga_latency
Throughput,0.6272656049569036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6272656049569036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,CLB,215,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,LUT,879,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,FF,322,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,LUT,629,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,FF,242,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,LUT,832,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,FF,244,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64968646131377,catapult,CLB,217,catapult_fpga_latency
Throughput,0.64968646131377,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.64968646131377,catapult,FF,251,catapult_fpga_latency
Throughput,0.64968646131377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64968646131377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,CLB,169,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,LUT,888,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,FF,243,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,LUT,1300,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,FF,245,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6367966580911384,catapult,CLB,364,catapult_fpga_latency
Throughput,0.6367966580911384,catapult,LUT,1694,catapult_fpga_latency
Throughput,0.6367966580911384,catapult,FF,254,catapult_fpga_latency
Throughput,0.6367966580911384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6367966580911384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,CLB,264,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,FF,244,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6312123126798561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624314814491096,catapult,CLB,473,catapult_fpga_latency
Throughput,0.624314814491096,catapult,LUT,2444,catapult_fpga_latency
Throughput,0.624314814491096,catapult,FF,255,catapult_fpga_latency
Throughput,0.624314814491096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624314814491096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,CLB,526,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,FF,255,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,CLB,120,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,LUT,660,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,FF,242,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,CLB,197,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,LUT,856,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,FF,244,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,FF,251,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,CLB,167,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,FF,243,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,CLB,280,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,LUT,1299,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,FF,246,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,CLB,392,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,LUT,1695,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,FF,254,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,FF,244,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,CLB,437,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,LUT,2183,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,FF,247,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,CLB,536,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,LUT,2589,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,FF,255,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,CLB,158,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,LUT,880,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,FF,243,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,LUT,1163,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,FF,245,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,CLB,300,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,FF,252,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,CLB,277,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,LUT,1528,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,FF,244,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,CLB,499,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,LUT,2419,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,FF,255,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612194797935924,catapult,CLB,596,catapult_fpga_latency
Throughput,0.612194797935924,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.612194797935924,catapult,FF,258,catapult_fpga_latency
Throughput,0.612194797935924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612194797935924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,CLB,107,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,LUT,538,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,FF,359,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,LUT,727,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,FF,364,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,CLB,244,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,LUT,864,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,FF,296,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,FF,487,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,206,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1117,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,491,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,LUT,1259,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,FF,346,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,CLB,228,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,FF,546,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,LUT,1637,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,FF,551,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,LUT,1851,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,FF,260,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,CLB,396,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,LUT,1868,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,FF,860,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,CLB,484,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,LUT,2567,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,FF,866,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624946098399013,catapult,CLB,576,catapult_fpga_latency
Throughput,0.624946098399013,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.624946098399013,catapult,FF,268,catapult_fpga_latency
Throughput,0.624946098399013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624946098399013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,LUT,908,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,FF,488,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230413138695227,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,LUT,1103,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,FF,490,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,CLB,230,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,FF,345,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648403306856865,catapult,CLB,229,catapult_fpga_latency
Throughput,0.648403306856865,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.648403306856865,catapult,FF,547,catapult_fpga_latency
Throughput,0.648403306856865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648403306856865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,LUT,1533,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,FF,549,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,CLB,356,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,FF,256,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6700921778799892,catapult,CLB,409,catapult_fpga_latency
Throughput,0.6700921778799892,catapult,LUT,1820,catapult_fpga_latency
Throughput,0.6700921778799892,catapult,FF,860,catapult_fpga_latency
Throughput,0.6700921778799892,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6700921778799892,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,LUT,2551,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,FF,859,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,LUT,2771,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,FF,266,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,LUT,3219,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6577588577096574,catapult,CLB,899,catapult_fpga_latency
Throughput,0.6577588577096574,catapult,LUT,5244,catapult_fpga_latency
Throughput,0.6577588577096574,catapult,FF,1494,catapult_fpga_latency
Throughput,0.6577588577096574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6577588577096574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,CLB,893,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,LUT,4843,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,FF,282,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6150613769748083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,FF,546,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,CLB,324,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,FF,551,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,CLB,365,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,FF,254,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,LUT,1926,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,FF,862,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,FF,869,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,LUT,2787,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,FF,266,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620898576838372,catapult,CLB,678,catapult_fpga_latency
Throughput,0.620898576838372,catapult,LUT,3070,catapult_fpga_latency
Throughput,0.620898576838372,catapult,FF,1476,catapult_fpga_latency
Throughput,0.620898576838372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620898576838372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,CLB,914,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,LUT,5249,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,FF,1495,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,CLB,839,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,FF,278,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635071439186194,catapult,CLB,403,catapult_fpga_latency
Throughput,0.635071439186194,catapult,LUT,1818,catapult_fpga_latency
Throughput,0.635071439186194,catapult,FF,855,catapult_fpga_latency
Throughput,0.635071439186194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635071439186194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6187272656400332,catapult,CLB,532,catapult_fpga_latency
Throughput,0.6187272656400332,catapult,LUT,2699,catapult_fpga_latency
Throughput,0.6187272656400332,catapult,FF,862,catapult_fpga_latency
Throughput,0.6187272656400332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6187272656400332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,CLB,539,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,LUT,2753,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,FF,264,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,CLB,735,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,LUT,3157,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,FF,1484,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,CLB,1020,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,LUT,5285,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,FF,1498,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,CLB,772,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,LUT,4287,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,FF,280,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,LUT,720,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,FF,238,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,FF,242,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610989252699045,catapult,CLB,270,catapult_fpga_latency
Throughput,0.610989252699045,catapult,LUT,1196,catapult_fpga_latency
Throughput,0.610989252699045,catapult,FF,242,catapult_fpga_latency
Throughput,0.610989252699045,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610989252699045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,CLB,183,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,LUT,964,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,FF,246,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,LUT,1129,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,FF,248,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,FF,260,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,FF,247,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,CLB,331,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,LUT,1703,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,FF,248,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,LUT,2288,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,FF,253,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,LUT,1979,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,FF,256,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621778797218659,catapult,CLB,505,catapult_fpga_latency
Throughput,0.621778797218659,catapult,LUT,2931,catapult_fpga_latency
Throughput,0.621778797218659,catapult,FF,261,catapult_fpga_latency
Throughput,0.621778797218659,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621778797218659,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,CLB,710,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,LUT,3586,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,FF,268,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6610630554995488,catapult,CLB,184,catapult_fpga_latency
Throughput,0.6610630554995488,catapult,LUT,1002,catapult_fpga_latency
Throughput,0.6610630554995488,catapult,FF,246,catapult_fpga_latency
Throughput,0.6610630554995488,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6610630554995488,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,CLB,238,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,LUT,1180,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,FF,247,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,LUT,1657,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,FF,250,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,LUT,1527,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,FF,249,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,FF,253,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6114199801043938,catapult,CLB,519,catapult_fpga_latency
Throughput,0.6114199801043938,catapult,LUT,2421,catapult_fpga_latency
Throughput,0.6114199801043938,catapult,FF,256,catapult_fpga_latency
Throughput,0.6114199801043938,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6114199801043938,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,LUT,2134,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,FF,258,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,LUT,2782,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,FF,262,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,CLB,735,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,LUT,3717,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,FF,278,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,CLB,594,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,LUT,3503,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,FF,276,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6207559690342093,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376583146180618,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6376583146180618,catapult,LUT,1499,catapult_fpga_latency
Throughput,0.6376583146180618,catapult,FF,251,catapult_fpga_latency
Throughput,0.6376583146180618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376583146180618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,LUT,1781,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,FF,255,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623684415685663,catapult,CLB,532,catapult_fpga_latency
Throughput,0.623684415685663,catapult,LUT,2398,catapult_fpga_latency
Throughput,0.623684415685663,catapult,FF,259,catapult_fpga_latency
Throughput,0.623684415685663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623684415685663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,CLB,422,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,LUT,2404,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,FF,265,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6269836194259589,catapult,CLB,574,catapult_fpga_latency
Throughput,0.6269836194259589,catapult,LUT,3038,catapult_fpga_latency
Throughput,0.6269836194259589,catapult,FF,263,catapult_fpga_latency
Throughput,0.6269836194259589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6269836194259589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,LUT,3877,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,FF,272,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,CLB,584,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,LUT,3236,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,FF,277,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,LUT,2362,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,FF,260,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,CLB,562,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,LUT,3164,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,FF,268,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,CLB,773,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,LUT,4132,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,FF,280,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,CLB,699,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,LUT,3860,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,FF,294,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,CLB,124,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,LUT,678,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,FF,344,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,LUT,1043,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,FF,349,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,LUT,1413,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,FF,353,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,CLB,149,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,LUT,823,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,FF,240,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,CLB,232,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,FF,242,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,FF,255,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,CLB,205,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,FF,241,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,FF,244,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,CLB,552,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,LUT,2605,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,FF,254,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,LUT,1831,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,FF,245,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,LUT,2627,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,FF,245,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,LUT,984,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,FF,468,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,LUT,1323,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,FF,470,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,LUT,1963,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,FF,483,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,FF,241,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,LUT,1844,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,FF,245,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,CLB,586,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,LUT,2868,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,FF,254,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,LUT,1924,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,FF,242,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,LUT,2815,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,FF,246,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,LUT,1257,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,FF,241,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,LUT,1862,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,FF,243,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,CLB,550,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,LUT,2608,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,FF,250,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,CLB,380,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,LUT,1969,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,FF,242,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659152330103487,catapult,CLB,629,catapult_fpga_latency
Throughput,0.659152330103487,catapult,LUT,3466,catapult_fpga_latency
Throughput,0.659152330103487,catapult,FF,248,catapult_fpga_latency
Throughput,0.659152330103487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659152330103487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,CLB,384,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,FF,242,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,CLB,594,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,LUT,3349,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,FF,247,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,CLB,89,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,LUT,482,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,FF,303,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632542676072998,catapult,CLB,147,catapult_fpga_latency
Throughput,0.632542676072998,catapult,LUT,593,catapult_fpga_latency
Throughput,0.632542676072998,catapult,FF,305,catapult_fpga_latency
Throughput,0.632542676072998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632542676072998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,CLB,152,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,LUT,793,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,FF,317,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6926349356749936,catapult,CLB,114,catapult_fpga_latency
Throughput,0.6926349356749936,catapult,LUT,588,catapult_fpga_latency
Throughput,0.6926349356749936,catapult,FF,243,catapult_fpga_latency
Throughput,0.6926349356749936,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6926349356749936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,CLB,170,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,LUT,757,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,FF,244,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,LUT,964,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,FF,254,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,CLB,158,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,LUT,764,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,FF,243,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617856421289108,catapult,CLB,216,catapult_fpga_latency
Throughput,0.617856421289108,catapult,LUT,991,catapult_fpga_latency
Throughput,0.617856421289108,catapult,FF,245,catapult_fpga_latency
Throughput,0.617856421289108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617856421289108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,CLB,360,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,LUT,1423,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,FF,254,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,LUT,1108,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,FF,244,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,LUT,1580,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,FF,247,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,CLB,508,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,LUT,2261,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,FF,258,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,CLB,104,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,LUT,521,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,FF,242,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,LUT,710,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,FF,244,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,LUT,928,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,FF,251,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,CLB,141,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,LUT,750,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,FF,243,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,LUT,1056,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,FF,246,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,CLB,324,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,FF,256,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,LUT,1266,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,FF,244,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,CLB,310,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,LUT,1710,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,FF,250,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,FF,255,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6247083392940921,catapult,CLB,298,catapult_fpga_latency
Throughput,0.6247083392940921,catapult,LUT,1578,catapult_fpga_latency
Throughput,0.6247083392940921,catapult,FF,245,catapult_fpga_latency
Throughput,0.6247083392940921,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6247083392940921,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,CLB,149,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,LUT,838,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,FF,243,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,LUT,1110,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,FF,245,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,CLB,313,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,LUT,1416,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,FF,252,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,LUT,1224,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,FF,244,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,LUT,1755,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,FF,246,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6330035384897802,catapult,CLB,458,catapult_fpga_latency
Throughput,0.6330035384897802,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.6330035384897802,catapult,FF,256,catapult_fpga_latency
Throughput,0.6330035384897802,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6330035384897802,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647908002246945,catapult,CLB,329,catapult_fpga_latency
Throughput,0.647908002246945,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.647908002246945,catapult,FF,247,catapult_fpga_latency
Throughput,0.647908002246945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647908002246945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,LUT,1223,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,FF,244,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,LUT,2316,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,FF,250,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,LUT,2932,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,FF,255,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,LUT,846,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,FF,470,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6110213588626204,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6110213588626204,catapult,LUT,1020,catapult_fpga_latency
Throughput,0.6110213588626204,catapult,FF,472,catapult_fpga_latency
Throughput,0.6110213588626204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6110213588626204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,LUT,1167,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,FF,331,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,LUT,1067,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,FF,545,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,CLB,299,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,LUT,1444,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,FF,550,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,379,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,259,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,CLB,395,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,FF,853,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,CLB,441,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,LUT,2270,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,FF,857,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,CLB,487,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,LUT,2496,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,FF,262,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,CLB,584,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,LUT,3001,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,CLB,837,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,LUT,3991,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,CLB,838,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,LUT,4082,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,FF,268,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,FF,545,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,LUT,1483,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,FF,548,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,FF,253,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,LUT,1768,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,FF,853,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,CLB,442,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,LUT,2371,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,FF,855,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,CLB,532,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,LUT,2498,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,FF,268,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,CLB,685,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,FF,1475,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,CLB,780,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,LUT,4296,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,FF,1477,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,CLB,751,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,LUT,4307,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,FF,281,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,LUT,1689,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,FF,855,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,CLB,492,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,LUT,2688,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,FF,863,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,CLB,526,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,LUT,2617,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,FF,260,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,CLB,656,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,LUT,2925,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,FF,1472,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,CLB,852,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,LUT,4309,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,FF,1485,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,CLB,757,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,LUT,3947,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,FF,277,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63635414890178,catapult,CLB,715,catapult_fpga_latency
Throughput,0.63635414890178,catapult,LUT,3030,catapult_fpga_latency
Throughput,0.63635414890178,catapult,FF,1477,catapult_fpga_latency
Throughput,0.63635414890178,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63635414890178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,CLB,898,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,LUT,5042,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,FF,1482,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,CLB,846,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,LUT,4529,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,FF,276,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,LUT,940,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,FF,353,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,FF,355,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,CLB,305,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,LUT,1460,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,FF,361,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63516582909466,catapult,CLB,193,catapult_fpga_latency
Throughput,0.63516582909466,catapult,LUT,1048,catapult_fpga_latency
Throughput,0.63516582909466,catapult,FF,245,catapult_fpga_latency
Throughput,0.63516582909466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63516582909466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,FF,247,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,CLB,404,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,LUT,2050,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,FF,255,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6627836382579925,catapult,CLB,261,catapult_fpga_latency
Throughput,0.6627836382579925,catapult,LUT,1455,catapult_fpga_latency
Throughput,0.6627836382579925,catapult,FF,246,catapult_fpga_latency
Throughput,0.6627836382579925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6627836382579925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,LUT,1764,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,FF,251,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,CLB,580,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,LUT,2883,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,FF,259,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,FF,254,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,CLB,544,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,FF,255,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632795646872186,catapult,CLB,808,catapult_fpga_latency
Throughput,0.632795646872186,catapult,LUT,4417,catapult_fpga_latency
Throughput,0.632795646872186,catapult,FF,268,catapult_fpga_latency
Throughput,0.632795646872186,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632795646872186,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,FF,245,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,CLB,302,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,LUT,1466,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,FF,247,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,CLB,410,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,LUT,2139,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,FF,255,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647571090354299,catapult,CLB,279,catapult_fpga_latency
Throughput,0.647571090354299,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.647571090354299,catapult,FF,253,catapult_fpga_latency
Throughput,0.647571090354299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647571090354299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,CLB,371,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,LUT,2065,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,FF,255,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,CLB,573,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,LUT,3000,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,FF,260,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,LUT,2621,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,FF,263,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,LUT,3160,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,FF,269,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421226004681074,catapult,CLB,835,catapult_fpga_latency
Throughput,0.6421226004681074,catapult,LUT,4461,catapult_fpga_latency
Throughput,0.6421226004681074,catapult,FF,267,catapult_fpga_latency
Throughput,0.6421226004681074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421226004681074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,CLB,330,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,LUT,1812,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,FF,254,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,CLB,429,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,LUT,2202,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,FF,259,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,CLB,632,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,LUT,3169,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,FF,264,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,CLB,509,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,FF,262,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,CLB,655,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,FF,270,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,CLB,870,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,LUT,4687,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,FF,272,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,LUT,2734,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,FF,268,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,CLB,659,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,LUT,3661,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,FF,273,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6371869978169973,catapult,CLB,1066,catapult_fpga_latency
Throughput,0.6371869978169973,catapult,LUT,5813,catapult_fpga_latency
Throughput,0.6371869978169973,catapult,FF,277,catapult_fpga_latency
Throughput,0.6371869978169973,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6371869978169973,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,CLB,159,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,LUT,814,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,FF,240,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844954925971812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6657182400806317,catapult,CLB,206,catapult_fpga_latency
Throughput,0.6657182400806317,catapult,LUT,1093,catapult_fpga_latency
Throughput,0.6657182400806317,catapult,FF,242,catapult_fpga_latency
Throughput,0.6657182400806317,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6657182400806317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,FF,249,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664979392288633,catapult,CLB,209,catapult_fpga_latency
Throughput,0.664979392288633,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.664979392288633,catapult,FF,241,catapult_fpga_latency
Throughput,0.664979392288633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664979392288633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,LUT,1541,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,FF,245,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6597942497611544,catapult,CLB,451,catapult_fpga_latency
Throughput,0.6597942497611544,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.6597942497611544,catapult,FF,258,catapult_fpga_latency
Throughput,0.6597942497611544,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6597942497611544,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,LUT,1560,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,FF,242,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6722698114552087,catapult,CLB,439,catapult_fpga_latency
Throughput,0.6722698114552087,catapult,LUT,2292,catapult_fpga_latency
Throughput,0.6722698114552087,catapult,FF,243,catapult_fpga_latency
Throughput,0.6722698114552087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6722698114552087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,FF,241,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,LUT,1665,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,FF,245,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,CLB,480,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,LUT,2432,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,FF,252,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,LUT,1902,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,FF,244,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6641821825159354,catapult,CLB,442,catapult_fpga_latency
Throughput,0.6641821825159354,catapult,LUT,2262,catapult_fpga_latency
Throughput,0.6641821825159354,catapult,FF,244,catapult_fpga_latency
Throughput,0.6641821825159354,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6641821825159354,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6662096468489284,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6662096468489284,catapult,LUT,2519,catapult_fpga_latency
Throughput,0.6662096468489284,catapult,FF,243,catapult_fpga_latency
Throughput,0.6662096468489284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6662096468489284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,LUT,1961,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,FF,242,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,CLB,550,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,LUT,2780,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,FF,247,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6345081039375035,catapult,CLB,536,catapult_fpga_latency
Throughput,0.6345081039375035,catapult,LUT,2986,catapult_fpga_latency
Throughput,0.6345081039375035,catapult,FF,244,catapult_fpga_latency
Throughput,0.6345081039375035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6345081039375035,catapult,BRAM,0,catapult_fpga_latency
