
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/602.gcc_s-1850B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher with degree = 2 and distance = 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2500076 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5000076 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6250076 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 18348482 heartbeat IPC: 0.749153 cumulative IPC: 0.413277 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 42603762 heartbeat IPC: 0.412281 cumulative IPC: 0.412613 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 66865102 heartbeat IPC: 0.412178 cumulative IPC: 0.412439 (Simulation time: 0 hr 1 min 9 sec) 
Finished CPU 0 instructions: 25000001 cycles: 60615026 cumulative IPC: 0.412439 (Simulation time: 0 hr 1 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.412439 instructions: 25000001 cycles: 60615026
cpu0_DTLB TOTAL     ACCESS:    4748661  HIT:    4740535  MISS:       8126
cpu0_DTLB LOAD      ACCESS:    3939071  HIT:    3930948  MISS:       8123
cpu0_DTLB RFO       ACCESS:     809590  HIT:     809587  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 208.087 cycles
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.177 cycles
cpu0_L1D TOTAL     ACCESS:    5547588  HIT:    4944891  MISS:     602697
cpu0_L1D LOAD      ACCESS:    3382232  HIT:    2780452  MISS:     601780
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7734  HIT:       6989  MISS:        745
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 56.9959 cycles
cpu0_L2C TOTAL     ACCESS:     897306  HIT:     434597  MISS:     462709
cpu0_L2C LOAD      ACCESS:     601780  HIT:     353018  MISS:     248762
cpu0_L2C RFO       ACCESS:        172  HIT:         10  MISS:        162
cpu0_L2C PREFETCH  ACCESS:     293047  HIT:      79399  MISS:     213648
cpu0_L2C WRITEBACK ACCESS:       1562  HIT:       1562  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        608  MISS:        137
cpu0_L2C PREFETCH  REQUESTED:     332331  ISSUED:     332032  USEFUL:     199213  USELESS:      14407
cpu0_L2C AVERAGE MISS LATENCY: 114.962 cycles
LLC TOTAL     ACCESS:     463323  HIT:       1486  MISS:     461837
LLC LOAD      ACCESS:     248762  HIT:        748  MISS:     248014
LLC RFO       ACCESS:        162  HIT:          0  MISS:        162
LLC PREFETCH  ACCESS:     213648  HIT:         57  MISS:     213591
LLC WRITEBACK ACCESS:        614  HIT:        614  MISS:          0
LLC TRANSLATION ACCESS:        137  HIT:         67  MISS:         70
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 94.1393 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     379494  ROW_BUFFER_MISS:      82343
 DBUS AVG_CONGESTED_CYCLE:      3.989
 WQ ROW_BUFFER_HIT:        316  ROW_BUFFER_MISS:        302  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4731
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

