
HW5_a_ADC_LDR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089ec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000430  08008b90  08008b90  00018b90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fc0  08008fc0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008fc0  08008fc0  00018fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fc8  08008fc8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fc8  08008fc8  00018fc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fcc  08008fcc  00018fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008fd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  200001dc  080091ac  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  080091ac  00020528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000100d7  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000223e  00000000  00000000  000302e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  00032528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000db0  00000000  00000000  000333b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018630  00000000  00000000  00034160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000107df  00000000  00000000  0004c790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b209  00000000  00000000  0005cf6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f8178  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005050  00000000  00000000  000f81c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b74 	.word	0x08008b74

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008b74 	.word	0x08008b74

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	0000      	movs	r0, r0
	...

08000f60 <HAL_ADC_ConvCpltCallback>:
 float ldr;
 float lux;

 int PWM_Pulse;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000f60:	b5b0      	push	{r4, r5, r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
	//calculate the sum of the last 1000 values (positions 1000-1999)
		int sum = 0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]
		for(int i = 100; i<200; i++){
 8000f6c:	2364      	movs	r3, #100	; 0x64
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	e00a      	b.n	8000f88 <HAL_ADC_ConvCpltCallback+0x28>
			sum += adc_value[i];
 8000f72:	4a57      	ldr	r2, [pc, #348]	; (80010d0 <HAL_ADC_ConvCpltCallback+0x170>)
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	4413      	add	r3, r2
 8000f80:	617b      	str	r3, [r7, #20]
		for(int i = 100; i<200; i++){
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	3301      	adds	r3, #1
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	2bc7      	cmp	r3, #199	; 0xc7
 8000f8c:	ddf1      	ble.n	8000f72 <HAL_ADC_ConvCpltCallback+0x12>
		}

		//calculate the mean and convert it into Volt
		float voltage = (sum/100.0) * 3.3 / 4096.0;
 8000f8e:	6978      	ldr	r0, [r7, #20]
 8000f90:	f7ff fad0 	bl	8000534 <__aeabi_i2d>
 8000f94:	f04f 0200 	mov.w	r2, #0
 8000f98:	4b4e      	ldr	r3, [pc, #312]	; (80010d4 <HAL_ADC_ConvCpltCallback+0x174>)
 8000f9a:	f7ff fc5f 	bl	800085c <__aeabi_ddiv>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	4610      	mov	r0, r2
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	a344      	add	r3, pc, #272	; (adr r3, 80010b8 <HAL_ADC_ConvCpltCallback+0x158>)
 8000fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fac:	f7ff fb2c 	bl	8000608 <__aeabi_dmul>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	4610      	mov	r0, r2
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f04f 0200 	mov.w	r2, #0
 8000fbc:	4b46      	ldr	r3, [pc, #280]	; (80010d8 <HAL_ADC_ConvCpltCallback+0x178>)
 8000fbe:	f7ff fc4d 	bl	800085c <__aeabi_ddiv>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	4610      	mov	r0, r2
 8000fc8:	4619      	mov	r1, r3
 8000fca:	f7ff fdf5 	bl	8000bb8 <__aeabi_d2f>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	60fb      	str	r3, [r7, #12]

		//calculate LDR and LUX
		ldr = (voltage*100)/(3.3-voltage); //LDR result in kOhm
 8000fd2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fd6:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80010dc <HAL_ADC_ConvCpltCallback+0x17c>
 8000fda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fde:	ee17 0a90 	vmov	r0, s15
 8000fe2:	f7ff fab9 	bl	8000558 <__aeabi_f2d>
 8000fe6:	4604      	mov	r4, r0
 8000fe8:	460d      	mov	r5, r1
 8000fea:	68f8      	ldr	r0, [r7, #12]
 8000fec:	f7ff fab4 	bl	8000558 <__aeabi_f2d>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	a130      	add	r1, pc, #192	; (adr r1, 80010b8 <HAL_ADC_ConvCpltCallback+0x158>)
 8000ff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000ffa:	f7ff f94d 	bl	8000298 <__aeabi_dsub>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4620      	mov	r0, r4
 8001004:	4629      	mov	r1, r5
 8001006:	f7ff fc29 	bl	800085c <__aeabi_ddiv>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	4610      	mov	r0, r2
 8001010:	4619      	mov	r1, r3
 8001012:	f7ff fdd1 	bl	8000bb8 <__aeabi_d2f>
 8001016:	4603      	mov	r3, r0
 8001018:	4a31      	ldr	r2, [pc, #196]	; (80010e0 <HAL_ADC_ConvCpltCallback+0x180>)
 800101a:	6013      	str	r3, [r2, #0]
		lux = 10*pow((100/ldr),(1.25));
 800101c:	4b30      	ldr	r3, [pc, #192]	; (80010e0 <HAL_ADC_ConvCpltCallback+0x180>)
 800101e:	edd3 7a00 	vldr	s15, [r3]
 8001022:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80010dc <HAL_ADC_ConvCpltCallback+0x17c>
 8001026:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800102a:	ee16 0a90 	vmov	r0, s13
 800102e:	f7ff fa93 	bl	8000558 <__aeabi_f2d>
 8001032:	4602      	mov	r2, r0
 8001034:	460b      	mov	r3, r1
 8001036:	ed9f 1b22 	vldr	d1, [pc, #136]	; 80010c0 <HAL_ADC_ConvCpltCallback+0x160>
 800103a:	ec43 2b10 	vmov	d0, r2, r3
 800103e:	f006 fe7f 	bl	8007d40 <pow>
 8001042:	ec51 0b10 	vmov	r0, r1, d0
 8001046:	f04f 0200 	mov.w	r2, #0
 800104a:	4b26      	ldr	r3, [pc, #152]	; (80010e4 <HAL_ADC_ConvCpltCallback+0x184>)
 800104c:	f7ff fadc 	bl	8000608 <__aeabi_dmul>
 8001050:	4602      	mov	r2, r0
 8001052:	460b      	mov	r3, r1
 8001054:	4610      	mov	r0, r2
 8001056:	4619      	mov	r1, r3
 8001058:	f7ff fdae 	bl	8000bb8 <__aeabi_d2f>
 800105c:	4603      	mov	r3, r0
 800105e:	4a22      	ldr	r2, [pc, #136]	; (80010e8 <HAL_ADC_ConvCpltCallback+0x188>)
 8001060:	6013      	str	r3, [r2, #0]

		PWM_Pulse = voltage/3.3 * 8400;	//max voltage => 100% DC
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f7ff fa78 	bl	8000558 <__aeabi_f2d>
 8001068:	a313      	add	r3, pc, #76	; (adr r3, 80010b8 <HAL_ADC_ConvCpltCallback+0x158>)
 800106a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106e:	f7ff fbf5 	bl	800085c <__aeabi_ddiv>
 8001072:	4602      	mov	r2, r0
 8001074:	460b      	mov	r3, r1
 8001076:	4610      	mov	r0, r2
 8001078:	4619      	mov	r1, r3
 800107a:	a313      	add	r3, pc, #76	; (adr r3, 80010c8 <HAL_ADC_ConvCpltCallback+0x168>)
 800107c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001080:	f7ff fac2 	bl	8000608 <__aeabi_dmul>
 8001084:	4602      	mov	r2, r0
 8001086:	460b      	mov	r3, r1
 8001088:	4610      	mov	r0, r2
 800108a:	4619      	mov	r1, r3
 800108c:	f7ff fd6c 	bl	8000b68 <__aeabi_d2iz>
 8001090:	4603      	mov	r3, r0
 8001092:	4a16      	ldr	r2, [pc, #88]	; (80010ec <HAL_ADC_ConvCpltCallback+0x18c>)
 8001094:	6013      	str	r3, [r2, #0]

		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8001096:	2100      	movs	r1, #0
 8001098:	4815      	ldr	r0, [pc, #84]	; (80010f0 <HAL_ADC_ConvCpltCallback+0x190>)
 800109a:	f002 ffd1 	bl	8004040 <HAL_TIM_PWM_Stop>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, PWM_Pulse );	//set CCR
 800109e:	4b13      	ldr	r3, [pc, #76]	; (80010ec <HAL_ADC_ConvCpltCallback+0x18c>)
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <HAL_ADC_ConvCpltCallback+0x190>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80010a8:	2100      	movs	r1, #0
 80010aa:	4811      	ldr	r0, [pc, #68]	; (80010f0 <HAL_ADC_ConvCpltCallback+0x190>)
 80010ac:	f002 ff18 	bl	8003ee0 <HAL_TIM_PWM_Start>
		/*char string[64];
		int length = snprintf(string, sizeof(string),"LDR: %.3f kOhm ; Brightness: %.3f lux\r\n", ldr, lux);
		HAL_UART_Transmit(&huart2, string, length, 100);
		*/

	}
 80010b0:	bf00      	nop
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bdb0      	pop	{r4, r5, r7, pc}
 80010b8:	66666666 	.word	0x66666666
 80010bc:	400a6666 	.word	0x400a6666
 80010c0:	00000000 	.word	0x00000000
 80010c4:	3ff40000 	.word	0x3ff40000
 80010c8:	00000000 	.word	0x00000000
 80010cc:	40c06800 	.word	0x40c06800
 80010d0:	20000374 	.word	0x20000374
 80010d4:	40590000 	.word	0x40590000
 80010d8:	40b00000 	.word	0x40b00000
 80010dc:	42c80000 	.word	0x42c80000
 80010e0:	20000504 	.word	0x20000504
 80010e4:	40240000 	.word	0x40240000
 80010e8:	20000508 	.word	0x20000508
 80010ec:	2000050c 	.word	0x2000050c
 80010f0:	200002a0 	.word	0x200002a0
 80010f4:	00000000 	.word	0x00000000

080010f8 <HAL_ADC_ConvHalfCpltCallback>:


void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 80010f8:	b5b0      	push	{r4, r5, r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]

	//calculate the sum of the first 100 values
	int sum = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]
	for(int i = 0; i<100; i++){
 8001104:	2300      	movs	r3, #0
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	e00a      	b.n	8001120 <HAL_ADC_ConvHalfCpltCallback+0x28>
		sum += adc_value[i];
 800110a:	4a57      	ldr	r2, [pc, #348]	; (8001268 <HAL_ADC_ConvHalfCpltCallback+0x170>)
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001112:	461a      	mov	r2, r3
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	4413      	add	r3, r2
 8001118:	617b      	str	r3, [r7, #20]
	for(int i = 0; i<100; i++){
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	3301      	adds	r3, #1
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	2b63      	cmp	r3, #99	; 0x63
 8001124:	ddf1      	ble.n	800110a <HAL_ADC_ConvHalfCpltCallback+0x12>
	}

	//calculate the mean and convert it into Volt
	float voltage = (sum/1000.0) * 3.3 / 4096.0;
 8001126:	6978      	ldr	r0, [r7, #20]
 8001128:	f7ff fa04 	bl	8000534 <__aeabi_i2d>
 800112c:	f04f 0200 	mov.w	r2, #0
 8001130:	4b4e      	ldr	r3, [pc, #312]	; (800126c <HAL_ADC_ConvHalfCpltCallback+0x174>)
 8001132:	f7ff fb93 	bl	800085c <__aeabi_ddiv>
 8001136:	4602      	mov	r2, r0
 8001138:	460b      	mov	r3, r1
 800113a:	4610      	mov	r0, r2
 800113c:	4619      	mov	r1, r3
 800113e:	a344      	add	r3, pc, #272	; (adr r3, 8001250 <HAL_ADC_ConvHalfCpltCallback+0x158>)
 8001140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001144:	f7ff fa60 	bl	8000608 <__aeabi_dmul>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	4610      	mov	r0, r2
 800114e:	4619      	mov	r1, r3
 8001150:	f04f 0200 	mov.w	r2, #0
 8001154:	4b46      	ldr	r3, [pc, #280]	; (8001270 <HAL_ADC_ConvHalfCpltCallback+0x178>)
 8001156:	f7ff fb81 	bl	800085c <__aeabi_ddiv>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	4610      	mov	r0, r2
 8001160:	4619      	mov	r1, r3
 8001162:	f7ff fd29 	bl	8000bb8 <__aeabi_d2f>
 8001166:	4603      	mov	r3, r0
 8001168:	60fb      	str	r3, [r7, #12]

	//calculate LDR and LUX
	ldr = (voltage*100)/(3.3-voltage); //LDR result in kOhm
 800116a:	edd7 7a03 	vldr	s15, [r7, #12]
 800116e:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001274 <HAL_ADC_ConvHalfCpltCallback+0x17c>
 8001172:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001176:	ee17 0a90 	vmov	r0, s15
 800117a:	f7ff f9ed 	bl	8000558 <__aeabi_f2d>
 800117e:	4604      	mov	r4, r0
 8001180:	460d      	mov	r5, r1
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f7ff f9e8 	bl	8000558 <__aeabi_f2d>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	a130      	add	r1, pc, #192	; (adr r1, 8001250 <HAL_ADC_ConvHalfCpltCallback+0x158>)
 800118e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001192:	f7ff f881 	bl	8000298 <__aeabi_dsub>
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	4620      	mov	r0, r4
 800119c:	4629      	mov	r1, r5
 800119e:	f7ff fb5d 	bl	800085c <__aeabi_ddiv>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	4610      	mov	r0, r2
 80011a8:	4619      	mov	r1, r3
 80011aa:	f7ff fd05 	bl	8000bb8 <__aeabi_d2f>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4a31      	ldr	r2, [pc, #196]	; (8001278 <HAL_ADC_ConvHalfCpltCallback+0x180>)
 80011b2:	6013      	str	r3, [r2, #0]
	lux = 10*pow((100/ldr),(1.25));
 80011b4:	4b30      	ldr	r3, [pc, #192]	; (8001278 <HAL_ADC_ConvHalfCpltCallback+0x180>)
 80011b6:	edd3 7a00 	vldr	s15, [r3]
 80011ba:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001274 <HAL_ADC_ConvHalfCpltCallback+0x17c>
 80011be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011c2:	ee16 0a90 	vmov	r0, s13
 80011c6:	f7ff f9c7 	bl	8000558 <__aeabi_f2d>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	ed9f 1b22 	vldr	d1, [pc, #136]	; 8001258 <HAL_ADC_ConvHalfCpltCallback+0x160>
 80011d2:	ec43 2b10 	vmov	d0, r2, r3
 80011d6:	f006 fdb3 	bl	8007d40 <pow>
 80011da:	ec51 0b10 	vmov	r0, r1, d0
 80011de:	f04f 0200 	mov.w	r2, #0
 80011e2:	4b26      	ldr	r3, [pc, #152]	; (800127c <HAL_ADC_ConvHalfCpltCallback+0x184>)
 80011e4:	f7ff fa10 	bl	8000608 <__aeabi_dmul>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4610      	mov	r0, r2
 80011ee:	4619      	mov	r1, r3
 80011f0:	f7ff fce2 	bl	8000bb8 <__aeabi_d2f>
 80011f4:	4603      	mov	r3, r0
 80011f6:	4a22      	ldr	r2, [pc, #136]	; (8001280 <HAL_ADC_ConvHalfCpltCallback+0x188>)
 80011f8:	6013      	str	r3, [r2, #0]

	PWM_Pulse = voltage/3.3 * 8400;	//max voltage => 100% DC
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f7ff f9ac 	bl	8000558 <__aeabi_f2d>
 8001200:	a313      	add	r3, pc, #76	; (adr r3, 8001250 <HAL_ADC_ConvHalfCpltCallback+0x158>)
 8001202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001206:	f7ff fb29 	bl	800085c <__aeabi_ddiv>
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	4610      	mov	r0, r2
 8001210:	4619      	mov	r1, r3
 8001212:	a313      	add	r3, pc, #76	; (adr r3, 8001260 <HAL_ADC_ConvHalfCpltCallback+0x168>)
 8001214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001218:	f7ff f9f6 	bl	8000608 <__aeabi_dmul>
 800121c:	4602      	mov	r2, r0
 800121e:	460b      	mov	r3, r1
 8001220:	4610      	mov	r0, r2
 8001222:	4619      	mov	r1, r3
 8001224:	f7ff fca0 	bl	8000b68 <__aeabi_d2iz>
 8001228:	4603      	mov	r3, r0
 800122a:	4a16      	ldr	r2, [pc, #88]	; (8001284 <HAL_ADC_ConvHalfCpltCallback+0x18c>)
 800122c:	6013      	str	r3, [r2, #0]

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800122e:	2100      	movs	r1, #0
 8001230:	4815      	ldr	r0, [pc, #84]	; (8001288 <HAL_ADC_ConvHalfCpltCallback+0x190>)
 8001232:	f002 ff05 	bl	8004040 <HAL_TIM_PWM_Stop>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, PWM_Pulse );	//set CCR
 8001236:	4b13      	ldr	r3, [pc, #76]	; (8001284 <HAL_ADC_ConvHalfCpltCallback+0x18c>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4b13      	ldr	r3, [pc, #76]	; (8001288 <HAL_ADC_ConvHalfCpltCallback+0x190>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001240:	2100      	movs	r1, #0
 8001242:	4811      	ldr	r0, [pc, #68]	; (8001288 <HAL_ADC_ConvHalfCpltCallback+0x190>)
 8001244:	f002 fe4c 	bl	8003ee0 <HAL_TIM_PWM_Start>
	//char string[64];
	//int length = snprintf(string, sizeof(string),"LDR: %.3f kOhm ; Brightness: %.3f lux\r\n", ldr, lux);
	//HAL_UART_Transmit(&huart2, string, length, 100);


}
 8001248:	bf00      	nop
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bdb0      	pop	{r4, r5, r7, pc}
 8001250:	66666666 	.word	0x66666666
 8001254:	400a6666 	.word	0x400a6666
 8001258:	00000000 	.word	0x00000000
 800125c:	3ff40000 	.word	0x3ff40000
 8001260:	00000000 	.word	0x00000000
 8001264:	40c06800 	.word	0x40c06800
 8001268:	20000374 	.word	0x20000374
 800126c:	408f4000 	.word	0x408f4000
 8001270:	40b00000 	.word	0x40b00000
 8001274:	42c80000 	.word	0x42c80000
 8001278:	20000504 	.word	0x20000504
 800127c:	40240000 	.word	0x40240000
 8001280:	20000508 	.word	0x20000508
 8001284:	2000050c 	.word	0x2000050c
 8001288:	200002a0 	.word	0x200002a0

0800128c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001290:	f000 fd10 	bl	8001cb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001294:	f000 f822 	bl	80012dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001298:	f000 f9ec 	bl	8001674 <MX_GPIO_Init>
  MX_DMA_Init();
 800129c:	f000 f9ca 	bl	8001634 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80012a0:	f000 f99e 	bl	80015e0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80012a4:	f000 f886 	bl	80013b4 <MX_ADC1_Init>
  MX_TIM2_Init();
 80012a8:	f000 f8d6 	bl	8001458 <MX_TIM2_Init>
  MX_TIM3_Init();
 80012ac:	f000 f94a 	bl	8001544 <MX_TIM3_Init>
  //send via UART the resistance and luminosity values

  //TIM3 connected to ADC triggers every 100ms
  //TIM2CH1 generate a PWM with 100 ms period

  HAL_TIM_Base_Start(&htim3);
 80012b0:	4806      	ldr	r0, [pc, #24]	; (80012cc <main+0x40>)
 80012b2:	f002 fd61 	bl	8003d78 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, adc_value, 100*2);
 80012b6:	22c8      	movs	r2, #200	; 0xc8
 80012b8:	4905      	ldr	r1, [pc, #20]	; (80012d0 <main+0x44>)
 80012ba:	4806      	ldr	r0, [pc, #24]	; (80012d4 <main+0x48>)
 80012bc:	f000 fec0 	bl	8002040 <HAL_ADC_Start_DMA>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80012c0:	2100      	movs	r1, #0
 80012c2:	4805      	ldr	r0, [pc, #20]	; (80012d8 <main+0x4c>)
 80012c4:	f002 fe0c 	bl	8003ee0 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012c8:	e7fe      	b.n	80012c8 <main+0x3c>
 80012ca:	bf00      	nop
 80012cc:	200002e8 	.word	0x200002e8
 80012d0:	20000374 	.word	0x20000374
 80012d4:	200001f8 	.word	0x200001f8
 80012d8:	200002a0 	.word	0x200002a0

080012dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b094      	sub	sp, #80	; 0x50
 80012e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e2:	f107 0320 	add.w	r3, r7, #32
 80012e6:	2230      	movs	r2, #48	; 0x30
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f004 f80a 	bl	8005304 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f0:	f107 030c 	add.w	r3, r7, #12
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	4b29      	ldr	r3, [pc, #164]	; (80013ac <SystemClock_Config+0xd0>)
 8001306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001308:	4a28      	ldr	r2, [pc, #160]	; (80013ac <SystemClock_Config+0xd0>)
 800130a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800130e:	6413      	str	r3, [r2, #64]	; 0x40
 8001310:	4b26      	ldr	r3, [pc, #152]	; (80013ac <SystemClock_Config+0xd0>)
 8001312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001318:	60bb      	str	r3, [r7, #8]
 800131a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800131c:	2300      	movs	r3, #0
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	4b23      	ldr	r3, [pc, #140]	; (80013b0 <SystemClock_Config+0xd4>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001328:	4a21      	ldr	r2, [pc, #132]	; (80013b0 <SystemClock_Config+0xd4>)
 800132a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4b1f      	ldr	r3, [pc, #124]	; (80013b0 <SystemClock_Config+0xd4>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800133c:	2302      	movs	r3, #2
 800133e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001340:	2301      	movs	r3, #1
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001344:	2310      	movs	r3, #16
 8001346:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001348:	2302      	movs	r3, #2
 800134a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800134c:	2300      	movs	r3, #0
 800134e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001350:	2310      	movs	r3, #16
 8001352:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001354:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001358:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800135a:	2304      	movs	r3, #4
 800135c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800135e:	2307      	movs	r3, #7
 8001360:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001362:	f107 0320 	add.w	r3, r7, #32
 8001366:	4618      	mov	r0, r3
 8001368:	f002 f81e 	bl	80033a8 <HAL_RCC_OscConfig>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001372:	f000 f9d9 	bl	8001728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001376:	230f      	movs	r3, #15
 8001378:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800137a:	2302      	movs	r3, #2
 800137c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800137e:	2300      	movs	r3, #0
 8001380:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001382:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001386:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001388:	2300      	movs	r3, #0
 800138a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800138c:	f107 030c 	add.w	r3, r7, #12
 8001390:	2102      	movs	r1, #2
 8001392:	4618      	mov	r0, r3
 8001394:	f002 fa80 	bl	8003898 <HAL_RCC_ClockConfig>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800139e:	f000 f9c3 	bl	8001728 <Error_Handler>
  }
}
 80013a2:	bf00      	nop
 80013a4:	3750      	adds	r7, #80	; 0x50
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40007000 	.word	0x40007000

080013b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013ba:	463b      	mov	r3, r7
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013c6:	4b22      	ldr	r3, [pc, #136]	; (8001450 <MX_ADC1_Init+0x9c>)
 80013c8:	4a22      	ldr	r2, [pc, #136]	; (8001454 <MX_ADC1_Init+0xa0>)
 80013ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013cc:	4b20      	ldr	r3, [pc, #128]	; (8001450 <MX_ADC1_Init+0x9c>)
 80013ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80013d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013d4:	4b1e      	ldr	r3, [pc, #120]	; (8001450 <MX_ADC1_Init+0x9c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80013da:	4b1d      	ldr	r3, [pc, #116]	; (8001450 <MX_ADC1_Init+0x9c>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <MX_ADC1_Init+0x9c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <MX_ADC1_Init+0x9c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80013ee:	4b18      	ldr	r3, [pc, #96]	; (8001450 <MX_ADC1_Init+0x9c>)
 80013f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <MX_ADC1_Init+0x9c>)
 80013f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013fe:	4b14      	ldr	r3, [pc, #80]	; (8001450 <MX_ADC1_Init+0x9c>)
 8001400:	2200      	movs	r2, #0
 8001402:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001404:	4b12      	ldr	r3, [pc, #72]	; (8001450 <MX_ADC1_Init+0x9c>)
 8001406:	2201      	movs	r2, #1
 8001408:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800140a:	4b11      	ldr	r3, [pc, #68]	; (8001450 <MX_ADC1_Init+0x9c>)
 800140c:	2201      	movs	r2, #1
 800140e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001412:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <MX_ADC1_Init+0x9c>)
 8001414:	2201      	movs	r2, #1
 8001416:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001418:	480d      	ldr	r0, [pc, #52]	; (8001450 <MX_ADC1_Init+0x9c>)
 800141a:	f000 fcbd 	bl	8001d98 <HAL_ADC_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001424:	f000 f980 	bl	8001728 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001428:	2300      	movs	r3, #0
 800142a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800142c:	2301      	movs	r3, #1
 800142e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001430:	2307      	movs	r3, #7
 8001432:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001434:	463b      	mov	r3, r7
 8001436:	4619      	mov	r1, r3
 8001438:	4805      	ldr	r0, [pc, #20]	; (8001450 <MX_ADC1_Init+0x9c>)
 800143a:	f000 ff05 	bl	8002248 <HAL_ADC_ConfigChannel>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001444:	f000 f970 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001448:	bf00      	nop
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	200001f8 	.word	0x200001f8
 8001454:	40012000 	.word	0x40012000

08001458 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08e      	sub	sp, #56	; 0x38
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800145e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800146c:	f107 0320 	add.w	r3, r7, #32
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]
 8001482:	611a      	str	r2, [r3, #16]
 8001484:	615a      	str	r2, [r3, #20]
 8001486:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001488:	4b2d      	ldr	r3, [pc, #180]	; (8001540 <MX_TIM2_Init+0xe8>)
 800148a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800148e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100;
 8001490:	4b2b      	ldr	r3, [pc, #172]	; (8001540 <MX_TIM2_Init+0xe8>)
 8001492:	2264      	movs	r2, #100	; 0x64
 8001494:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001496:	4b2a      	ldr	r3, [pc, #168]	; (8001540 <MX_TIM2_Init+0xe8>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 800149c:	4b28      	ldr	r3, [pc, #160]	; (8001540 <MX_TIM2_Init+0xe8>)
 800149e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80014a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a4:	4b26      	ldr	r3, [pc, #152]	; (8001540 <MX_TIM2_Init+0xe8>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014aa:	4b25      	ldr	r3, [pc, #148]	; (8001540 <MX_TIM2_Init+0xe8>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014b0:	4823      	ldr	r0, [pc, #140]	; (8001540 <MX_TIM2_Init+0xe8>)
 80014b2:	f002 fc11 	bl	8003cd8 <HAL_TIM_Base_Init>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80014bc:	f000 f934 	bl	8001728 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014c4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ca:	4619      	mov	r1, r3
 80014cc:	481c      	ldr	r0, [pc, #112]	; (8001540 <MX_TIM2_Init+0xe8>)
 80014ce:	f002 ffe5 	bl	800449c <HAL_TIM_ConfigClockSource>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80014d8:	f000 f926 	bl	8001728 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80014dc:	4818      	ldr	r0, [pc, #96]	; (8001540 <MX_TIM2_Init+0xe8>)
 80014de:	f002 fca5 	bl	8003e2c <HAL_TIM_PWM_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80014e8:	f000 f91e 	bl	8001728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80014ec:	2320      	movs	r3, #32
 80014ee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f0:	2300      	movs	r3, #0
 80014f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014f4:	f107 0320 	add.w	r3, r7, #32
 80014f8:	4619      	mov	r1, r3
 80014fa:	4811      	ldr	r0, [pc, #68]	; (8001540 <MX_TIM2_Init+0xe8>)
 80014fc:	f003 fb94 	bl	8004c28 <HAL_TIMEx_MasterConfigSynchronization>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001506:	f000 f90f 	bl	8001728 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800150a:	2370      	movs	r3, #112	; 0x70
 800150c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	2200      	movs	r2, #0
 800151e:	4619      	mov	r1, r3
 8001520:	4807      	ldr	r0, [pc, #28]	; (8001540 <MX_TIM2_Init+0xe8>)
 8001522:	f002 fef9 	bl	8004318 <HAL_TIM_PWM_ConfigChannel>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800152c:	f000 f8fc 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001530:	4803      	ldr	r0, [pc, #12]	; (8001540 <MX_TIM2_Init+0xe8>)
 8001532:	f000 f9eb 	bl	800190c <HAL_TIM_MspPostInit>

}
 8001536:	bf00      	nop
 8001538:	3738      	adds	r7, #56	; 0x38
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	200002a0 	.word	0x200002a0

08001544 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800154a:	f107 0308 	add.w	r3, r7, #8
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]
 8001554:	609a      	str	r2, [r3, #8]
 8001556:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001558:	463b      	mov	r3, r7
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001560:	4b1d      	ldr	r3, [pc, #116]	; (80015d8 <MX_TIM3_Init+0x94>)
 8001562:	4a1e      	ldr	r2, [pc, #120]	; (80015dc <MX_TIM3_Init+0x98>)
 8001564:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001566:	4b1c      	ldr	r3, [pc, #112]	; (80015d8 <MX_TIM3_Init+0x94>)
 8001568:	2200      	movs	r2, #0
 800156a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800156c:	4b1a      	ldr	r3, [pc, #104]	; (80015d8 <MX_TIM3_Init+0x94>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8400-1;
 8001572:	4b19      	ldr	r3, [pc, #100]	; (80015d8 <MX_TIM3_Init+0x94>)
 8001574:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001578:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800157a:	4b17      	ldr	r3, [pc, #92]	; (80015d8 <MX_TIM3_Init+0x94>)
 800157c:	2200      	movs	r2, #0
 800157e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001580:	4b15      	ldr	r3, [pc, #84]	; (80015d8 <MX_TIM3_Init+0x94>)
 8001582:	2200      	movs	r2, #0
 8001584:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001586:	4814      	ldr	r0, [pc, #80]	; (80015d8 <MX_TIM3_Init+0x94>)
 8001588:	f002 fba6 	bl	8003cd8 <HAL_TIM_Base_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001592:	f000 f8c9 	bl	8001728 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800159a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800159c:	f107 0308 	add.w	r3, r7, #8
 80015a0:	4619      	mov	r1, r3
 80015a2:	480d      	ldr	r0, [pc, #52]	; (80015d8 <MX_TIM3_Init+0x94>)
 80015a4:	f002 ff7a 	bl	800449c <HAL_TIM_ConfigClockSource>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80015ae:	f000 f8bb 	bl	8001728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015b2:	2320      	movs	r3, #32
 80015b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015b6:	2300      	movs	r3, #0
 80015b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015ba:	463b      	mov	r3, r7
 80015bc:	4619      	mov	r1, r3
 80015be:	4806      	ldr	r0, [pc, #24]	; (80015d8 <MX_TIM3_Init+0x94>)
 80015c0:	f003 fb32 	bl	8004c28 <HAL_TIMEx_MasterConfigSynchronization>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80015ca:	f000 f8ad 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015ce:	bf00      	nop
 80015d0:	3718      	adds	r7, #24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	200002e8 	.word	0x200002e8
 80015dc:	40000400 	.word	0x40000400

080015e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015e4:	4b11      	ldr	r3, [pc, #68]	; (800162c <MX_USART2_UART_Init+0x4c>)
 80015e6:	4a12      	ldr	r2, [pc, #72]	; (8001630 <MX_USART2_UART_Init+0x50>)
 80015e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <MX_USART2_UART_Init+0x4c>)
 80015ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015f2:	4b0e      	ldr	r3, [pc, #56]	; (800162c <MX_USART2_UART_Init+0x4c>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015f8:	4b0c      	ldr	r3, [pc, #48]	; (800162c <MX_USART2_UART_Init+0x4c>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <MX_USART2_UART_Init+0x4c>)
 8001600:	2200      	movs	r2, #0
 8001602:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001604:	4b09      	ldr	r3, [pc, #36]	; (800162c <MX_USART2_UART_Init+0x4c>)
 8001606:	220c      	movs	r2, #12
 8001608:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800160a:	4b08      	ldr	r3, [pc, #32]	; (800162c <MX_USART2_UART_Init+0x4c>)
 800160c:	2200      	movs	r2, #0
 800160e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <MX_USART2_UART_Init+0x4c>)
 8001612:	2200      	movs	r2, #0
 8001614:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001616:	4805      	ldr	r0, [pc, #20]	; (800162c <MX_USART2_UART_Init+0x4c>)
 8001618:	f003 fb88 	bl	8004d2c <HAL_UART_Init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001622:	f000 f881 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000330 	.word	0x20000330
 8001630:	40004400 	.word	0x40004400

08001634 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <MX_DMA_Init+0x3c>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	4a0b      	ldr	r2, [pc, #44]	; (8001670 <MX_DMA_Init+0x3c>)
 8001644:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001648:	6313      	str	r3, [r2, #48]	; 0x30
 800164a:	4b09      	ldr	r3, [pc, #36]	; (8001670 <MX_DMA_Init+0x3c>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001656:	2200      	movs	r2, #0
 8001658:	2100      	movs	r1, #0
 800165a:	2038      	movs	r0, #56	; 0x38
 800165c:	f001 f979 	bl	8002952 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001660:	2038      	movs	r0, #56	; 0x38
 8001662:	f001 f992 	bl	800298a <HAL_NVIC_EnableIRQ>

}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40023800 	.word	0x40023800

08001674 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08a      	sub	sp, #40	; 0x28
 8001678:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167a:	f107 0314 	add.w	r3, r7, #20
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	605a      	str	r2, [r3, #4]
 8001684:	609a      	str	r2, [r3, #8]
 8001686:	60da      	str	r2, [r3, #12]
 8001688:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	4b24      	ldr	r3, [pc, #144]	; (8001720 <MX_GPIO_Init+0xac>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001692:	4a23      	ldr	r2, [pc, #140]	; (8001720 <MX_GPIO_Init+0xac>)
 8001694:	f043 0304 	orr.w	r3, r3, #4
 8001698:	6313      	str	r3, [r2, #48]	; 0x30
 800169a:	4b21      	ldr	r3, [pc, #132]	; (8001720 <MX_GPIO_Init+0xac>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	f003 0304 	and.w	r3, r3, #4
 80016a2:	613b      	str	r3, [r7, #16]
 80016a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	4b1d      	ldr	r3, [pc, #116]	; (8001720 <MX_GPIO_Init+0xac>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	4a1c      	ldr	r2, [pc, #112]	; (8001720 <MX_GPIO_Init+0xac>)
 80016b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016b4:	6313      	str	r3, [r2, #48]	; 0x30
 80016b6:	4b1a      	ldr	r3, [pc, #104]	; (8001720 <MX_GPIO_Init+0xac>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	4b16      	ldr	r3, [pc, #88]	; (8001720 <MX_GPIO_Init+0xac>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a15      	ldr	r2, [pc, #84]	; (8001720 <MX_GPIO_Init+0xac>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b13      	ldr	r3, [pc, #76]	; (8001720 <MX_GPIO_Init+0xac>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <MX_GPIO_Init+0xac>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	4a0e      	ldr	r2, [pc, #56]	; (8001720 <MX_GPIO_Init+0xac>)
 80016e8:	f043 0302 	orr.w	r3, r3, #2
 80016ec:	6313      	str	r3, [r2, #48]	; 0x30
 80016ee:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <MX_GPIO_Init+0xac>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001700:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001704:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	4804      	ldr	r0, [pc, #16]	; (8001724 <MX_GPIO_Init+0xb0>)
 8001712:	f001 fcc5 	bl	80030a0 <HAL_GPIO_Init>

}
 8001716:	bf00      	nop
 8001718:	3728      	adds	r7, #40	; 0x28
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800
 8001724:	40020800 	.word	0x40020800

08001728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800172c:	b672      	cpsid	i
}
 800172e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001730:	e7fe      	b.n	8001730 <Error_Handler+0x8>
	...

08001734 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	607b      	str	r3, [r7, #4]
 800173e:	4b10      	ldr	r3, [pc, #64]	; (8001780 <HAL_MspInit+0x4c>)
 8001740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001742:	4a0f      	ldr	r2, [pc, #60]	; (8001780 <HAL_MspInit+0x4c>)
 8001744:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001748:	6453      	str	r3, [r2, #68]	; 0x44
 800174a:	4b0d      	ldr	r3, [pc, #52]	; (8001780 <HAL_MspInit+0x4c>)
 800174c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800174e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	603b      	str	r3, [r7, #0]
 800175a:	4b09      	ldr	r3, [pc, #36]	; (8001780 <HAL_MspInit+0x4c>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175e:	4a08      	ldr	r2, [pc, #32]	; (8001780 <HAL_MspInit+0x4c>)
 8001760:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001764:	6413      	str	r3, [r2, #64]	; 0x40
 8001766:	4b06      	ldr	r3, [pc, #24]	; (8001780 <HAL_MspInit+0x4c>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800176e:	603b      	str	r3, [r7, #0]
 8001770:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001772:	2007      	movs	r0, #7
 8001774:	f001 f8e2 	bl	800293c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40023800 	.word	0x40023800

08001784 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	; 0x28
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	f107 0314 	add.w	r3, r7, #20
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
 800179a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a33      	ldr	r2, [pc, #204]	; (8001870 <HAL_ADC_MspInit+0xec>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d15f      	bne.n	8001866 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	4b32      	ldr	r3, [pc, #200]	; (8001874 <HAL_ADC_MspInit+0xf0>)
 80017ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ae:	4a31      	ldr	r2, [pc, #196]	; (8001874 <HAL_ADC_MspInit+0xf0>)
 80017b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017b4:	6453      	str	r3, [r2, #68]	; 0x44
 80017b6:	4b2f      	ldr	r3, [pc, #188]	; (8001874 <HAL_ADC_MspInit+0xf0>)
 80017b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	4b2b      	ldr	r3, [pc, #172]	; (8001874 <HAL_ADC_MspInit+0xf0>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	4a2a      	ldr	r2, [pc, #168]	; (8001874 <HAL_ADC_MspInit+0xf0>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	6313      	str	r3, [r2, #48]	; 0x30
 80017d2:	4b28      	ldr	r3, [pc, #160]	; (8001874 <HAL_ADC_MspInit+0xf0>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017de:	2301      	movs	r3, #1
 80017e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017e2:	2303      	movs	r3, #3
 80017e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	4619      	mov	r1, r3
 80017f0:	4821      	ldr	r0, [pc, #132]	; (8001878 <HAL_ADC_MspInit+0xf4>)
 80017f2:	f001 fc55 	bl	80030a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80017f6:	4b21      	ldr	r3, [pc, #132]	; (800187c <HAL_ADC_MspInit+0xf8>)
 80017f8:	4a21      	ldr	r2, [pc, #132]	; (8001880 <HAL_ADC_MspInit+0xfc>)
 80017fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80017fc:	4b1f      	ldr	r3, [pc, #124]	; (800187c <HAL_ADC_MspInit+0xf8>)
 80017fe:	2200      	movs	r2, #0
 8001800:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001802:	4b1e      	ldr	r3, [pc, #120]	; (800187c <HAL_ADC_MspInit+0xf8>)
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001808:	4b1c      	ldr	r3, [pc, #112]	; (800187c <HAL_ADC_MspInit+0xf8>)
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800180e:	4b1b      	ldr	r3, [pc, #108]	; (800187c <HAL_ADC_MspInit+0xf8>)
 8001810:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001814:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001816:	4b19      	ldr	r3, [pc, #100]	; (800187c <HAL_ADC_MspInit+0xf8>)
 8001818:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800181c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800181e:	4b17      	ldr	r3, [pc, #92]	; (800187c <HAL_ADC_MspInit+0xf8>)
 8001820:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001824:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001826:	4b15      	ldr	r3, [pc, #84]	; (800187c <HAL_ADC_MspInit+0xf8>)
 8001828:	f44f 7280 	mov.w	r2, #256	; 0x100
 800182c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <HAL_ADC_MspInit+0xf8>)
 8001830:	2200      	movs	r2, #0
 8001832:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001834:	4b11      	ldr	r3, [pc, #68]	; (800187c <HAL_ADC_MspInit+0xf8>)
 8001836:	2200      	movs	r2, #0
 8001838:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800183a:	4810      	ldr	r0, [pc, #64]	; (800187c <HAL_ADC_MspInit+0xf8>)
 800183c:	f001 f8c0 	bl	80029c0 <HAL_DMA_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001846:	f7ff ff6f 	bl	8001728 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a0b      	ldr	r2, [pc, #44]	; (800187c <HAL_ADC_MspInit+0xf8>)
 800184e:	639a      	str	r2, [r3, #56]	; 0x38
 8001850:	4a0a      	ldr	r2, [pc, #40]	; (800187c <HAL_ADC_MspInit+0xf8>)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2100      	movs	r1, #0
 800185a:	2012      	movs	r0, #18
 800185c:	f001 f879 	bl	8002952 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001860:	2012      	movs	r0, #18
 8001862:	f001 f892 	bl	800298a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001866:	bf00      	nop
 8001868:	3728      	adds	r7, #40	; 0x28
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40012000 	.word	0x40012000
 8001874:	40023800 	.word	0x40023800
 8001878:	40020000 	.word	0x40020000
 800187c:	20000240 	.word	0x20000240
 8001880:	40026410 	.word	0x40026410

08001884 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001894:	d116      	bne.n	80018c4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	60fb      	str	r3, [r7, #12]
 800189a:	4b1a      	ldr	r3, [pc, #104]	; (8001904 <HAL_TIM_Base_MspInit+0x80>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	4a19      	ldr	r2, [pc, #100]	; (8001904 <HAL_TIM_Base_MspInit+0x80>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	6413      	str	r3, [r2, #64]	; 0x40
 80018a6:	4b17      	ldr	r3, [pc, #92]	; (8001904 <HAL_TIM_Base_MspInit+0x80>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018b2:	2200      	movs	r2, #0
 80018b4:	2100      	movs	r1, #0
 80018b6:	201c      	movs	r0, #28
 80018b8:	f001 f84b 	bl	8002952 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018bc:	201c      	movs	r0, #28
 80018be:	f001 f864 	bl	800298a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80018c2:	e01a      	b.n	80018fa <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a0f      	ldr	r2, [pc, #60]	; (8001908 <HAL_TIM_Base_MspInit+0x84>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d115      	bne.n	80018fa <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	4b0c      	ldr	r3, [pc, #48]	; (8001904 <HAL_TIM_Base_MspInit+0x80>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d6:	4a0b      	ldr	r2, [pc, #44]	; (8001904 <HAL_TIM_Base_MspInit+0x80>)
 80018d8:	f043 0302 	orr.w	r3, r3, #2
 80018dc:	6413      	str	r3, [r2, #64]	; 0x40
 80018de:	4b09      	ldr	r3, [pc, #36]	; (8001904 <HAL_TIM_Base_MspInit+0x80>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80018ea:	2200      	movs	r2, #0
 80018ec:	2100      	movs	r1, #0
 80018ee:	201d      	movs	r0, #29
 80018f0:	f001 f82f 	bl	8002952 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018f4:	201d      	movs	r0, #29
 80018f6:	f001 f848 	bl	800298a <HAL_NVIC_EnableIRQ>
}
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40023800 	.word	0x40023800
 8001908:	40000400 	.word	0x40000400

0800190c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b088      	sub	sp, #32
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	f107 030c 	add.w	r3, r7, #12
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800192c:	d11d      	bne.n	800196a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <HAL_TIM_MspPostInit+0x68>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	4a0f      	ldr	r2, [pc, #60]	; (8001974 <HAL_TIM_MspPostInit+0x68>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6313      	str	r3, [r2, #48]	; 0x30
 800193e:	4b0d      	ldr	r3, [pc, #52]	; (8001974 <HAL_TIM_MspPostInit+0x68>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	60bb      	str	r3, [r7, #8]
 8001948:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800194a:	2320      	movs	r3, #32
 800194c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194e:	2302      	movs	r3, #2
 8001950:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	2300      	movs	r3, #0
 8001958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800195a:	2301      	movs	r3, #1
 800195c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	4619      	mov	r1, r3
 8001964:	4804      	ldr	r0, [pc, #16]	; (8001978 <HAL_TIM_MspPostInit+0x6c>)
 8001966:	f001 fb9b 	bl	80030a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800196a:	bf00      	nop
 800196c:	3720      	adds	r7, #32
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40023800 	.word	0x40023800
 8001978:	40020000 	.word	0x40020000

0800197c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b08a      	sub	sp, #40	; 0x28
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a19      	ldr	r2, [pc, #100]	; (8001a00 <HAL_UART_MspInit+0x84>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d12b      	bne.n	80019f6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	4b18      	ldr	r3, [pc, #96]	; (8001a04 <HAL_UART_MspInit+0x88>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	4a17      	ldr	r2, [pc, #92]	; (8001a04 <HAL_UART_MspInit+0x88>)
 80019a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019ac:	6413      	str	r3, [r2, #64]	; 0x40
 80019ae:	4b15      	ldr	r3, [pc, #84]	; (8001a04 <HAL_UART_MspInit+0x88>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b6:	613b      	str	r3, [r7, #16]
 80019b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <HAL_UART_MspInit+0x88>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	4a10      	ldr	r2, [pc, #64]	; (8001a04 <HAL_UART_MspInit+0x88>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ca:	4b0e      	ldr	r3, [pc, #56]	; (8001a04 <HAL_UART_MspInit+0x88>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019d6:	230c      	movs	r3, #12
 80019d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019da:	2302      	movs	r3, #2
 80019dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	2300      	movs	r3, #0
 80019e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e2:	2300      	movs	r3, #0
 80019e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019e6:	2307      	movs	r3, #7
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ea:	f107 0314 	add.w	r3, r7, #20
 80019ee:	4619      	mov	r1, r3
 80019f0:	4805      	ldr	r0, [pc, #20]	; (8001a08 <HAL_UART_MspInit+0x8c>)
 80019f2:	f001 fb55 	bl	80030a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019f6:	bf00      	nop
 80019f8:	3728      	adds	r7, #40	; 0x28
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40004400 	.word	0x40004400
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40020000 	.word	0x40020000

08001a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a10:	e7fe      	b.n	8001a10 <NMI_Handler+0x4>

08001a12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a16:	e7fe      	b.n	8001a16 <HardFault_Handler+0x4>

08001a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a1c:	e7fe      	b.n	8001a1c <MemManage_Handler+0x4>

08001a1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a22:	e7fe      	b.n	8001a22 <BusFault_Handler+0x4>

08001a24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a28:	e7fe      	b.n	8001a28 <UsageFault_Handler+0x4>

08001a2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a58:	f000 f97e 	bl	8001d58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a64:	4802      	ldr	r0, [pc, #8]	; (8001a70 <ADC_IRQHandler+0x10>)
 8001a66:	f000 f9da 	bl	8001e1e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200001f8 	.word	0x200001f8

08001a74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a78:	4802      	ldr	r0, [pc, #8]	; (8001a84 <TIM2_IRQHandler+0x10>)
 8001a7a:	f002 fb45 	bl	8004108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	200002a0 	.word	0x200002a0

08001a88 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a8c:	4802      	ldr	r0, [pc, #8]	; (8001a98 <TIM3_IRQHandler+0x10>)
 8001a8e:	f002 fb3b 	bl	8004108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	200002e8 	.word	0x200002e8

08001a9c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001aa0:	4802      	ldr	r0, [pc, #8]	; (8001aac <DMA2_Stream0_IRQHandler+0x10>)
 8001aa2:	f001 f893 	bl	8002bcc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20000240 	.word	0x20000240

08001ab0 <_getpid>:
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <_kill>:
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
 8001aca:	f003 fbf1 	bl	80052b0 <__errno>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2216      	movs	r2, #22
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <_exit>:
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	f04f 31ff 	mov.w	r1, #4294967295
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f7ff ffe7 	bl	8001ac0 <_kill>
 8001af2:	e7fe      	b.n	8001af2 <_exit+0x12>

08001af4 <_read>:
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]
 8001b04:	e00a      	b.n	8001b1c <_read+0x28>
 8001b06:	f3af 8000 	nop.w
 8001b0a:	4601      	mov	r1, r0
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	1c5a      	adds	r2, r3, #1
 8001b10:	60ba      	str	r2, [r7, #8]
 8001b12:	b2ca      	uxtb	r2, r1
 8001b14:	701a      	strb	r2, [r3, #0]
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	697a      	ldr	r2, [r7, #20]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	dbf0      	blt.n	8001b06 <_read+0x12>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4618      	mov	r0, r3
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <_write>:
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b086      	sub	sp, #24
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	60f8      	str	r0, [r7, #12]
 8001b36:	60b9      	str	r1, [r7, #8]
 8001b38:	607a      	str	r2, [r7, #4]
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	e009      	b.n	8001b54 <_write+0x26>
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	1c5a      	adds	r2, r3, #1
 8001b44:	60ba      	str	r2, [r7, #8]
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f3af 8000 	nop.w
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	3301      	adds	r3, #1
 8001b52:	617b      	str	r3, [r7, #20]
 8001b54:	697a      	ldr	r2, [r7, #20]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	dbf1      	blt.n	8001b40 <_write+0x12>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3718      	adds	r7, #24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <_close>:
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
 8001b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b72:	4618      	mov	r0, r3
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr

08001b7e <_fstat>:
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
 8001b86:	6039      	str	r1, [r7, #0]
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b8e:	605a      	str	r2, [r3, #4]
 8001b90:	2300      	movs	r3, #0
 8001b92:	4618      	mov	r0, r3
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <_isatty>:
 8001b9e:	b480      	push	{r7}
 8001ba0:	b083      	sub	sp, #12
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	4618      	mov	r0, r3
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <_lseek>:
 8001bb4:	b480      	push	{r7}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
	...

08001bd0 <_sbrk>:
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	4a14      	ldr	r2, [pc, #80]	; (8001c2c <_sbrk+0x5c>)
 8001bda:	4b15      	ldr	r3, [pc, #84]	; (8001c30 <_sbrk+0x60>)
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	617b      	str	r3, [r7, #20]
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	4b13      	ldr	r3, [pc, #76]	; (8001c34 <_sbrk+0x64>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d102      	bne.n	8001bf2 <_sbrk+0x22>
 8001bec:	4b11      	ldr	r3, [pc, #68]	; (8001c34 <_sbrk+0x64>)
 8001bee:	4a12      	ldr	r2, [pc, #72]	; (8001c38 <_sbrk+0x68>)
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	4b10      	ldr	r3, [pc, #64]	; (8001c34 <_sbrk+0x64>)
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d207      	bcs.n	8001c10 <_sbrk+0x40>
 8001c00:	f003 fb56 	bl	80052b0 <__errno>
 8001c04:	4603      	mov	r3, r0
 8001c06:	220c      	movs	r2, #12
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0e:	e009      	b.n	8001c24 <_sbrk+0x54>
 8001c10:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <_sbrk+0x64>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	4b07      	ldr	r3, [pc, #28]	; (8001c34 <_sbrk+0x64>)
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	4a05      	ldr	r2, [pc, #20]	; (8001c34 <_sbrk+0x64>)
 8001c20:	6013      	str	r3, [r2, #0]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	4618      	mov	r0, r3
 8001c26:	3718      	adds	r7, #24
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20018000 	.word	0x20018000
 8001c30:	00000400 	.word	0x00000400
 8001c34:	20000510 	.word	0x20000510
 8001c38:	20000528 	.word	0x20000528

08001c3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c40:	4b06      	ldr	r3, [pc, #24]	; (8001c5c <SystemInit+0x20>)
 8001c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c46:	4a05      	ldr	r2, [pc, #20]	; (8001c5c <SystemInit+0x20>)
 8001c48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	e000ed00 	.word	0xe000ed00

08001c60 <Reset_Handler>:
 8001c60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c98 <LoopFillZerobss+0x12>
 8001c64:	480d      	ldr	r0, [pc, #52]	; (8001c9c <LoopFillZerobss+0x16>)
 8001c66:	490e      	ldr	r1, [pc, #56]	; (8001ca0 <LoopFillZerobss+0x1a>)
 8001c68:	4a0e      	ldr	r2, [pc, #56]	; (8001ca4 <LoopFillZerobss+0x1e>)
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	e002      	b.n	8001c74 <LoopCopyDataInit>

08001c6e <CopyDataInit>:
 8001c6e:	58d4      	ldr	r4, [r2, r3]
 8001c70:	50c4      	str	r4, [r0, r3]
 8001c72:	3304      	adds	r3, #4

08001c74 <LoopCopyDataInit>:
 8001c74:	18c4      	adds	r4, r0, r3
 8001c76:	428c      	cmp	r4, r1
 8001c78:	d3f9      	bcc.n	8001c6e <CopyDataInit>
 8001c7a:	4a0b      	ldr	r2, [pc, #44]	; (8001ca8 <LoopFillZerobss+0x22>)
 8001c7c:	4c0b      	ldr	r4, [pc, #44]	; (8001cac <LoopFillZerobss+0x26>)
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e001      	b.n	8001c86 <LoopFillZerobss>

08001c82 <FillZerobss>:
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	3204      	adds	r2, #4

08001c86 <LoopFillZerobss>:
 8001c86:	42a2      	cmp	r2, r4
 8001c88:	d3fb      	bcc.n	8001c82 <FillZerobss>
 8001c8a:	f7ff ffd7 	bl	8001c3c <SystemInit>
 8001c8e:	f003 fb15 	bl	80052bc <__libc_init_array>
 8001c92:	f7ff fafb 	bl	800128c <main>
 8001c96:	4770      	bx	lr
 8001c98:	20018000 	.word	0x20018000
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	200001dc 	.word	0x200001dc
 8001ca4:	08008fd0 	.word	0x08008fd0
 8001ca8:	200001dc 	.word	0x200001dc
 8001cac:	20000528 	.word	0x20000528

08001cb0 <DMA1_Stream0_IRQHandler>:
 8001cb0:	e7fe      	b.n	8001cb0 <DMA1_Stream0_IRQHandler>
	...

08001cb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	; (8001cf4 <HAL_Init+0x40>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0d      	ldr	r2, [pc, #52]	; (8001cf4 <HAL_Init+0x40>)
 8001cbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <HAL_Init+0x40>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a0a      	ldr	r2, [pc, #40]	; (8001cf4 <HAL_Init+0x40>)
 8001cca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cd0:	4b08      	ldr	r3, [pc, #32]	; (8001cf4 <HAL_Init+0x40>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a07      	ldr	r2, [pc, #28]	; (8001cf4 <HAL_Init+0x40>)
 8001cd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cdc:	2003      	movs	r0, #3
 8001cde:	f000 fe2d 	bl	800293c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f000 f808 	bl	8001cf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ce8:	f7ff fd24 	bl	8001734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40023c00 	.word	0x40023c00

08001cf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <HAL_InitTick+0x54>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <HAL_InitTick+0x58>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d16:	4618      	mov	r0, r3
 8001d18:	f000 fe45 	bl	80029a6 <HAL_SYSTICK_Config>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e00e      	b.n	8001d44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b0f      	cmp	r3, #15
 8001d2a:	d80a      	bhi.n	8001d42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	6879      	ldr	r1, [r7, #4]
 8001d30:	f04f 30ff 	mov.w	r0, #4294967295
 8001d34:	f000 fe0d 	bl	8002952 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d38:	4a06      	ldr	r2, [pc, #24]	; (8001d54 <HAL_InitTick+0x5c>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	e000      	b.n	8001d44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000000 	.word	0x20000000
 8001d50:	20000008 	.word	0x20000008
 8001d54:	20000004 	.word	0x20000004

08001d58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d5c:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <HAL_IncTick+0x20>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <HAL_IncTick+0x24>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4413      	add	r3, r2
 8001d68:	4a04      	ldr	r2, [pc, #16]	; (8001d7c <HAL_IncTick+0x24>)
 8001d6a:	6013      	str	r3, [r2, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	20000008 	.word	0x20000008
 8001d7c:	20000514 	.word	0x20000514

08001d80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  return uwTick;
 8001d84:	4b03      	ldr	r3, [pc, #12]	; (8001d94 <HAL_GetTick+0x14>)
 8001d86:	681b      	ldr	r3, [r3, #0]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	20000514 	.word	0x20000514

08001d98 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001da0:	2300      	movs	r3, #0
 8001da2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e033      	b.n	8001e16 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d109      	bne.n	8001dca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f7ff fce4 	bl	8001784 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dce:	f003 0310 	and.w	r3, r3, #16
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d118      	bne.n	8001e08 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dde:	f023 0302 	bic.w	r3, r3, #2
 8001de2:	f043 0202 	orr.w	r2, r3, #2
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 fb4e 	bl	800248c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	f023 0303 	bic.w	r3, r3, #3
 8001dfe:	f043 0201 	orr.w	r2, r3, #1
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	641a      	str	r2, [r3, #64]	; 0x40
 8001e06:	e001      	b.n	8001e0c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b086      	sub	sp, #24
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001e26:	2300      	movs	r3, #0
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	f003 0320 	and.w	r3, r3, #32
 8001e4c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d049      	beq.n	8001ee8 <HAL_ADC_IRQHandler+0xca>
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d046      	beq.n	8001ee8 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5e:	f003 0310 	and.w	r3, r3, #16
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d105      	bne.n	8001e72 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d12b      	bne.n	8001ed8 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d127      	bne.n	8001ed8 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e8e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d006      	beq.n	8001ea4 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d119      	bne.n	8001ed8 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	685a      	ldr	r2, [r3, #4]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f022 0220 	bic.w	r2, r2, #32
 8001eb2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d105      	bne.n	8001ed8 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed0:	f043 0201 	orr.w	r2, r3, #1
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f7ff f841 	bl	8000f60 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f06f 0212 	mvn.w	r2, #18
 8001ee6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f003 0304 	and.w	r3, r3, #4
 8001eee:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ef6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d057      	beq.n	8001fae <HAL_ADC_IRQHandler+0x190>
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d054      	beq.n	8001fae <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	f003 0310 	and.w	r3, r3, #16
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d105      	bne.n	8001f1c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f14:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d139      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f30:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d006      	beq.n	8001f46 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d12b      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d124      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d11d      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d119      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f78:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d105      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	f043 0201 	orr.w	r2, r3, #1
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f000 fbf2 	bl	8002788 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f06f 020c 	mvn.w	r2, #12
 8001fac:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fbc:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d017      	beq.n	8001ff4 <HAL_ADC_IRQHandler+0x1d6>
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d014      	beq.n	8001ff4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d10d      	bne.n	8001ff4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fdc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f000 f91b 	bl	8002220 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f06f 0201 	mvn.w	r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f003 0320 	and.w	r3, r3, #32
 8001ffa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002002:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d015      	beq.n	8002036 <HAL_ADC_IRQHandler+0x218>
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d012      	beq.n	8002036 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002014:	f043 0202 	orr.w	r2, r3, #2
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f06f 0220 	mvn.w	r2, #32
 8002024:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f904 	bl	8002234 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f06f 0220 	mvn.w	r2, #32
 8002034:	601a      	str	r2, [r3, #0]
  }
}
 8002036:	bf00      	nop
 8002038:	3718      	adds	r7, #24
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
	...

08002040 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800204c:	2300      	movs	r3, #0
 800204e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002056:	2b01      	cmp	r3, #1
 8002058:	d101      	bne.n	800205e <HAL_ADC_Start_DMA+0x1e>
 800205a:	2302      	movs	r3, #2
 800205c:	e0ce      	b.n	80021fc <HAL_ADC_Start_DMA+0x1bc>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2201      	movs	r2, #1
 8002062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	2b01      	cmp	r3, #1
 8002072:	d018      	beq.n	80020a6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	689a      	ldr	r2, [r3, #8]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f042 0201 	orr.w	r2, r2, #1
 8002082:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002084:	4b5f      	ldr	r3, [pc, #380]	; (8002204 <HAL_ADC_Start_DMA+0x1c4>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a5f      	ldr	r2, [pc, #380]	; (8002208 <HAL_ADC_Start_DMA+0x1c8>)
 800208a:	fba2 2303 	umull	r2, r3, r2, r3
 800208e:	0c9a      	lsrs	r2, r3, #18
 8002090:	4613      	mov	r3, r2
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	4413      	add	r3, r2
 8002096:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002098:	e002      	b.n	80020a0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	3b01      	subs	r3, #1
 800209e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1f9      	bne.n	800209a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020b4:	d107      	bne.n	80020c6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020c4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	f040 8086 	bne.w	80021e2 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80020de:	f023 0301 	bic.w	r3, r3, #1
 80020e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d007      	beq.n	8002108 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002100:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002110:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002114:	d106      	bne.n	8002124 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211a:	f023 0206 	bic.w	r2, r3, #6
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	645a      	str	r2, [r3, #68]	; 0x44
 8002122:	e002      	b.n	800212a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2200      	movs	r2, #0
 8002128:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002132:	4b36      	ldr	r3, [pc, #216]	; (800220c <HAL_ADC_Start_DMA+0x1cc>)
 8002134:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800213a:	4a35      	ldr	r2, [pc, #212]	; (8002210 <HAL_ADC_Start_DMA+0x1d0>)
 800213c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002142:	4a34      	ldr	r2, [pc, #208]	; (8002214 <HAL_ADC_Start_DMA+0x1d4>)
 8002144:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800214a:	4a33      	ldr	r2, [pc, #204]	; (8002218 <HAL_ADC_Start_DMA+0x1d8>)
 800214c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002156:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002166:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002176:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	334c      	adds	r3, #76	; 0x4c
 8002182:	4619      	mov	r1, r3
 8002184:	68ba      	ldr	r2, [r7, #8]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f000 fcc8 	bl	8002b1c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f003 031f 	and.w	r3, r3, #31
 8002194:	2b00      	cmp	r3, #0
 8002196:	d10f      	bne.n	80021b8 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d129      	bne.n	80021fa <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689a      	ldr	r2, [r3, #8]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	e020      	b.n	80021fa <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a17      	ldr	r2, [pc, #92]	; (800221c <HAL_ADC_Start_DMA+0x1dc>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d11b      	bne.n	80021fa <HAL_ADC_Start_DMA+0x1ba>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d114      	bne.n	80021fa <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	e00b      	b.n	80021fa <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e6:	f043 0210 	orr.w	r2, r3, #16
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	f043 0201 	orr.w	r2, r3, #1
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	20000000 	.word	0x20000000
 8002208:	431bde83 	.word	0x431bde83
 800220c:	40012300 	.word	0x40012300
 8002210:	08002685 	.word	0x08002685
 8002214:	0800273f 	.word	0x0800273f
 8002218:	0800275b 	.word	0x0800275b
 800221c:	40012000 	.word	0x40012000

08002220 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002252:	2300      	movs	r3, #0
 8002254:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800225c:	2b01      	cmp	r3, #1
 800225e:	d101      	bne.n	8002264 <HAL_ADC_ConfigChannel+0x1c>
 8002260:	2302      	movs	r3, #2
 8002262:	e105      	b.n	8002470 <HAL_ADC_ConfigChannel+0x228>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b09      	cmp	r3, #9
 8002272:	d925      	bls.n	80022c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68d9      	ldr	r1, [r3, #12]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	b29b      	uxth	r3, r3
 8002280:	461a      	mov	r2, r3
 8002282:	4613      	mov	r3, r2
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	4413      	add	r3, r2
 8002288:	3b1e      	subs	r3, #30
 800228a:	2207      	movs	r2, #7
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	43da      	mvns	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	400a      	ands	r2, r1
 8002298:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68d9      	ldr	r1, [r3, #12]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	4618      	mov	r0, r3
 80022ac:	4603      	mov	r3, r0
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	4403      	add	r3, r0
 80022b2:	3b1e      	subs	r3, #30
 80022b4:	409a      	lsls	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	430a      	orrs	r2, r1
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	e022      	b.n	8002306 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6919      	ldr	r1, [r3, #16]
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	461a      	mov	r2, r3
 80022ce:	4613      	mov	r3, r2
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	4413      	add	r3, r2
 80022d4:	2207      	movs	r2, #7
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43da      	mvns	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	400a      	ands	r2, r1
 80022e2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6919      	ldr	r1, [r3, #16]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	689a      	ldr	r2, [r3, #8]
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	4618      	mov	r0, r3
 80022f6:	4603      	mov	r3, r0
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	4403      	add	r3, r0
 80022fc:	409a      	lsls	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	430a      	orrs	r2, r1
 8002304:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	2b06      	cmp	r3, #6
 800230c:	d824      	bhi.n	8002358 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	4613      	mov	r3, r2
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	4413      	add	r3, r2
 800231e:	3b05      	subs	r3, #5
 8002320:	221f      	movs	r2, #31
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43da      	mvns	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	400a      	ands	r2, r1
 800232e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	b29b      	uxth	r3, r3
 800233c:	4618      	mov	r0, r3
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	4613      	mov	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	3b05      	subs	r3, #5
 800234a:	fa00 f203 	lsl.w	r2, r0, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	635a      	str	r2, [r3, #52]	; 0x34
 8002356:	e04c      	b.n	80023f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b0c      	cmp	r3, #12
 800235e:	d824      	bhi.n	80023aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685a      	ldr	r2, [r3, #4]
 800236a:	4613      	mov	r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4413      	add	r3, r2
 8002370:	3b23      	subs	r3, #35	; 0x23
 8002372:	221f      	movs	r2, #31
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43da      	mvns	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	400a      	ands	r2, r1
 8002380:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	b29b      	uxth	r3, r3
 800238e:	4618      	mov	r0, r3
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	4413      	add	r3, r2
 800239a:	3b23      	subs	r3, #35	; 0x23
 800239c:	fa00 f203 	lsl.w	r2, r0, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	631a      	str	r2, [r3, #48]	; 0x30
 80023a8:	e023      	b.n	80023f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685a      	ldr	r2, [r3, #4]
 80023b4:	4613      	mov	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	3b41      	subs	r3, #65	; 0x41
 80023bc:	221f      	movs	r2, #31
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	43da      	mvns	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	400a      	ands	r2, r1
 80023ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	4618      	mov	r0, r3
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	3b41      	subs	r3, #65	; 0x41
 80023e6:	fa00 f203 	lsl.w	r2, r0, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023f2:	4b22      	ldr	r3, [pc, #136]	; (800247c <HAL_ADC_ConfigChannel+0x234>)
 80023f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a21      	ldr	r2, [pc, #132]	; (8002480 <HAL_ADC_ConfigChannel+0x238>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d109      	bne.n	8002414 <HAL_ADC_ConfigChannel+0x1cc>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b12      	cmp	r3, #18
 8002406:	d105      	bne.n	8002414 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a19      	ldr	r2, [pc, #100]	; (8002480 <HAL_ADC_ConfigChannel+0x238>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d123      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x21e>
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2b10      	cmp	r3, #16
 8002424:	d003      	beq.n	800242e <HAL_ADC_ConfigChannel+0x1e6>
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2b11      	cmp	r3, #17
 800242c:	d11b      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2b10      	cmp	r3, #16
 8002440:	d111      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002442:	4b10      	ldr	r3, [pc, #64]	; (8002484 <HAL_ADC_ConfigChannel+0x23c>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a10      	ldr	r2, [pc, #64]	; (8002488 <HAL_ADC_ConfigChannel+0x240>)
 8002448:	fba2 2303 	umull	r2, r3, r2, r3
 800244c:	0c9a      	lsrs	r2, r3, #18
 800244e:	4613      	mov	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	4413      	add	r3, r2
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002458:	e002      	b.n	8002460 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	3b01      	subs	r3, #1
 800245e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f9      	bne.n	800245a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	3714      	adds	r7, #20
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	40012300 	.word	0x40012300
 8002480:	40012000 	.word	0x40012000
 8002484:	20000000 	.word	0x20000000
 8002488:	431bde83 	.word	0x431bde83

0800248c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002494:	4b79      	ldr	r3, [pc, #484]	; (800267c <ADC_Init+0x1f0>)
 8002496:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	431a      	orrs	r2, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6859      	ldr	r1, [r3, #4]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	021a      	lsls	r2, r3, #8
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	430a      	orrs	r2, r1
 80024d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80024e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	6859      	ldr	r1, [r3, #4]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002506:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6899      	ldr	r1, [r3, #8]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68da      	ldr	r2, [r3, #12]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251e:	4a58      	ldr	r2, [pc, #352]	; (8002680 <ADC_Init+0x1f4>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d022      	beq.n	800256a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002532:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6899      	ldr	r1, [r3, #8]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	430a      	orrs	r2, r1
 8002544:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	689a      	ldr	r2, [r3, #8]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002554:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	6899      	ldr	r1, [r3, #8]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	430a      	orrs	r2, r1
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	e00f      	b.n	800258a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002578:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002588:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0202 	bic.w	r2, r2, #2
 8002598:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	6899      	ldr	r1, [r3, #8]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	7e1b      	ldrb	r3, [r3, #24]
 80025a4:	005a      	lsls	r2, r3, #1
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d01b      	beq.n	80025f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	685a      	ldr	r2, [r3, #4]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80025d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6859      	ldr	r1, [r3, #4]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e2:	3b01      	subs	r3, #1
 80025e4:	035a      	lsls	r2, r3, #13
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	605a      	str	r2, [r3, #4]
 80025ee:	e007      	b.n	8002600 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800260e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	69db      	ldr	r3, [r3, #28]
 800261a:	3b01      	subs	r3, #1
 800261c:	051a      	lsls	r2, r3, #20
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	430a      	orrs	r2, r1
 8002624:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002634:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6899      	ldr	r1, [r3, #8]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002642:	025a      	lsls	r2, r3, #9
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	430a      	orrs	r2, r1
 800264a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689a      	ldr	r2, [r3, #8]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800265a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6899      	ldr	r1, [r3, #8]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	029a      	lsls	r2, r3, #10
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	430a      	orrs	r2, r1
 800266e:	609a      	str	r2, [r3, #8]
}
 8002670:	bf00      	nop
 8002672:	3714      	adds	r7, #20
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	40012300 	.word	0x40012300
 8002680:	0f000001 	.word	0x0f000001

08002684 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002690:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800269a:	2b00      	cmp	r3, #0
 800269c:	d13c      	bne.n	8002718 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d12b      	bne.n	8002710 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d127      	bne.n	8002710 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d006      	beq.n	80026dc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d119      	bne.n	8002710 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 0220 	bic.w	r2, r2, #32
 80026ea:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d105      	bne.n	8002710 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002708:	f043 0201 	orr.w	r2, r3, #1
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f7fe fc25 	bl	8000f60 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002716:	e00e      	b.n	8002736 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	f003 0310 	and.w	r3, r3, #16
 8002720:	2b00      	cmp	r3, #0
 8002722:	d003      	beq.n	800272c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f7ff fd85 	bl	8002234 <HAL_ADC_ErrorCallback>
}
 800272a:	e004      	b.n	8002736 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	4798      	blx	r3
}
 8002736:	bf00      	nop
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b084      	sub	sp, #16
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800274a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f7fe fcd3 	bl	80010f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002752:	bf00      	nop
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b084      	sub	sp, #16
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002766:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2240      	movs	r2, #64	; 0x40
 800276c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	f043 0204 	orr.w	r2, r3, #4
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f7ff fd5a 	bl	8002234 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002780:	bf00      	nop
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027ac:	4b0c      	ldr	r3, [pc, #48]	; (80027e0 <__NVIC_SetPriorityGrouping+0x44>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027b8:	4013      	ands	r3, r2
 80027ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027ce:	4a04      	ldr	r2, [pc, #16]	; (80027e0 <__NVIC_SetPriorityGrouping+0x44>)
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	60d3      	str	r3, [r2, #12]
}
 80027d4:	bf00      	nop
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	e000ed00 	.word	0xe000ed00

080027e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027e8:	4b04      	ldr	r3, [pc, #16]	; (80027fc <__NVIC_GetPriorityGrouping+0x18>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	0a1b      	lsrs	r3, r3, #8
 80027ee:	f003 0307 	and.w	r3, r3, #7
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	e000ed00 	.word	0xe000ed00

08002800 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	2b00      	cmp	r3, #0
 8002810:	db0b      	blt.n	800282a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002812:	79fb      	ldrb	r3, [r7, #7]
 8002814:	f003 021f 	and.w	r2, r3, #31
 8002818:	4907      	ldr	r1, [pc, #28]	; (8002838 <__NVIC_EnableIRQ+0x38>)
 800281a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281e:	095b      	lsrs	r3, r3, #5
 8002820:	2001      	movs	r0, #1
 8002822:	fa00 f202 	lsl.w	r2, r0, r2
 8002826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800282a:	bf00      	nop
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	e000e100 	.word	0xe000e100

0800283c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	6039      	str	r1, [r7, #0]
 8002846:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284c:	2b00      	cmp	r3, #0
 800284e:	db0a      	blt.n	8002866 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	b2da      	uxtb	r2, r3
 8002854:	490c      	ldr	r1, [pc, #48]	; (8002888 <__NVIC_SetPriority+0x4c>)
 8002856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285a:	0112      	lsls	r2, r2, #4
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	440b      	add	r3, r1
 8002860:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002864:	e00a      	b.n	800287c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	b2da      	uxtb	r2, r3
 800286a:	4908      	ldr	r1, [pc, #32]	; (800288c <__NVIC_SetPriority+0x50>)
 800286c:	79fb      	ldrb	r3, [r7, #7]
 800286e:	f003 030f 	and.w	r3, r3, #15
 8002872:	3b04      	subs	r3, #4
 8002874:	0112      	lsls	r2, r2, #4
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	440b      	add	r3, r1
 800287a:	761a      	strb	r2, [r3, #24]
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	e000e100 	.word	0xe000e100
 800288c:	e000ed00 	.word	0xe000ed00

08002890 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002890:	b480      	push	{r7}
 8002892:	b089      	sub	sp, #36	; 0x24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	f1c3 0307 	rsb	r3, r3, #7
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	bf28      	it	cs
 80028ae:	2304      	movcs	r3, #4
 80028b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	3304      	adds	r3, #4
 80028b6:	2b06      	cmp	r3, #6
 80028b8:	d902      	bls.n	80028c0 <NVIC_EncodePriority+0x30>
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	3b03      	subs	r3, #3
 80028be:	e000      	b.n	80028c2 <NVIC_EncodePriority+0x32>
 80028c0:	2300      	movs	r3, #0
 80028c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c4:	f04f 32ff 	mov.w	r2, #4294967295
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	43da      	mvns	r2, r3
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	401a      	ands	r2, r3
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028d8:	f04f 31ff 	mov.w	r1, #4294967295
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	fa01 f303 	lsl.w	r3, r1, r3
 80028e2:	43d9      	mvns	r1, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028e8:	4313      	orrs	r3, r2
         );
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3724      	adds	r7, #36	; 0x24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
	...

080028f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	3b01      	subs	r3, #1
 8002904:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002908:	d301      	bcc.n	800290e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800290a:	2301      	movs	r3, #1
 800290c:	e00f      	b.n	800292e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800290e:	4a0a      	ldr	r2, [pc, #40]	; (8002938 <SysTick_Config+0x40>)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	3b01      	subs	r3, #1
 8002914:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002916:	210f      	movs	r1, #15
 8002918:	f04f 30ff 	mov.w	r0, #4294967295
 800291c:	f7ff ff8e 	bl	800283c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <SysTick_Config+0x40>)
 8002922:	2200      	movs	r2, #0
 8002924:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002926:	4b04      	ldr	r3, [pc, #16]	; (8002938 <SysTick_Config+0x40>)
 8002928:	2207      	movs	r2, #7
 800292a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	e000e010 	.word	0xe000e010

0800293c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f7ff ff29 	bl	800279c <__NVIC_SetPriorityGrouping>
}
 800294a:	bf00      	nop
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002952:	b580      	push	{r7, lr}
 8002954:	b086      	sub	sp, #24
 8002956:	af00      	add	r7, sp, #0
 8002958:	4603      	mov	r3, r0
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	607a      	str	r2, [r7, #4]
 800295e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002964:	f7ff ff3e 	bl	80027e4 <__NVIC_GetPriorityGrouping>
 8002968:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	68b9      	ldr	r1, [r7, #8]
 800296e:	6978      	ldr	r0, [r7, #20]
 8002970:	f7ff ff8e 	bl	8002890 <NVIC_EncodePriority>
 8002974:	4602      	mov	r2, r0
 8002976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800297a:	4611      	mov	r1, r2
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff ff5d 	bl	800283c <__NVIC_SetPriority>
}
 8002982:	bf00      	nop
 8002984:	3718      	adds	r7, #24
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800298a:	b580      	push	{r7, lr}
 800298c:	b082      	sub	sp, #8
 800298e:	af00      	add	r7, sp, #0
 8002990:	4603      	mov	r3, r0
 8002992:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff ff31 	bl	8002800 <__NVIC_EnableIRQ>
}
 800299e:	bf00      	nop
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b082      	sub	sp, #8
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7ff ffa2 	bl	80028f8 <SysTick_Config>
 80029b4:	4603      	mov	r3, r0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
	...

080029c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80029c8:	2300      	movs	r3, #0
 80029ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80029cc:	f7ff f9d8 	bl	8001d80 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d101      	bne.n	80029dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e099      	b.n	8002b10 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2202      	movs	r2, #2
 80029e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f022 0201 	bic.w	r2, r2, #1
 80029fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029fc:	e00f      	b.n	8002a1e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029fe:	f7ff f9bf 	bl	8001d80 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b05      	cmp	r3, #5
 8002a0a:	d908      	bls.n	8002a1e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2220      	movs	r2, #32
 8002a10:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2203      	movs	r2, #3
 8002a16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e078      	b.n	8002b10 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1e8      	bne.n	80029fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a34:	697a      	ldr	r2, [r7, #20]
 8002a36:	4b38      	ldr	r3, [pc, #224]	; (8002b18 <HAL_DMA_Init+0x158>)
 8002a38:	4013      	ands	r3, r2
 8002a3a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a6a:	697a      	ldr	r2, [r7, #20]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a74:	2b04      	cmp	r3, #4
 8002a76:	d107      	bne.n	8002a88 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a80:	4313      	orrs	r3, r2
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	697a      	ldr	r2, [r7, #20]
 8002a8e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	f023 0307 	bic.w	r3, r3, #7
 8002a9e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	697a      	ldr	r2, [r7, #20]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	2b04      	cmp	r3, #4
 8002ab0:	d117      	bne.n	8002ae2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00e      	beq.n	8002ae2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 fa6f 	bl	8002fa8 <DMA_CheckFifoParam>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d008      	beq.n	8002ae2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2240      	movs	r2, #64	; 0x40
 8002ad4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e016      	b.n	8002b10 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 fa26 	bl	8002f3c <DMA_CalcBaseAndBitshift>
 8002af0:	4603      	mov	r3, r0
 8002af2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af8:	223f      	movs	r2, #63	; 0x3f
 8002afa:	409a      	lsls	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3718      	adds	r7, #24
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	f010803f 	.word	0xf010803f

08002b1c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
 8002b28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b32:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d101      	bne.n	8002b42 <HAL_DMA_Start_IT+0x26>
 8002b3e:	2302      	movs	r3, #2
 8002b40:	e040      	b.n	8002bc4 <HAL_DMA_Start_IT+0xa8>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d12f      	bne.n	8002bb6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2202      	movs	r2, #2
 8002b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	68b9      	ldr	r1, [r7, #8]
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f000 f9b8 	bl	8002ee0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b74:	223f      	movs	r2, #63	; 0x3f
 8002b76:	409a      	lsls	r2, r3
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f042 0216 	orr.w	r2, r2, #22
 8002b8a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d007      	beq.n	8002ba4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f042 0208 	orr.w	r2, r2, #8
 8002ba2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0201 	orr.w	r2, r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	e005      	b.n	8002bc2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bd8:	4b8e      	ldr	r3, [pc, #568]	; (8002e14 <HAL_DMA_IRQHandler+0x248>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a8e      	ldr	r2, [pc, #568]	; (8002e18 <HAL_DMA_IRQHandler+0x24c>)
 8002bde:	fba2 2303 	umull	r2, r3, r2, r3
 8002be2:	0a9b      	lsrs	r3, r3, #10
 8002be4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf6:	2208      	movs	r2, #8
 8002bf8:	409a      	lsls	r2, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d01a      	beq.n	8002c38 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d013      	beq.n	8002c38 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 0204 	bic.w	r2, r2, #4
 8002c1e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c24:	2208      	movs	r2, #8
 8002c26:	409a      	lsls	r2, r3
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c30:	f043 0201 	orr.w	r2, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	409a      	lsls	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4013      	ands	r3, r2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d012      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00b      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c66:	f043 0202 	orr.w	r2, r3, #2
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c72:	2204      	movs	r2, #4
 8002c74:	409a      	lsls	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d012      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00b      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c90:	2204      	movs	r2, #4
 8002c92:	409a      	lsls	r2, r3
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c9c:	f043 0204 	orr.w	r2, r3, #4
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca8:	2210      	movs	r2, #16
 8002caa:	409a      	lsls	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d043      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0308 	and.w	r3, r3, #8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d03c      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc6:	2210      	movs	r2, #16
 8002cc8:	409a      	lsls	r2, r3
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d018      	beq.n	8002d0e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d108      	bne.n	8002cfc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d024      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	4798      	blx	r3
 8002cfa:	e01f      	b.n	8002d3c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d01b      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	4798      	blx	r3
 8002d0c:	e016      	b.n	8002d3c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d107      	bne.n	8002d2c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0208 	bic.w	r2, r2, #8
 8002d2a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d003      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d40:	2220      	movs	r2, #32
 8002d42:	409a      	lsls	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	4013      	ands	r3, r2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 808f 	beq.w	8002e6c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0310 	and.w	r3, r3, #16
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f000 8087 	beq.w	8002e6c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d62:	2220      	movs	r2, #32
 8002d64:	409a      	lsls	r2, r3
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b05      	cmp	r3, #5
 8002d74:	d136      	bne.n	8002de4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0216 	bic.w	r2, r2, #22
 8002d84:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	695a      	ldr	r2, [r3, #20]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d94:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d103      	bne.n	8002da6 <HAL_DMA_IRQHandler+0x1da>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d007      	beq.n	8002db6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 0208 	bic.w	r2, r2, #8
 8002db4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dba:	223f      	movs	r2, #63	; 0x3f
 8002dbc:	409a      	lsls	r2, r3
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d07e      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	4798      	blx	r3
        }
        return;
 8002de2:	e079      	b.n	8002ed8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d01d      	beq.n	8002e2e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d10d      	bne.n	8002e1c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d031      	beq.n	8002e6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	4798      	blx	r3
 8002e10:	e02c      	b.n	8002e6c <HAL_DMA_IRQHandler+0x2a0>
 8002e12:	bf00      	nop
 8002e14:	20000000 	.word	0x20000000
 8002e18:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d023      	beq.n	8002e6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	4798      	blx	r3
 8002e2c:	e01e      	b.n	8002e6c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10f      	bne.n	8002e5c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0210 	bic.w	r2, r2, #16
 8002e4a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d032      	beq.n	8002eda <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e78:	f003 0301 	and.w	r3, r3, #1
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d022      	beq.n	8002ec6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2205      	movs	r2, #5
 8002e84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f022 0201 	bic.w	r2, r2, #1
 8002e96:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	60bb      	str	r3, [r7, #8]
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d307      	bcc.n	8002eb4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1f2      	bne.n	8002e98 <HAL_DMA_IRQHandler+0x2cc>
 8002eb2:	e000      	b.n	8002eb6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002eb4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d005      	beq.n	8002eda <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	4798      	blx	r3
 8002ed6:	e000      	b.n	8002eda <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ed8:	bf00      	nop
    }
  }
}
 8002eda:	3718      	adds	r7, #24
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	607a      	str	r2, [r7, #4]
 8002eec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002efc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	683a      	ldr	r2, [r7, #0]
 8002f04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	2b40      	cmp	r3, #64	; 0x40
 8002f0c:	d108      	bne.n	8002f20 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	68ba      	ldr	r2, [r7, #8]
 8002f1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f1e:	e007      	b.n	8002f30 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68ba      	ldr	r2, [r7, #8]
 8002f26:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	60da      	str	r2, [r3, #12]
}
 8002f30:	bf00      	nop
 8002f32:	3714      	adds	r7, #20
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	3b10      	subs	r3, #16
 8002f4c:	4a14      	ldr	r2, [pc, #80]	; (8002fa0 <DMA_CalcBaseAndBitshift+0x64>)
 8002f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f52:	091b      	lsrs	r3, r3, #4
 8002f54:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f56:	4a13      	ldr	r2, [pc, #76]	; (8002fa4 <DMA_CalcBaseAndBitshift+0x68>)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2b03      	cmp	r3, #3
 8002f68:	d909      	bls.n	8002f7e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f72:	f023 0303 	bic.w	r3, r3, #3
 8002f76:	1d1a      	adds	r2, r3, #4
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	659a      	str	r2, [r3, #88]	; 0x58
 8002f7c:	e007      	b.n	8002f8e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f86:	f023 0303 	bic.w	r3, r3, #3
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3714      	adds	r7, #20
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	aaaaaaab 	.word	0xaaaaaaab
 8002fa4:	08008ba8 	.word	0x08008ba8

08002fa8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d11f      	bne.n	8003002 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d856      	bhi.n	8003076 <DMA_CheckFifoParam+0xce>
 8002fc8:	a201      	add	r2, pc, #4	; (adr r2, 8002fd0 <DMA_CheckFifoParam+0x28>)
 8002fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fce:	bf00      	nop
 8002fd0:	08002fe1 	.word	0x08002fe1
 8002fd4:	08002ff3 	.word	0x08002ff3
 8002fd8:	08002fe1 	.word	0x08002fe1
 8002fdc:	08003077 	.word	0x08003077
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d046      	beq.n	800307a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ff0:	e043      	b.n	800307a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ffa:	d140      	bne.n	800307e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003000:	e03d      	b.n	800307e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800300a:	d121      	bne.n	8003050 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	2b03      	cmp	r3, #3
 8003010:	d837      	bhi.n	8003082 <DMA_CheckFifoParam+0xda>
 8003012:	a201      	add	r2, pc, #4	; (adr r2, 8003018 <DMA_CheckFifoParam+0x70>)
 8003014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003018:	08003029 	.word	0x08003029
 800301c:	0800302f 	.word	0x0800302f
 8003020:	08003029 	.word	0x08003029
 8003024:	08003041 	.word	0x08003041
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	73fb      	strb	r3, [r7, #15]
      break;
 800302c:	e030      	b.n	8003090 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003032:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d025      	beq.n	8003086 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800303e:	e022      	b.n	8003086 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003044:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003048:	d11f      	bne.n	800308a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800304e:	e01c      	b.n	800308a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	2b02      	cmp	r3, #2
 8003054:	d903      	bls.n	800305e <DMA_CheckFifoParam+0xb6>
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	2b03      	cmp	r3, #3
 800305a:	d003      	beq.n	8003064 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800305c:	e018      	b.n	8003090 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	73fb      	strb	r3, [r7, #15]
      break;
 8003062:	e015      	b.n	8003090 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003068:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d00e      	beq.n	800308e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	73fb      	strb	r3, [r7, #15]
      break;
 8003074:	e00b      	b.n	800308e <DMA_CheckFifoParam+0xe6>
      break;
 8003076:	bf00      	nop
 8003078:	e00a      	b.n	8003090 <DMA_CheckFifoParam+0xe8>
      break;
 800307a:	bf00      	nop
 800307c:	e008      	b.n	8003090 <DMA_CheckFifoParam+0xe8>
      break;
 800307e:	bf00      	nop
 8003080:	e006      	b.n	8003090 <DMA_CheckFifoParam+0xe8>
      break;
 8003082:	bf00      	nop
 8003084:	e004      	b.n	8003090 <DMA_CheckFifoParam+0xe8>
      break;
 8003086:	bf00      	nop
 8003088:	e002      	b.n	8003090 <DMA_CheckFifoParam+0xe8>
      break;   
 800308a:	bf00      	nop
 800308c:	e000      	b.n	8003090 <DMA_CheckFifoParam+0xe8>
      break;
 800308e:	bf00      	nop
    }
  } 
  
  return status; 
 8003090:	7bfb      	ldrb	r3, [r7, #15]
}
 8003092:	4618      	mov	r0, r3
 8003094:	3714      	adds	r7, #20
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop

080030a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b089      	sub	sp, #36	; 0x24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030aa:	2300      	movs	r3, #0
 80030ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030ae:	2300      	movs	r3, #0
 80030b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030b6:	2300      	movs	r3, #0
 80030b8:	61fb      	str	r3, [r7, #28]
 80030ba:	e159      	b.n	8003370 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030bc:	2201      	movs	r2, #1
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	4013      	ands	r3, r2
 80030ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030d0:	693a      	ldr	r2, [r7, #16]
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	f040 8148 	bne.w	800336a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f003 0303 	and.w	r3, r3, #3
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d005      	beq.n	80030f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d130      	bne.n	8003154 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	2203      	movs	r2, #3
 80030fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003102:	43db      	mvns	r3, r3
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	4013      	ands	r3, r2
 8003108:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	68da      	ldr	r2, [r3, #12]
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	4313      	orrs	r3, r2
 800311a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003128:	2201      	movs	r2, #1
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	43db      	mvns	r3, r3
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	4013      	ands	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	091b      	lsrs	r3, r3, #4
 800313e:	f003 0201 	and.w	r2, r3, #1
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	4313      	orrs	r3, r2
 800314c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f003 0303 	and.w	r3, r3, #3
 800315c:	2b03      	cmp	r3, #3
 800315e:	d017      	beq.n	8003190 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	2203      	movs	r2, #3
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	43db      	mvns	r3, r3
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	4013      	ands	r3, r2
 8003176:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	689a      	ldr	r2, [r3, #8]
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	4313      	orrs	r3, r2
 8003188:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69ba      	ldr	r2, [r7, #24]
 800318e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f003 0303 	and.w	r3, r3, #3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d123      	bne.n	80031e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	08da      	lsrs	r2, r3, #3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	3208      	adds	r2, #8
 80031a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	f003 0307 	and.w	r3, r3, #7
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	220f      	movs	r2, #15
 80031b4:	fa02 f303 	lsl.w	r3, r2, r3
 80031b8:	43db      	mvns	r3, r3
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	4013      	ands	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	691a      	ldr	r2, [r3, #16]
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	08da      	lsrs	r2, r3, #3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	3208      	adds	r2, #8
 80031de:	69b9      	ldr	r1, [r7, #24]
 80031e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	2203      	movs	r2, #3
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4013      	ands	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f003 0203 	and.w	r2, r3, #3
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	4313      	orrs	r3, r2
 8003210:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003220:	2b00      	cmp	r3, #0
 8003222:	f000 80a2 	beq.w	800336a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003226:	2300      	movs	r3, #0
 8003228:	60fb      	str	r3, [r7, #12]
 800322a:	4b57      	ldr	r3, [pc, #348]	; (8003388 <HAL_GPIO_Init+0x2e8>)
 800322c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800322e:	4a56      	ldr	r2, [pc, #344]	; (8003388 <HAL_GPIO_Init+0x2e8>)
 8003230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003234:	6453      	str	r3, [r2, #68]	; 0x44
 8003236:	4b54      	ldr	r3, [pc, #336]	; (8003388 <HAL_GPIO_Init+0x2e8>)
 8003238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800323a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800323e:	60fb      	str	r3, [r7, #12]
 8003240:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003242:	4a52      	ldr	r2, [pc, #328]	; (800338c <HAL_GPIO_Init+0x2ec>)
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	089b      	lsrs	r3, r3, #2
 8003248:	3302      	adds	r3, #2
 800324a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800324e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	220f      	movs	r2, #15
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	43db      	mvns	r3, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4013      	ands	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a49      	ldr	r2, [pc, #292]	; (8003390 <HAL_GPIO_Init+0x2f0>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d019      	beq.n	80032a2 <HAL_GPIO_Init+0x202>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a48      	ldr	r2, [pc, #288]	; (8003394 <HAL_GPIO_Init+0x2f4>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d013      	beq.n	800329e <HAL_GPIO_Init+0x1fe>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a47      	ldr	r2, [pc, #284]	; (8003398 <HAL_GPIO_Init+0x2f8>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d00d      	beq.n	800329a <HAL_GPIO_Init+0x1fa>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a46      	ldr	r2, [pc, #280]	; (800339c <HAL_GPIO_Init+0x2fc>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d007      	beq.n	8003296 <HAL_GPIO_Init+0x1f6>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a45      	ldr	r2, [pc, #276]	; (80033a0 <HAL_GPIO_Init+0x300>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d101      	bne.n	8003292 <HAL_GPIO_Init+0x1f2>
 800328e:	2304      	movs	r3, #4
 8003290:	e008      	b.n	80032a4 <HAL_GPIO_Init+0x204>
 8003292:	2307      	movs	r3, #7
 8003294:	e006      	b.n	80032a4 <HAL_GPIO_Init+0x204>
 8003296:	2303      	movs	r3, #3
 8003298:	e004      	b.n	80032a4 <HAL_GPIO_Init+0x204>
 800329a:	2302      	movs	r3, #2
 800329c:	e002      	b.n	80032a4 <HAL_GPIO_Init+0x204>
 800329e:	2301      	movs	r3, #1
 80032a0:	e000      	b.n	80032a4 <HAL_GPIO_Init+0x204>
 80032a2:	2300      	movs	r3, #0
 80032a4:	69fa      	ldr	r2, [r7, #28]
 80032a6:	f002 0203 	and.w	r2, r2, #3
 80032aa:	0092      	lsls	r2, r2, #2
 80032ac:	4093      	lsls	r3, r2
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032b4:	4935      	ldr	r1, [pc, #212]	; (800338c <HAL_GPIO_Init+0x2ec>)
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	089b      	lsrs	r3, r3, #2
 80032ba:	3302      	adds	r3, #2
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032c2:	4b38      	ldr	r3, [pc, #224]	; (80033a4 <HAL_GPIO_Init+0x304>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	43db      	mvns	r3, r3
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	4013      	ands	r3, r2
 80032d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d003      	beq.n	80032e6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80032de:	69ba      	ldr	r2, [r7, #24]
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032e6:	4a2f      	ldr	r2, [pc, #188]	; (80033a4 <HAL_GPIO_Init+0x304>)
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032ec:	4b2d      	ldr	r3, [pc, #180]	; (80033a4 <HAL_GPIO_Init+0x304>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	43db      	mvns	r3, r3
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	4013      	ands	r3, r2
 80032fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	4313      	orrs	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003310:	4a24      	ldr	r2, [pc, #144]	; (80033a4 <HAL_GPIO_Init+0x304>)
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003316:	4b23      	ldr	r3, [pc, #140]	; (80033a4 <HAL_GPIO_Init+0x304>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	43db      	mvns	r3, r3
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	4013      	ands	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d003      	beq.n	800333a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	4313      	orrs	r3, r2
 8003338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800333a:	4a1a      	ldr	r2, [pc, #104]	; (80033a4 <HAL_GPIO_Init+0x304>)
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003340:	4b18      	ldr	r3, [pc, #96]	; (80033a4 <HAL_GPIO_Init+0x304>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	43db      	mvns	r3, r3
 800334a:	69ba      	ldr	r2, [r7, #24]
 800334c:	4013      	ands	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	4313      	orrs	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003364:	4a0f      	ldr	r2, [pc, #60]	; (80033a4 <HAL_GPIO_Init+0x304>)
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	3301      	adds	r3, #1
 800336e:	61fb      	str	r3, [r7, #28]
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	2b0f      	cmp	r3, #15
 8003374:	f67f aea2 	bls.w	80030bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003378:	bf00      	nop
 800337a:	bf00      	nop
 800337c:	3724      	adds	r7, #36	; 0x24
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	40023800 	.word	0x40023800
 800338c:	40013800 	.word	0x40013800
 8003390:	40020000 	.word	0x40020000
 8003394:	40020400 	.word	0x40020400
 8003398:	40020800 	.word	0x40020800
 800339c:	40020c00 	.word	0x40020c00
 80033a0:	40021000 	.word	0x40021000
 80033a4:	40013c00 	.word	0x40013c00

080033a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e267      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d075      	beq.n	80034b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033c6:	4b88      	ldr	r3, [pc, #544]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f003 030c 	and.w	r3, r3, #12
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	d00c      	beq.n	80033ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033d2:	4b85      	ldr	r3, [pc, #532]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033da:	2b08      	cmp	r3, #8
 80033dc:	d112      	bne.n	8003404 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033de:	4b82      	ldr	r3, [pc, #520]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033ea:	d10b      	bne.n	8003404 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033ec:	4b7e      	ldr	r3, [pc, #504]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d05b      	beq.n	80034b0 <HAL_RCC_OscConfig+0x108>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d157      	bne.n	80034b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e242      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800340c:	d106      	bne.n	800341c <HAL_RCC_OscConfig+0x74>
 800340e:	4b76      	ldr	r3, [pc, #472]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a75      	ldr	r2, [pc, #468]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 8003414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003418:	6013      	str	r3, [r2, #0]
 800341a:	e01d      	b.n	8003458 <HAL_RCC_OscConfig+0xb0>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003424:	d10c      	bne.n	8003440 <HAL_RCC_OscConfig+0x98>
 8003426:	4b70      	ldr	r3, [pc, #448]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a6f      	ldr	r2, [pc, #444]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 800342c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003430:	6013      	str	r3, [r2, #0]
 8003432:	4b6d      	ldr	r3, [pc, #436]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a6c      	ldr	r2, [pc, #432]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 8003438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800343c:	6013      	str	r3, [r2, #0]
 800343e:	e00b      	b.n	8003458 <HAL_RCC_OscConfig+0xb0>
 8003440:	4b69      	ldr	r3, [pc, #420]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a68      	ldr	r2, [pc, #416]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 8003446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800344a:	6013      	str	r3, [r2, #0]
 800344c:	4b66      	ldr	r3, [pc, #408]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a65      	ldr	r2, [pc, #404]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 8003452:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003456:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d013      	beq.n	8003488 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003460:	f7fe fc8e 	bl	8001d80 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003468:	f7fe fc8a 	bl	8001d80 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b64      	cmp	r3, #100	; 0x64
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e207      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347a:	4b5b      	ldr	r3, [pc, #364]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0f0      	beq.n	8003468 <HAL_RCC_OscConfig+0xc0>
 8003486:	e014      	b.n	80034b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003488:	f7fe fc7a 	bl	8001d80 <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800348e:	e008      	b.n	80034a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003490:	f7fe fc76 	bl	8001d80 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b64      	cmp	r3, #100	; 0x64
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e1f3      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034a2:	4b51      	ldr	r3, [pc, #324]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1f0      	bne.n	8003490 <HAL_RCC_OscConfig+0xe8>
 80034ae:	e000      	b.n	80034b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d063      	beq.n	8003586 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034be:	4b4a      	ldr	r3, [pc, #296]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 030c 	and.w	r3, r3, #12
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00b      	beq.n	80034e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034ca:	4b47      	ldr	r3, [pc, #284]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034d2:	2b08      	cmp	r3, #8
 80034d4:	d11c      	bne.n	8003510 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034d6:	4b44      	ldr	r3, [pc, #272]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d116      	bne.n	8003510 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034e2:	4b41      	ldr	r3, [pc, #260]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0302 	and.w	r3, r3, #2
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d005      	beq.n	80034fa <HAL_RCC_OscConfig+0x152>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d001      	beq.n	80034fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e1c7      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034fa:	4b3b      	ldr	r3, [pc, #236]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	4937      	ldr	r1, [pc, #220]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 800350a:	4313      	orrs	r3, r2
 800350c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800350e:	e03a      	b.n	8003586 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d020      	beq.n	800355a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003518:	4b34      	ldr	r3, [pc, #208]	; (80035ec <HAL_RCC_OscConfig+0x244>)
 800351a:	2201      	movs	r2, #1
 800351c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800351e:	f7fe fc2f 	bl	8001d80 <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003524:	e008      	b.n	8003538 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003526:	f7fe fc2b 	bl	8001d80 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e1a8      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003538:	4b2b      	ldr	r3, [pc, #172]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0302 	and.w	r3, r3, #2
 8003540:	2b00      	cmp	r3, #0
 8003542:	d0f0      	beq.n	8003526 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003544:	4b28      	ldr	r3, [pc, #160]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	691b      	ldr	r3, [r3, #16]
 8003550:	00db      	lsls	r3, r3, #3
 8003552:	4925      	ldr	r1, [pc, #148]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 8003554:	4313      	orrs	r3, r2
 8003556:	600b      	str	r3, [r1, #0]
 8003558:	e015      	b.n	8003586 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800355a:	4b24      	ldr	r3, [pc, #144]	; (80035ec <HAL_RCC_OscConfig+0x244>)
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003560:	f7fe fc0e 	bl	8001d80 <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003566:	e008      	b.n	800357a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003568:	f7fe fc0a 	bl	8001d80 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d901      	bls.n	800357a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e187      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800357a:	4b1b      	ldr	r3, [pc, #108]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1f0      	bne.n	8003568 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0308 	and.w	r3, r3, #8
 800358e:	2b00      	cmp	r3, #0
 8003590:	d036      	beq.n	8003600 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d016      	beq.n	80035c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800359a:	4b15      	ldr	r3, [pc, #84]	; (80035f0 <HAL_RCC_OscConfig+0x248>)
 800359c:	2201      	movs	r2, #1
 800359e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a0:	f7fe fbee 	bl	8001d80 <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035a8:	f7fe fbea 	bl	8001d80 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e167      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ba:	4b0b      	ldr	r3, [pc, #44]	; (80035e8 <HAL_RCC_OscConfig+0x240>)
 80035bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d0f0      	beq.n	80035a8 <HAL_RCC_OscConfig+0x200>
 80035c6:	e01b      	b.n	8003600 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035c8:	4b09      	ldr	r3, [pc, #36]	; (80035f0 <HAL_RCC_OscConfig+0x248>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ce:	f7fe fbd7 	bl	8001d80 <HAL_GetTick>
 80035d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035d4:	e00e      	b.n	80035f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035d6:	f7fe fbd3 	bl	8001d80 <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d907      	bls.n	80035f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e150      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
 80035e8:	40023800 	.word	0x40023800
 80035ec:	42470000 	.word	0x42470000
 80035f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035f4:	4b88      	ldr	r3, [pc, #544]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80035f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d1ea      	bne.n	80035d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0304 	and.w	r3, r3, #4
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 8097 	beq.w	800373c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800360e:	2300      	movs	r3, #0
 8003610:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003612:	4b81      	ldr	r3, [pc, #516]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 8003614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d10f      	bne.n	800363e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800361e:	2300      	movs	r3, #0
 8003620:	60bb      	str	r3, [r7, #8]
 8003622:	4b7d      	ldr	r3, [pc, #500]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	4a7c      	ldr	r2, [pc, #496]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 8003628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800362c:	6413      	str	r3, [r2, #64]	; 0x40
 800362e:	4b7a      	ldr	r3, [pc, #488]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003636:	60bb      	str	r3, [r7, #8]
 8003638:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800363a:	2301      	movs	r3, #1
 800363c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800363e:	4b77      	ldr	r3, [pc, #476]	; (800381c <HAL_RCC_OscConfig+0x474>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003646:	2b00      	cmp	r3, #0
 8003648:	d118      	bne.n	800367c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800364a:	4b74      	ldr	r3, [pc, #464]	; (800381c <HAL_RCC_OscConfig+0x474>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a73      	ldr	r2, [pc, #460]	; (800381c <HAL_RCC_OscConfig+0x474>)
 8003650:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003654:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003656:	f7fe fb93 	bl	8001d80 <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800365e:	f7fe fb8f 	bl	8001d80 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e10c      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003670:	4b6a      	ldr	r3, [pc, #424]	; (800381c <HAL_RCC_OscConfig+0x474>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0f0      	beq.n	800365e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d106      	bne.n	8003692 <HAL_RCC_OscConfig+0x2ea>
 8003684:	4b64      	ldr	r3, [pc, #400]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 8003686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003688:	4a63      	ldr	r2, [pc, #396]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 800368a:	f043 0301 	orr.w	r3, r3, #1
 800368e:	6713      	str	r3, [r2, #112]	; 0x70
 8003690:	e01c      	b.n	80036cc <HAL_RCC_OscConfig+0x324>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	2b05      	cmp	r3, #5
 8003698:	d10c      	bne.n	80036b4 <HAL_RCC_OscConfig+0x30c>
 800369a:	4b5f      	ldr	r3, [pc, #380]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 800369c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800369e:	4a5e      	ldr	r2, [pc, #376]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80036a0:	f043 0304 	orr.w	r3, r3, #4
 80036a4:	6713      	str	r3, [r2, #112]	; 0x70
 80036a6:	4b5c      	ldr	r3, [pc, #368]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80036a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036aa:	4a5b      	ldr	r2, [pc, #364]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80036ac:	f043 0301 	orr.w	r3, r3, #1
 80036b0:	6713      	str	r3, [r2, #112]	; 0x70
 80036b2:	e00b      	b.n	80036cc <HAL_RCC_OscConfig+0x324>
 80036b4:	4b58      	ldr	r3, [pc, #352]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80036b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b8:	4a57      	ldr	r2, [pc, #348]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80036ba:	f023 0301 	bic.w	r3, r3, #1
 80036be:	6713      	str	r3, [r2, #112]	; 0x70
 80036c0:	4b55      	ldr	r3, [pc, #340]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80036c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c4:	4a54      	ldr	r2, [pc, #336]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80036c6:	f023 0304 	bic.w	r3, r3, #4
 80036ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d015      	beq.n	8003700 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d4:	f7fe fb54 	bl	8001d80 <HAL_GetTick>
 80036d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036da:	e00a      	b.n	80036f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036dc:	f7fe fb50 	bl	8001d80 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e0cb      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f2:	4b49      	ldr	r3, [pc, #292]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80036f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d0ee      	beq.n	80036dc <HAL_RCC_OscConfig+0x334>
 80036fe:	e014      	b.n	800372a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003700:	f7fe fb3e 	bl	8001d80 <HAL_GetTick>
 8003704:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003706:	e00a      	b.n	800371e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003708:	f7fe fb3a 	bl	8001d80 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	f241 3288 	movw	r2, #5000	; 0x1388
 8003716:	4293      	cmp	r3, r2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e0b5      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800371e:	4b3e      	ldr	r3, [pc, #248]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 8003720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1ee      	bne.n	8003708 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800372a:	7dfb      	ldrb	r3, [r7, #23]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d105      	bne.n	800373c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003730:	4b39      	ldr	r3, [pc, #228]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 8003732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003734:	4a38      	ldr	r2, [pc, #224]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 8003736:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800373a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	699b      	ldr	r3, [r3, #24]
 8003740:	2b00      	cmp	r3, #0
 8003742:	f000 80a1 	beq.w	8003888 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003746:	4b34      	ldr	r3, [pc, #208]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f003 030c 	and.w	r3, r3, #12
 800374e:	2b08      	cmp	r3, #8
 8003750:	d05c      	beq.n	800380c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	2b02      	cmp	r3, #2
 8003758:	d141      	bne.n	80037de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800375a:	4b31      	ldr	r3, [pc, #196]	; (8003820 <HAL_RCC_OscConfig+0x478>)
 800375c:	2200      	movs	r2, #0
 800375e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003760:	f7fe fb0e 	bl	8001d80 <HAL_GetTick>
 8003764:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003766:	e008      	b.n	800377a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003768:	f7fe fb0a 	bl	8001d80 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e087      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800377a:	4b27      	ldr	r3, [pc, #156]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1f0      	bne.n	8003768 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	69da      	ldr	r2, [r3, #28]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	431a      	orrs	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003794:	019b      	lsls	r3, r3, #6
 8003796:	431a      	orrs	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379c:	085b      	lsrs	r3, r3, #1
 800379e:	3b01      	subs	r3, #1
 80037a0:	041b      	lsls	r3, r3, #16
 80037a2:	431a      	orrs	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a8:	061b      	lsls	r3, r3, #24
 80037aa:	491b      	ldr	r1, [pc, #108]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037b0:	4b1b      	ldr	r3, [pc, #108]	; (8003820 <HAL_RCC_OscConfig+0x478>)
 80037b2:	2201      	movs	r2, #1
 80037b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b6:	f7fe fae3 	bl	8001d80 <HAL_GetTick>
 80037ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037bc:	e008      	b.n	80037d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037be:	f7fe fadf 	bl	8001d80 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d901      	bls.n	80037d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e05c      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037d0:	4b11      	ldr	r3, [pc, #68]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d0f0      	beq.n	80037be <HAL_RCC_OscConfig+0x416>
 80037dc:	e054      	b.n	8003888 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037de:	4b10      	ldr	r3, [pc, #64]	; (8003820 <HAL_RCC_OscConfig+0x478>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e4:	f7fe facc 	bl	8001d80 <HAL_GetTick>
 80037e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ea:	e008      	b.n	80037fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037ec:	f7fe fac8 	bl	8001d80 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e045      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037fe:	4b06      	ldr	r3, [pc, #24]	; (8003818 <HAL_RCC_OscConfig+0x470>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1f0      	bne.n	80037ec <HAL_RCC_OscConfig+0x444>
 800380a:	e03d      	b.n	8003888 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	2b01      	cmp	r3, #1
 8003812:	d107      	bne.n	8003824 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e038      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
 8003818:	40023800 	.word	0x40023800
 800381c:	40007000 	.word	0x40007000
 8003820:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003824:	4b1b      	ldr	r3, [pc, #108]	; (8003894 <HAL_RCC_OscConfig+0x4ec>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	2b01      	cmp	r3, #1
 8003830:	d028      	beq.n	8003884 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800383c:	429a      	cmp	r2, r3
 800383e:	d121      	bne.n	8003884 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800384a:	429a      	cmp	r2, r3
 800384c:	d11a      	bne.n	8003884 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003854:	4013      	ands	r3, r2
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800385a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800385c:	4293      	cmp	r3, r2
 800385e:	d111      	bne.n	8003884 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386a:	085b      	lsrs	r3, r3, #1
 800386c:	3b01      	subs	r3, #1
 800386e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003870:	429a      	cmp	r2, r3
 8003872:	d107      	bne.n	8003884 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003880:	429a      	cmp	r2, r3
 8003882:	d001      	beq.n	8003888 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e000      	b.n	800388a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3718      	adds	r7, #24
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	40023800 	.word	0x40023800

08003898 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d101      	bne.n	80038ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e0cc      	b.n	8003a46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038ac:	4b68      	ldr	r3, [pc, #416]	; (8003a50 <HAL_RCC_ClockConfig+0x1b8>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0307 	and.w	r3, r3, #7
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d90c      	bls.n	80038d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ba:	4b65      	ldr	r3, [pc, #404]	; (8003a50 <HAL_RCC_ClockConfig+0x1b8>)
 80038bc:	683a      	ldr	r2, [r7, #0]
 80038be:	b2d2      	uxtb	r2, r2
 80038c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038c2:	4b63      	ldr	r3, [pc, #396]	; (8003a50 <HAL_RCC_ClockConfig+0x1b8>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0307 	and.w	r3, r3, #7
 80038ca:	683a      	ldr	r2, [r7, #0]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d001      	beq.n	80038d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e0b8      	b.n	8003a46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d020      	beq.n	8003922 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0304 	and.w	r3, r3, #4
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d005      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038ec:	4b59      	ldr	r3, [pc, #356]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	4a58      	ldr	r2, [pc, #352]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 80038f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80038f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0308 	and.w	r3, r3, #8
 8003900:	2b00      	cmp	r3, #0
 8003902:	d005      	beq.n	8003910 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003904:	4b53      	ldr	r3, [pc, #332]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	4a52      	ldr	r2, [pc, #328]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 800390a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800390e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003910:	4b50      	ldr	r3, [pc, #320]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	494d      	ldr	r1, [pc, #308]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 800391e:	4313      	orrs	r3, r2
 8003920:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d044      	beq.n	80039b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d107      	bne.n	8003946 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003936:	4b47      	ldr	r3, [pc, #284]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d119      	bne.n	8003976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e07f      	b.n	8003a46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	2b02      	cmp	r3, #2
 800394c:	d003      	beq.n	8003956 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003952:	2b03      	cmp	r3, #3
 8003954:	d107      	bne.n	8003966 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003956:	4b3f      	ldr	r3, [pc, #252]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d109      	bne.n	8003976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e06f      	b.n	8003a46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003966:	4b3b      	ldr	r3, [pc, #236]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e067      	b.n	8003a46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003976:	4b37      	ldr	r3, [pc, #220]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f023 0203 	bic.w	r2, r3, #3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	4934      	ldr	r1, [pc, #208]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 8003984:	4313      	orrs	r3, r2
 8003986:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003988:	f7fe f9fa 	bl	8001d80 <HAL_GetTick>
 800398c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800398e:	e00a      	b.n	80039a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003990:	f7fe f9f6 	bl	8001d80 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	f241 3288 	movw	r2, #5000	; 0x1388
 800399e:	4293      	cmp	r3, r2
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e04f      	b.n	8003a46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039a6:	4b2b      	ldr	r3, [pc, #172]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f003 020c 	and.w	r2, r3, #12
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d1eb      	bne.n	8003990 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039b8:	4b25      	ldr	r3, [pc, #148]	; (8003a50 <HAL_RCC_ClockConfig+0x1b8>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d20c      	bcs.n	80039e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039c6:	4b22      	ldr	r3, [pc, #136]	; (8003a50 <HAL_RCC_ClockConfig+0x1b8>)
 80039c8:	683a      	ldr	r2, [r7, #0]
 80039ca:	b2d2      	uxtb	r2, r2
 80039cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ce:	4b20      	ldr	r3, [pc, #128]	; (8003a50 <HAL_RCC_ClockConfig+0x1b8>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	683a      	ldr	r2, [r7, #0]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d001      	beq.n	80039e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e032      	b.n	8003a46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0304 	and.w	r3, r3, #4
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d008      	beq.n	80039fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039ec:	4b19      	ldr	r3, [pc, #100]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	4916      	ldr	r1, [pc, #88]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0308 	and.w	r3, r3, #8
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d009      	beq.n	8003a1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a0a:	4b12      	ldr	r3, [pc, #72]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	490e      	ldr	r1, [pc, #56]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a1e:	f000 f821 	bl	8003a64 <HAL_RCC_GetSysClockFreq>
 8003a22:	4602      	mov	r2, r0
 8003a24:	4b0b      	ldr	r3, [pc, #44]	; (8003a54 <HAL_RCC_ClockConfig+0x1bc>)
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	091b      	lsrs	r3, r3, #4
 8003a2a:	f003 030f 	and.w	r3, r3, #15
 8003a2e:	490a      	ldr	r1, [pc, #40]	; (8003a58 <HAL_RCC_ClockConfig+0x1c0>)
 8003a30:	5ccb      	ldrb	r3, [r1, r3]
 8003a32:	fa22 f303 	lsr.w	r3, r2, r3
 8003a36:	4a09      	ldr	r2, [pc, #36]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003a38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a3a:	4b09      	ldr	r3, [pc, #36]	; (8003a60 <HAL_RCC_ClockConfig+0x1c8>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7fe f95a 	bl	8001cf8 <HAL_InitTick>

  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	40023c00 	.word	0x40023c00
 8003a54:	40023800 	.word	0x40023800
 8003a58:	08008b90 	.word	0x08008b90
 8003a5c:	20000000 	.word	0x20000000
 8003a60:	20000004 	.word	0x20000004

08003a64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a68:	b094      	sub	sp, #80	; 0x50
 8003a6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	647b      	str	r3, [r7, #68]	; 0x44
 8003a70:	2300      	movs	r3, #0
 8003a72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a74:	2300      	movs	r3, #0
 8003a76:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a7c:	4b79      	ldr	r3, [pc, #484]	; (8003c64 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f003 030c 	and.w	r3, r3, #12
 8003a84:	2b08      	cmp	r3, #8
 8003a86:	d00d      	beq.n	8003aa4 <HAL_RCC_GetSysClockFreq+0x40>
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	f200 80e1 	bhi.w	8003c50 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d002      	beq.n	8003a98 <HAL_RCC_GetSysClockFreq+0x34>
 8003a92:	2b04      	cmp	r3, #4
 8003a94:	d003      	beq.n	8003a9e <HAL_RCC_GetSysClockFreq+0x3a>
 8003a96:	e0db      	b.n	8003c50 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a98:	4b73      	ldr	r3, [pc, #460]	; (8003c68 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a9a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003a9c:	e0db      	b.n	8003c56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a9e:	4b73      	ldr	r3, [pc, #460]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x208>)
 8003aa0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003aa2:	e0d8      	b.n	8003c56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003aa4:	4b6f      	ldr	r3, [pc, #444]	; (8003c64 <HAL_RCC_GetSysClockFreq+0x200>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003aac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003aae:	4b6d      	ldr	r3, [pc, #436]	; (8003c64 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d063      	beq.n	8003b82 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aba:	4b6a      	ldr	r3, [pc, #424]	; (8003c64 <HAL_RCC_GetSysClockFreq+0x200>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	099b      	lsrs	r3, r3, #6
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ac4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ac8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003acc:	633b      	str	r3, [r7, #48]	; 0x30
 8003ace:	2300      	movs	r3, #0
 8003ad0:	637b      	str	r3, [r7, #52]	; 0x34
 8003ad2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003ad6:	4622      	mov	r2, r4
 8003ad8:	462b      	mov	r3, r5
 8003ada:	f04f 0000 	mov.w	r0, #0
 8003ade:	f04f 0100 	mov.w	r1, #0
 8003ae2:	0159      	lsls	r1, r3, #5
 8003ae4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ae8:	0150      	lsls	r0, r2, #5
 8003aea:	4602      	mov	r2, r0
 8003aec:	460b      	mov	r3, r1
 8003aee:	4621      	mov	r1, r4
 8003af0:	1a51      	subs	r1, r2, r1
 8003af2:	6139      	str	r1, [r7, #16]
 8003af4:	4629      	mov	r1, r5
 8003af6:	eb63 0301 	sbc.w	r3, r3, r1
 8003afa:	617b      	str	r3, [r7, #20]
 8003afc:	f04f 0200 	mov.w	r2, #0
 8003b00:	f04f 0300 	mov.w	r3, #0
 8003b04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b08:	4659      	mov	r1, fp
 8003b0a:	018b      	lsls	r3, r1, #6
 8003b0c:	4651      	mov	r1, sl
 8003b0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b12:	4651      	mov	r1, sl
 8003b14:	018a      	lsls	r2, r1, #6
 8003b16:	4651      	mov	r1, sl
 8003b18:	ebb2 0801 	subs.w	r8, r2, r1
 8003b1c:	4659      	mov	r1, fp
 8003b1e:	eb63 0901 	sbc.w	r9, r3, r1
 8003b22:	f04f 0200 	mov.w	r2, #0
 8003b26:	f04f 0300 	mov.w	r3, #0
 8003b2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b36:	4690      	mov	r8, r2
 8003b38:	4699      	mov	r9, r3
 8003b3a:	4623      	mov	r3, r4
 8003b3c:	eb18 0303 	adds.w	r3, r8, r3
 8003b40:	60bb      	str	r3, [r7, #8]
 8003b42:	462b      	mov	r3, r5
 8003b44:	eb49 0303 	adc.w	r3, r9, r3
 8003b48:	60fb      	str	r3, [r7, #12]
 8003b4a:	f04f 0200 	mov.w	r2, #0
 8003b4e:	f04f 0300 	mov.w	r3, #0
 8003b52:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b56:	4629      	mov	r1, r5
 8003b58:	024b      	lsls	r3, r1, #9
 8003b5a:	4621      	mov	r1, r4
 8003b5c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b60:	4621      	mov	r1, r4
 8003b62:	024a      	lsls	r2, r1, #9
 8003b64:	4610      	mov	r0, r2
 8003b66:	4619      	mov	r1, r3
 8003b68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b74:	f7fd f870 	bl	8000c58 <__aeabi_uldivmod>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b80:	e058      	b.n	8003c34 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b82:	4b38      	ldr	r3, [pc, #224]	; (8003c64 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	099b      	lsrs	r3, r3, #6
 8003b88:	2200      	movs	r2, #0
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	4611      	mov	r1, r2
 8003b8e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b92:	623b      	str	r3, [r7, #32]
 8003b94:	2300      	movs	r3, #0
 8003b96:	627b      	str	r3, [r7, #36]	; 0x24
 8003b98:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003b9c:	4642      	mov	r2, r8
 8003b9e:	464b      	mov	r3, r9
 8003ba0:	f04f 0000 	mov.w	r0, #0
 8003ba4:	f04f 0100 	mov.w	r1, #0
 8003ba8:	0159      	lsls	r1, r3, #5
 8003baa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bae:	0150      	lsls	r0, r2, #5
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	4641      	mov	r1, r8
 8003bb6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bba:	4649      	mov	r1, r9
 8003bbc:	eb63 0b01 	sbc.w	fp, r3, r1
 8003bc0:	f04f 0200 	mov.w	r2, #0
 8003bc4:	f04f 0300 	mov.w	r3, #0
 8003bc8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003bcc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003bd0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003bd4:	ebb2 040a 	subs.w	r4, r2, sl
 8003bd8:	eb63 050b 	sbc.w	r5, r3, fp
 8003bdc:	f04f 0200 	mov.w	r2, #0
 8003be0:	f04f 0300 	mov.w	r3, #0
 8003be4:	00eb      	lsls	r3, r5, #3
 8003be6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bea:	00e2      	lsls	r2, r4, #3
 8003bec:	4614      	mov	r4, r2
 8003bee:	461d      	mov	r5, r3
 8003bf0:	4643      	mov	r3, r8
 8003bf2:	18e3      	adds	r3, r4, r3
 8003bf4:	603b      	str	r3, [r7, #0]
 8003bf6:	464b      	mov	r3, r9
 8003bf8:	eb45 0303 	adc.w	r3, r5, r3
 8003bfc:	607b      	str	r3, [r7, #4]
 8003bfe:	f04f 0200 	mov.w	r2, #0
 8003c02:	f04f 0300 	mov.w	r3, #0
 8003c06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c0a:	4629      	mov	r1, r5
 8003c0c:	028b      	lsls	r3, r1, #10
 8003c0e:	4621      	mov	r1, r4
 8003c10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c14:	4621      	mov	r1, r4
 8003c16:	028a      	lsls	r2, r1, #10
 8003c18:	4610      	mov	r0, r2
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c1e:	2200      	movs	r2, #0
 8003c20:	61bb      	str	r3, [r7, #24]
 8003c22:	61fa      	str	r2, [r7, #28]
 8003c24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c28:	f7fd f816 	bl	8000c58 <__aeabi_uldivmod>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4613      	mov	r3, r2
 8003c32:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c34:	4b0b      	ldr	r3, [pc, #44]	; (8003c64 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	0c1b      	lsrs	r3, r3, #16
 8003c3a:	f003 0303 	and.w	r3, r3, #3
 8003c3e:	3301      	adds	r3, #1
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003c44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c4e:	e002      	b.n	8003c56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c50:	4b05      	ldr	r3, [pc, #20]	; (8003c68 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c52:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3750      	adds	r7, #80	; 0x50
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c62:	bf00      	nop
 8003c64:	40023800 	.word	0x40023800
 8003c68:	00f42400 	.word	0x00f42400
 8003c6c:	007a1200 	.word	0x007a1200

08003c70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c74:	4b03      	ldr	r3, [pc, #12]	; (8003c84 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c76:	681b      	ldr	r3, [r3, #0]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	20000000 	.word	0x20000000

08003c88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c8c:	f7ff fff0 	bl	8003c70 <HAL_RCC_GetHCLKFreq>
 8003c90:	4602      	mov	r2, r0
 8003c92:	4b05      	ldr	r3, [pc, #20]	; (8003ca8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	0a9b      	lsrs	r3, r3, #10
 8003c98:	f003 0307 	and.w	r3, r3, #7
 8003c9c:	4903      	ldr	r1, [pc, #12]	; (8003cac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c9e:	5ccb      	ldrb	r3, [r1, r3]
 8003ca0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	40023800 	.word	0x40023800
 8003cac:	08008ba0 	.word	0x08008ba0

08003cb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003cb4:	f7ff ffdc 	bl	8003c70 <HAL_RCC_GetHCLKFreq>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	4b05      	ldr	r3, [pc, #20]	; (8003cd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	0b5b      	lsrs	r3, r3, #13
 8003cc0:	f003 0307 	and.w	r3, r3, #7
 8003cc4:	4903      	ldr	r1, [pc, #12]	; (8003cd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cc6:	5ccb      	ldrb	r3, [r1, r3]
 8003cc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40023800 	.word	0x40023800
 8003cd4:	08008ba0 	.word	0x08008ba0

08003cd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e041      	b.n	8003d6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d106      	bne.n	8003d04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7fd fdc0 	bl	8001884 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2202      	movs	r2, #2
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	3304      	adds	r3, #4
 8003d14:	4619      	mov	r1, r3
 8003d16:	4610      	mov	r0, r2
 8003d18:	f000 fcba 	bl	8004690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
	...

08003d78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b085      	sub	sp, #20
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d001      	beq.n	8003d90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e03c      	b.n	8003e0a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2202      	movs	r2, #2
 8003d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a1e      	ldr	r2, [pc, #120]	; (8003e18 <HAL_TIM_Base_Start+0xa0>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d018      	beq.n	8003dd4 <HAL_TIM_Base_Start+0x5c>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003daa:	d013      	beq.n	8003dd4 <HAL_TIM_Base_Start+0x5c>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a1a      	ldr	r2, [pc, #104]	; (8003e1c <HAL_TIM_Base_Start+0xa4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d00e      	beq.n	8003dd4 <HAL_TIM_Base_Start+0x5c>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a19      	ldr	r2, [pc, #100]	; (8003e20 <HAL_TIM_Base_Start+0xa8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d009      	beq.n	8003dd4 <HAL_TIM_Base_Start+0x5c>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a17      	ldr	r2, [pc, #92]	; (8003e24 <HAL_TIM_Base_Start+0xac>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d004      	beq.n	8003dd4 <HAL_TIM_Base_Start+0x5c>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a16      	ldr	r2, [pc, #88]	; (8003e28 <HAL_TIM_Base_Start+0xb0>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d111      	bne.n	8003df8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 0307 	and.w	r3, r3, #7
 8003dde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b06      	cmp	r3, #6
 8003de4:	d010      	beq.n	8003e08 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f042 0201 	orr.w	r2, r2, #1
 8003df4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003df6:	e007      	b.n	8003e08 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f042 0201 	orr.w	r2, r2, #1
 8003e06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	40010000 	.word	0x40010000
 8003e1c:	40000400 	.word	0x40000400
 8003e20:	40000800 	.word	0x40000800
 8003e24:	40000c00 	.word	0x40000c00
 8003e28:	40014000 	.word	0x40014000

08003e2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e041      	b.n	8003ec2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d106      	bne.n	8003e58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 f839 	bl	8003eca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	3304      	adds	r3, #4
 8003e68:	4619      	mov	r1, r3
 8003e6a:	4610      	mov	r0, r2
 8003e6c:	f000 fc10 	bl	8004690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003eca:	b480      	push	{r7}
 8003ecc:	b083      	sub	sp, #12
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ed2:	bf00      	nop
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
	...

08003ee0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d109      	bne.n	8003f04 <HAL_TIM_PWM_Start+0x24>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	bf14      	ite	ne
 8003efc:	2301      	movne	r3, #1
 8003efe:	2300      	moveq	r3, #0
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	e022      	b.n	8003f4a <HAL_TIM_PWM_Start+0x6a>
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d109      	bne.n	8003f1e <HAL_TIM_PWM_Start+0x3e>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	bf14      	ite	ne
 8003f16:	2301      	movne	r3, #1
 8003f18:	2300      	moveq	r3, #0
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	e015      	b.n	8003f4a <HAL_TIM_PWM_Start+0x6a>
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2b08      	cmp	r3, #8
 8003f22:	d109      	bne.n	8003f38 <HAL_TIM_PWM_Start+0x58>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	bf14      	ite	ne
 8003f30:	2301      	movne	r3, #1
 8003f32:	2300      	moveq	r3, #0
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	e008      	b.n	8003f4a <HAL_TIM_PWM_Start+0x6a>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	bf14      	ite	ne
 8003f44:	2301      	movne	r3, #1
 8003f46:	2300      	moveq	r3, #0
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e068      	b.n	8004024 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d104      	bne.n	8003f62 <HAL_TIM_PWM_Start+0x82>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f60:	e013      	b.n	8003f8a <HAL_TIM_PWM_Start+0xaa>
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	2b04      	cmp	r3, #4
 8003f66:	d104      	bne.n	8003f72 <HAL_TIM_PWM_Start+0x92>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f70:	e00b      	b.n	8003f8a <HAL_TIM_PWM_Start+0xaa>
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	d104      	bne.n	8003f82 <HAL_TIM_PWM_Start+0xa2>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f80:	e003      	b.n	8003f8a <HAL_TIM_PWM_Start+0xaa>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2202      	movs	r2, #2
 8003f86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	6839      	ldr	r1, [r7, #0]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 fe22 	bl	8004bdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a23      	ldr	r2, [pc, #140]	; (800402c <HAL_TIM_PWM_Start+0x14c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d107      	bne.n	8003fb2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fb0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a1d      	ldr	r2, [pc, #116]	; (800402c <HAL_TIM_PWM_Start+0x14c>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d018      	beq.n	8003fee <HAL_TIM_PWM_Start+0x10e>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fc4:	d013      	beq.n	8003fee <HAL_TIM_PWM_Start+0x10e>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a19      	ldr	r2, [pc, #100]	; (8004030 <HAL_TIM_PWM_Start+0x150>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d00e      	beq.n	8003fee <HAL_TIM_PWM_Start+0x10e>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a17      	ldr	r2, [pc, #92]	; (8004034 <HAL_TIM_PWM_Start+0x154>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d009      	beq.n	8003fee <HAL_TIM_PWM_Start+0x10e>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a16      	ldr	r2, [pc, #88]	; (8004038 <HAL_TIM_PWM_Start+0x158>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d004      	beq.n	8003fee <HAL_TIM_PWM_Start+0x10e>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a14      	ldr	r2, [pc, #80]	; (800403c <HAL_TIM_PWM_Start+0x15c>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d111      	bne.n	8004012 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2b06      	cmp	r3, #6
 8003ffe:	d010      	beq.n	8004022 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f042 0201 	orr.w	r2, r2, #1
 800400e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004010:	e007      	b.n	8004022 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f042 0201 	orr.w	r2, r2, #1
 8004020:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	40010000 	.word	0x40010000
 8004030:	40000400 	.word	0x40000400
 8004034:	40000800 	.word	0x40000800
 8004038:	40000c00 	.word	0x40000c00
 800403c:	40014000 	.word	0x40014000

08004040 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2200      	movs	r2, #0
 8004050:	6839      	ldr	r1, [r7, #0]
 8004052:	4618      	mov	r0, r3
 8004054:	f000 fdc2 	bl	8004bdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a29      	ldr	r2, [pc, #164]	; (8004104 <HAL_TIM_PWM_Stop+0xc4>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d117      	bne.n	8004092 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	6a1a      	ldr	r2, [r3, #32]
 8004068:	f241 1311 	movw	r3, #4369	; 0x1111
 800406c:	4013      	ands	r3, r2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10f      	bne.n	8004092 <HAL_TIM_PWM_Stop+0x52>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	6a1a      	ldr	r2, [r3, #32]
 8004078:	f240 4344 	movw	r3, #1092	; 0x444
 800407c:	4013      	ands	r3, r2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d107      	bne.n	8004092 <HAL_TIM_PWM_Stop+0x52>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004090:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	6a1a      	ldr	r2, [r3, #32]
 8004098:	f241 1311 	movw	r3, #4369	; 0x1111
 800409c:	4013      	ands	r3, r2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10f      	bne.n	80040c2 <HAL_TIM_PWM_Stop+0x82>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	6a1a      	ldr	r2, [r3, #32]
 80040a8:	f240 4344 	movw	r3, #1092	; 0x444
 80040ac:	4013      	ands	r3, r2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d107      	bne.n	80040c2 <HAL_TIM_PWM_Stop+0x82>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f022 0201 	bic.w	r2, r2, #1
 80040c0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d104      	bne.n	80040d2 <HAL_TIM_PWM_Stop+0x92>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040d0:	e013      	b.n	80040fa <HAL_TIM_PWM_Stop+0xba>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	2b04      	cmp	r3, #4
 80040d6:	d104      	bne.n	80040e2 <HAL_TIM_PWM_Stop+0xa2>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040e0:	e00b      	b.n	80040fa <HAL_TIM_PWM_Stop+0xba>
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	2b08      	cmp	r3, #8
 80040e6:	d104      	bne.n	80040f2 <HAL_TIM_PWM_Stop+0xb2>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040f0:	e003      	b.n	80040fa <HAL_TIM_PWM_Stop+0xba>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3708      	adds	r7, #8
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	40010000 	.word	0x40010000

08004108 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b02      	cmp	r3, #2
 800411c:	d122      	bne.n	8004164 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b02      	cmp	r3, #2
 800412a:	d11b      	bne.n	8004164 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f06f 0202 	mvn.w	r2, #2
 8004134:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 fa81 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 8004150:	e005      	b.n	800415e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 fa73 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 fa84 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	f003 0304 	and.w	r3, r3, #4
 800416e:	2b04      	cmp	r3, #4
 8004170:	d122      	bne.n	80041b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	f003 0304 	and.w	r3, r3, #4
 800417c:	2b04      	cmp	r3, #4
 800417e:	d11b      	bne.n	80041b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f06f 0204 	mvn.w	r2, #4
 8004188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2202      	movs	r2, #2
 800418e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800419a:	2b00      	cmp	r3, #0
 800419c:	d003      	beq.n	80041a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 fa57 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 80041a4:	e005      	b.n	80041b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 fa49 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 fa5a 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	f003 0308 	and.w	r3, r3, #8
 80041c2:	2b08      	cmp	r3, #8
 80041c4:	d122      	bne.n	800420c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	f003 0308 	and.w	r3, r3, #8
 80041d0:	2b08      	cmp	r3, #8
 80041d2:	d11b      	bne.n	800420c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f06f 0208 	mvn.w	r2, #8
 80041dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2204      	movs	r2, #4
 80041e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	69db      	ldr	r3, [r3, #28]
 80041ea:	f003 0303 	and.w	r3, r3, #3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d003      	beq.n	80041fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 fa2d 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 80041f8:	e005      	b.n	8004206 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 fa1f 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 fa30 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	f003 0310 	and.w	r3, r3, #16
 8004216:	2b10      	cmp	r3, #16
 8004218:	d122      	bne.n	8004260 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f003 0310 	and.w	r3, r3, #16
 8004224:	2b10      	cmp	r3, #16
 8004226:	d11b      	bne.n	8004260 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f06f 0210 	mvn.w	r2, #16
 8004230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2208      	movs	r2, #8
 8004236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	69db      	ldr	r3, [r3, #28]
 800423e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004242:	2b00      	cmp	r3, #0
 8004244:	d003      	beq.n	800424e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 fa03 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 800424c:	e005      	b.n	800425a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 f9f5 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 fa06 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	2b01      	cmp	r3, #1
 800426c:	d10e      	bne.n	800428c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b01      	cmp	r3, #1
 800427a:	d107      	bne.n	800428c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f06f 0201 	mvn.w	r2, #1
 8004284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 f9cf 	bl	800462a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004296:	2b80      	cmp	r3, #128	; 0x80
 8004298:	d10e      	bne.n	80042b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042a4:	2b80      	cmp	r3, #128	; 0x80
 80042a6:	d107      	bne.n	80042b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 fd30 	bl	8004d18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c2:	2b40      	cmp	r3, #64	; 0x40
 80042c4:	d10e      	bne.n	80042e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d0:	2b40      	cmp	r3, #64	; 0x40
 80042d2:	d107      	bne.n	80042e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f9cb 	bl	800467a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	f003 0320 	and.w	r3, r3, #32
 80042ee:	2b20      	cmp	r3, #32
 80042f0:	d10e      	bne.n	8004310 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	f003 0320 	and.w	r3, r3, #32
 80042fc:	2b20      	cmp	r3, #32
 80042fe:	d107      	bne.n	8004310 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f06f 0220 	mvn.w	r2, #32
 8004308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 fcfa 	bl	8004d04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004310:	bf00      	nop
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b086      	sub	sp, #24
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004324:	2300      	movs	r3, #0
 8004326:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800432e:	2b01      	cmp	r3, #1
 8004330:	d101      	bne.n	8004336 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004332:	2302      	movs	r3, #2
 8004334:	e0ae      	b.n	8004494 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2b0c      	cmp	r3, #12
 8004342:	f200 809f 	bhi.w	8004484 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004346:	a201      	add	r2, pc, #4	; (adr r2, 800434c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800434c:	08004381 	.word	0x08004381
 8004350:	08004485 	.word	0x08004485
 8004354:	08004485 	.word	0x08004485
 8004358:	08004485 	.word	0x08004485
 800435c:	080043c1 	.word	0x080043c1
 8004360:	08004485 	.word	0x08004485
 8004364:	08004485 	.word	0x08004485
 8004368:	08004485 	.word	0x08004485
 800436c:	08004403 	.word	0x08004403
 8004370:	08004485 	.word	0x08004485
 8004374:	08004485 	.word	0x08004485
 8004378:	08004485 	.word	0x08004485
 800437c:	08004443 	.word	0x08004443
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68b9      	ldr	r1, [r7, #8]
 8004386:	4618      	mov	r0, r3
 8004388:	f000 fa02 	bl	8004790 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	699a      	ldr	r2, [r3, #24]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 0208 	orr.w	r2, r2, #8
 800439a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	699a      	ldr	r2, [r3, #24]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f022 0204 	bic.w	r2, r2, #4
 80043aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6999      	ldr	r1, [r3, #24]
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	691a      	ldr	r2, [r3, #16]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	619a      	str	r2, [r3, #24]
      break;
 80043be:	e064      	b.n	800448a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68b9      	ldr	r1, [r7, #8]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 fa48 	bl	800485c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	699a      	ldr	r2, [r3, #24]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	699a      	ldr	r2, [r3, #24]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6999      	ldr	r1, [r3, #24]
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	021a      	lsls	r2, r3, #8
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	619a      	str	r2, [r3, #24]
      break;
 8004400:	e043      	b.n	800448a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68b9      	ldr	r1, [r7, #8]
 8004408:	4618      	mov	r0, r3
 800440a:	f000 fa93 	bl	8004934 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	69da      	ldr	r2, [r3, #28]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f042 0208 	orr.w	r2, r2, #8
 800441c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	69da      	ldr	r2, [r3, #28]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 0204 	bic.w	r2, r2, #4
 800442c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69d9      	ldr	r1, [r3, #28]
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	691a      	ldr	r2, [r3, #16]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	61da      	str	r2, [r3, #28]
      break;
 8004440:	e023      	b.n	800448a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68b9      	ldr	r1, [r7, #8]
 8004448:	4618      	mov	r0, r3
 800444a:	f000 fadd 	bl	8004a08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	69da      	ldr	r2, [r3, #28]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800445c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	69da      	ldr	r2, [r3, #28]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800446c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	69d9      	ldr	r1, [r3, #28]
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	021a      	lsls	r2, r3, #8
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	430a      	orrs	r2, r1
 8004480:	61da      	str	r2, [r3, #28]
      break;
 8004482:	e002      	b.n	800448a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	75fb      	strb	r3, [r7, #23]
      break;
 8004488:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004492:	7dfb      	ldrb	r3, [r7, #23]
}
 8004494:	4618      	mov	r0, r3
 8004496:	3718      	adds	r7, #24
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044a6:	2300      	movs	r3, #0
 80044a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d101      	bne.n	80044b8 <HAL_TIM_ConfigClockSource+0x1c>
 80044b4:	2302      	movs	r3, #2
 80044b6:	e0b4      	b.n	8004622 <HAL_TIM_ConfigClockSource+0x186>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2202      	movs	r2, #2
 80044c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68ba      	ldr	r2, [r7, #8]
 80044e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044f0:	d03e      	beq.n	8004570 <HAL_TIM_ConfigClockSource+0xd4>
 80044f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044f6:	f200 8087 	bhi.w	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 80044fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044fe:	f000 8086 	beq.w	800460e <HAL_TIM_ConfigClockSource+0x172>
 8004502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004506:	d87f      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004508:	2b70      	cmp	r3, #112	; 0x70
 800450a:	d01a      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0xa6>
 800450c:	2b70      	cmp	r3, #112	; 0x70
 800450e:	d87b      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004510:	2b60      	cmp	r3, #96	; 0x60
 8004512:	d050      	beq.n	80045b6 <HAL_TIM_ConfigClockSource+0x11a>
 8004514:	2b60      	cmp	r3, #96	; 0x60
 8004516:	d877      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004518:	2b50      	cmp	r3, #80	; 0x50
 800451a:	d03c      	beq.n	8004596 <HAL_TIM_ConfigClockSource+0xfa>
 800451c:	2b50      	cmp	r3, #80	; 0x50
 800451e:	d873      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004520:	2b40      	cmp	r3, #64	; 0x40
 8004522:	d058      	beq.n	80045d6 <HAL_TIM_ConfigClockSource+0x13a>
 8004524:	2b40      	cmp	r3, #64	; 0x40
 8004526:	d86f      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004528:	2b30      	cmp	r3, #48	; 0x30
 800452a:	d064      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0x15a>
 800452c:	2b30      	cmp	r3, #48	; 0x30
 800452e:	d86b      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004530:	2b20      	cmp	r3, #32
 8004532:	d060      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004534:	2b20      	cmp	r3, #32
 8004536:	d867      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004538:	2b00      	cmp	r3, #0
 800453a:	d05c      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0x15a>
 800453c:	2b10      	cmp	r3, #16
 800453e:	d05a      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004540:	e062      	b.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6818      	ldr	r0, [r3, #0]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	6899      	ldr	r1, [r3, #8]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685a      	ldr	r2, [r3, #4]
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	f000 fb23 	bl	8004b9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004564:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68ba      	ldr	r2, [r7, #8]
 800456c:	609a      	str	r2, [r3, #8]
      break;
 800456e:	e04f      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6818      	ldr	r0, [r3, #0]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	6899      	ldr	r1, [r3, #8]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685a      	ldr	r2, [r3, #4]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	f000 fb0c 	bl	8004b9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004592:	609a      	str	r2, [r3, #8]
      break;
 8004594:	e03c      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6818      	ldr	r0, [r3, #0]
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	6859      	ldr	r1, [r3, #4]
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	461a      	mov	r2, r3
 80045a4:	f000 fa80 	bl	8004aa8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2150      	movs	r1, #80	; 0x50
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 fad9 	bl	8004b66 <TIM_ITRx_SetConfig>
      break;
 80045b4:	e02c      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6818      	ldr	r0, [r3, #0]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	6859      	ldr	r1, [r3, #4]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	461a      	mov	r2, r3
 80045c4:	f000 fa9f 	bl	8004b06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2160      	movs	r1, #96	; 0x60
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 fac9 	bl	8004b66 <TIM_ITRx_SetConfig>
      break;
 80045d4:	e01c      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6818      	ldr	r0, [r3, #0]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	6859      	ldr	r1, [r3, #4]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	461a      	mov	r2, r3
 80045e4:	f000 fa60 	bl	8004aa8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2140      	movs	r1, #64	; 0x40
 80045ee:	4618      	mov	r0, r3
 80045f0:	f000 fab9 	bl	8004b66 <TIM_ITRx_SetConfig>
      break;
 80045f4:	e00c      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4619      	mov	r1, r3
 8004600:	4610      	mov	r0, r2
 8004602:	f000 fab0 	bl	8004b66 <TIM_ITRx_SetConfig>
      break;
 8004606:	e003      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	73fb      	strb	r3, [r7, #15]
      break;
 800460c:	e000      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800460e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004620:	7bfb      	ldrb	r3, [r7, #15]
}
 8004622:	4618      	mov	r0, r3
 8004624:	3710      	adds	r7, #16
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}

0800462a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800462a:	b480      	push	{r7}
 800462c:	b083      	sub	sp, #12
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004632:	bf00      	nop
 8004634:	370c      	adds	r7, #12
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800463e:	b480      	push	{r7}
 8004640:	b083      	sub	sp, #12
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004646:	bf00      	nop
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004652:	b480      	push	{r7}
 8004654:	b083      	sub	sp, #12
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800465a:	bf00      	nop
 800465c:	370c      	adds	r7, #12
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr

0800467a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
	...

08004690 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a34      	ldr	r2, [pc, #208]	; (8004774 <TIM_Base_SetConfig+0xe4>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d00f      	beq.n	80046c8 <TIM_Base_SetConfig+0x38>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ae:	d00b      	beq.n	80046c8 <TIM_Base_SetConfig+0x38>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a31      	ldr	r2, [pc, #196]	; (8004778 <TIM_Base_SetConfig+0xe8>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d007      	beq.n	80046c8 <TIM_Base_SetConfig+0x38>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a30      	ldr	r2, [pc, #192]	; (800477c <TIM_Base_SetConfig+0xec>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d003      	beq.n	80046c8 <TIM_Base_SetConfig+0x38>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a2f      	ldr	r2, [pc, #188]	; (8004780 <TIM_Base_SetConfig+0xf0>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d108      	bne.n	80046da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a25      	ldr	r2, [pc, #148]	; (8004774 <TIM_Base_SetConfig+0xe4>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d01b      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046e8:	d017      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a22      	ldr	r2, [pc, #136]	; (8004778 <TIM_Base_SetConfig+0xe8>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d013      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a21      	ldr	r2, [pc, #132]	; (800477c <TIM_Base_SetConfig+0xec>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d00f      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a20      	ldr	r2, [pc, #128]	; (8004780 <TIM_Base_SetConfig+0xf0>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d00b      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a1f      	ldr	r2, [pc, #124]	; (8004784 <TIM_Base_SetConfig+0xf4>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d007      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a1e      	ldr	r2, [pc, #120]	; (8004788 <TIM_Base_SetConfig+0xf8>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d003      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a1d      	ldr	r2, [pc, #116]	; (800478c <TIM_Base_SetConfig+0xfc>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d108      	bne.n	800472c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004720:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	4313      	orrs	r3, r2
 800472a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	4313      	orrs	r3, r2
 8004738:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	689a      	ldr	r2, [r3, #8]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a08      	ldr	r2, [pc, #32]	; (8004774 <TIM_Base_SetConfig+0xe4>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d103      	bne.n	8004760 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	691a      	ldr	r2, [r3, #16]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	615a      	str	r2, [r3, #20]
}
 8004766:	bf00      	nop
 8004768:	3714      	adds	r7, #20
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	40010000 	.word	0x40010000
 8004778:	40000400 	.word	0x40000400
 800477c:	40000800 	.word	0x40000800
 8004780:	40000c00 	.word	0x40000c00
 8004784:	40014000 	.word	0x40014000
 8004788:	40014400 	.word	0x40014400
 800478c:	40014800 	.word	0x40014800

08004790 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	f023 0201 	bic.w	r2, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f023 0303 	bic.w	r3, r3, #3
 80047c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68fa      	ldr	r2, [r7, #12]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f023 0302 	bic.w	r3, r3, #2
 80047d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a1c      	ldr	r2, [pc, #112]	; (8004858 <TIM_OC1_SetConfig+0xc8>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d10c      	bne.n	8004806 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	f023 0308 	bic.w	r3, r3, #8
 80047f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f023 0304 	bic.w	r3, r3, #4
 8004804:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a13      	ldr	r2, [pc, #76]	; (8004858 <TIM_OC1_SetConfig+0xc8>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d111      	bne.n	8004832 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004814:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800481c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	693a      	ldr	r2, [r7, #16]
 8004824:	4313      	orrs	r3, r2
 8004826:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	699b      	ldr	r3, [r3, #24]
 800482c:	693a      	ldr	r2, [r7, #16]
 800482e:	4313      	orrs	r3, r2
 8004830:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	697a      	ldr	r2, [r7, #20]
 800484a:	621a      	str	r2, [r3, #32]
}
 800484c:	bf00      	nop
 800484e:	371c      	adds	r7, #28
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr
 8004858:	40010000 	.word	0x40010000

0800485c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800485c:	b480      	push	{r7}
 800485e:	b087      	sub	sp, #28
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	f023 0210 	bic.w	r2, r3, #16
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800488a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	021b      	lsls	r3, r3, #8
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	4313      	orrs	r3, r2
 800489e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	f023 0320 	bic.w	r3, r3, #32
 80048a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	011b      	lsls	r3, r3, #4
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a1e      	ldr	r2, [pc, #120]	; (8004930 <TIM_OC2_SetConfig+0xd4>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d10d      	bne.n	80048d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	011b      	lsls	r3, r3, #4
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a15      	ldr	r2, [pc, #84]	; (8004930 <TIM_OC2_SetConfig+0xd4>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d113      	bne.n	8004908 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	695b      	ldr	r3, [r3, #20]
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	4313      	orrs	r3, r2
 8004906:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	685a      	ldr	r2, [r3, #4]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	621a      	str	r2, [r3, #32]
}
 8004922:	bf00      	nop
 8004924:	371c      	adds	r7, #28
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	40010000 	.word	0x40010000

08004934 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004934:	b480      	push	{r7}
 8004936:	b087      	sub	sp, #28
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004962:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f023 0303 	bic.w	r3, r3, #3
 800496a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68fa      	ldr	r2, [r7, #12]
 8004972:	4313      	orrs	r3, r2
 8004974:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800497c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	021b      	lsls	r3, r3, #8
 8004984:	697a      	ldr	r2, [r7, #20]
 8004986:	4313      	orrs	r3, r2
 8004988:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a1d      	ldr	r2, [pc, #116]	; (8004a04 <TIM_OC3_SetConfig+0xd0>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d10d      	bne.n	80049ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004998:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	021b      	lsls	r3, r3, #8
 80049a0:	697a      	ldr	r2, [r7, #20]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a14      	ldr	r2, [pc, #80]	; (8004a04 <TIM_OC3_SetConfig+0xd0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d113      	bne.n	80049de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	011b      	lsls	r3, r3, #4
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	011b      	lsls	r3, r3, #4
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	4313      	orrs	r3, r2
 80049dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	693a      	ldr	r2, [r7, #16]
 80049e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685a      	ldr	r2, [r3, #4]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	621a      	str	r2, [r3, #32]
}
 80049f8:	bf00      	nop
 80049fa:	371c      	adds	r7, #28
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr
 8004a04:	40010000 	.word	0x40010000

08004a08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b087      	sub	sp, #28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	021b      	lsls	r3, r3, #8
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	031b      	lsls	r3, r3, #12
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a10      	ldr	r2, [pc, #64]	; (8004aa4 <TIM_OC4_SetConfig+0x9c>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d109      	bne.n	8004a7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	019b      	lsls	r3, r3, #6
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68fa      	ldr	r2, [r7, #12]
 8004a86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685a      	ldr	r2, [r3, #4]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	621a      	str	r2, [r3, #32]
}
 8004a96:	bf00      	nop
 8004a98:	371c      	adds	r7, #28
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop
 8004aa4:	40010000 	.word	0x40010000

08004aa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	f023 0201 	bic.w	r2, r3, #1
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f023 030a 	bic.w	r3, r3, #10
 8004ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	621a      	str	r2, [r3, #32]
}
 8004afa:	bf00      	nop
 8004afc:	371c      	adds	r7, #28
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b087      	sub	sp, #28
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	60f8      	str	r0, [r7, #12]
 8004b0e:	60b9      	str	r1, [r7, #8]
 8004b10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	f023 0210 	bic.w	r2, r3, #16
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6a1b      	ldr	r3, [r3, #32]
 8004b28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	031b      	lsls	r3, r3, #12
 8004b36:	697a      	ldr	r2, [r7, #20]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	011b      	lsls	r3, r3, #4
 8004b48:	693a      	ldr	r2, [r7, #16]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	621a      	str	r2, [r3, #32]
}
 8004b5a:	bf00      	nop
 8004b5c:	371c      	adds	r7, #28
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr

08004b66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b085      	sub	sp, #20
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
 8004b6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	f043 0307 	orr.w	r3, r3, #7
 8004b88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	609a      	str	r2, [r3, #8]
}
 8004b90:	bf00      	nop
 8004b92:	3714      	adds	r7, #20
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]
 8004ba8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	021a      	lsls	r2, r3, #8
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	431a      	orrs	r2, r3
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	609a      	str	r2, [r3, #8]
}
 8004bd0:	bf00      	nop
 8004bd2:	371c      	adds	r7, #28
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b087      	sub	sp, #28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f003 031f 	and.w	r3, r3, #31
 8004bee:	2201      	movs	r2, #1
 8004bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6a1a      	ldr	r2, [r3, #32]
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	43db      	mvns	r3, r3
 8004bfe:	401a      	ands	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6a1a      	ldr	r2, [r3, #32]
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	f003 031f 	and.w	r3, r3, #31
 8004c0e:	6879      	ldr	r1, [r7, #4]
 8004c10:	fa01 f303 	lsl.w	r3, r1, r3
 8004c14:	431a      	orrs	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	621a      	str	r2, [r3, #32]
}
 8004c1a:	bf00      	nop
 8004c1c:	371c      	adds	r7, #28
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
	...

08004c28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e050      	b.n	8004ce2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a1c      	ldr	r2, [pc, #112]	; (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d018      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c8c:	d013      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a18      	ldr	r2, [pc, #96]	; (8004cf4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d00e      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a16      	ldr	r2, [pc, #88]	; (8004cf8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d009      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a15      	ldr	r2, [pc, #84]	; (8004cfc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d004      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a13      	ldr	r2, [pc, #76]	; (8004d00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d10c      	bne.n	8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3714      	adds	r7, #20
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	40010000 	.word	0x40010000
 8004cf4:	40000400 	.word	0x40000400
 8004cf8:	40000800 	.word	0x40000800
 8004cfc:	40000c00 	.word	0x40000c00
 8004d00:	40014000 	.word	0x40014000

08004d04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d0c:	bf00      	nop
 8004d0e:	370c      	adds	r7, #12
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e03f      	b.n	8004dbe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d106      	bne.n	8004d58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7fc fe12 	bl	800197c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2224      	movs	r2, #36	; 0x24
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68da      	ldr	r2, [r3, #12]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f000 f829 	bl	8004dc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	691a      	ldr	r2, [r3, #16]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	695a      	ldr	r2, [r3, #20]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004da4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2220      	movs	r2, #32
 8004db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2220      	movs	r2, #32
 8004db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
	...

08004dc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004dc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dcc:	b0c0      	sub	sp, #256	; 0x100
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004de4:	68d9      	ldr	r1, [r3, #12]
 8004de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	ea40 0301 	orr.w	r3, r0, r1
 8004df0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004df6:	689a      	ldr	r2, [r3, #8]
 8004df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	431a      	orrs	r2, r3
 8004e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e0c:	69db      	ldr	r3, [r3, #28]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004e20:	f021 010c 	bic.w	r1, r1, #12
 8004e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004e2e:	430b      	orrs	r3, r1
 8004e30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e42:	6999      	ldr	r1, [r3, #24]
 8004e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	ea40 0301 	orr.w	r3, r0, r1
 8004e4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	4b8f      	ldr	r3, [pc, #572]	; (8005094 <UART_SetConfig+0x2cc>)
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d005      	beq.n	8004e68 <UART_SetConfig+0xa0>
 8004e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	4b8d      	ldr	r3, [pc, #564]	; (8005098 <UART_SetConfig+0x2d0>)
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d104      	bne.n	8004e72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e68:	f7fe ff22 	bl	8003cb0 <HAL_RCC_GetPCLK2Freq>
 8004e6c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004e70:	e003      	b.n	8004e7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e72:	f7fe ff09 	bl	8003c88 <HAL_RCC_GetPCLK1Freq>
 8004e76:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e7e:	69db      	ldr	r3, [r3, #28]
 8004e80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e84:	f040 810c 	bne.w	80050a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004e92:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004e96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004e9a:	4622      	mov	r2, r4
 8004e9c:	462b      	mov	r3, r5
 8004e9e:	1891      	adds	r1, r2, r2
 8004ea0:	65b9      	str	r1, [r7, #88]	; 0x58
 8004ea2:	415b      	adcs	r3, r3
 8004ea4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ea6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004eaa:	4621      	mov	r1, r4
 8004eac:	eb12 0801 	adds.w	r8, r2, r1
 8004eb0:	4629      	mov	r1, r5
 8004eb2:	eb43 0901 	adc.w	r9, r3, r1
 8004eb6:	f04f 0200 	mov.w	r2, #0
 8004eba:	f04f 0300 	mov.w	r3, #0
 8004ebe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ec2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ec6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004eca:	4690      	mov	r8, r2
 8004ecc:	4699      	mov	r9, r3
 8004ece:	4623      	mov	r3, r4
 8004ed0:	eb18 0303 	adds.w	r3, r8, r3
 8004ed4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004ed8:	462b      	mov	r3, r5
 8004eda:	eb49 0303 	adc.w	r3, r9, r3
 8004ede:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004eee:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004ef2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	18db      	adds	r3, r3, r3
 8004efa:	653b      	str	r3, [r7, #80]	; 0x50
 8004efc:	4613      	mov	r3, r2
 8004efe:	eb42 0303 	adc.w	r3, r2, r3
 8004f02:	657b      	str	r3, [r7, #84]	; 0x54
 8004f04:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004f08:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004f0c:	f7fb fea4 	bl	8000c58 <__aeabi_uldivmod>
 8004f10:	4602      	mov	r2, r0
 8004f12:	460b      	mov	r3, r1
 8004f14:	4b61      	ldr	r3, [pc, #388]	; (800509c <UART_SetConfig+0x2d4>)
 8004f16:	fba3 2302 	umull	r2, r3, r3, r2
 8004f1a:	095b      	lsrs	r3, r3, #5
 8004f1c:	011c      	lsls	r4, r3, #4
 8004f1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f22:	2200      	movs	r2, #0
 8004f24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f28:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004f2c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004f30:	4642      	mov	r2, r8
 8004f32:	464b      	mov	r3, r9
 8004f34:	1891      	adds	r1, r2, r2
 8004f36:	64b9      	str	r1, [r7, #72]	; 0x48
 8004f38:	415b      	adcs	r3, r3
 8004f3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f3c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004f40:	4641      	mov	r1, r8
 8004f42:	eb12 0a01 	adds.w	sl, r2, r1
 8004f46:	4649      	mov	r1, r9
 8004f48:	eb43 0b01 	adc.w	fp, r3, r1
 8004f4c:	f04f 0200 	mov.w	r2, #0
 8004f50:	f04f 0300 	mov.w	r3, #0
 8004f54:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f58:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f60:	4692      	mov	sl, r2
 8004f62:	469b      	mov	fp, r3
 8004f64:	4643      	mov	r3, r8
 8004f66:	eb1a 0303 	adds.w	r3, sl, r3
 8004f6a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004f6e:	464b      	mov	r3, r9
 8004f70:	eb4b 0303 	adc.w	r3, fp, r3
 8004f74:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004f84:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004f88:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	18db      	adds	r3, r3, r3
 8004f90:	643b      	str	r3, [r7, #64]	; 0x40
 8004f92:	4613      	mov	r3, r2
 8004f94:	eb42 0303 	adc.w	r3, r2, r3
 8004f98:	647b      	str	r3, [r7, #68]	; 0x44
 8004f9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004f9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004fa2:	f7fb fe59 	bl	8000c58 <__aeabi_uldivmod>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	4611      	mov	r1, r2
 8004fac:	4b3b      	ldr	r3, [pc, #236]	; (800509c <UART_SetConfig+0x2d4>)
 8004fae:	fba3 2301 	umull	r2, r3, r3, r1
 8004fb2:	095b      	lsrs	r3, r3, #5
 8004fb4:	2264      	movs	r2, #100	; 0x64
 8004fb6:	fb02 f303 	mul.w	r3, r2, r3
 8004fba:	1acb      	subs	r3, r1, r3
 8004fbc:	00db      	lsls	r3, r3, #3
 8004fbe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004fc2:	4b36      	ldr	r3, [pc, #216]	; (800509c <UART_SetConfig+0x2d4>)
 8004fc4:	fba3 2302 	umull	r2, r3, r3, r2
 8004fc8:	095b      	lsrs	r3, r3, #5
 8004fca:	005b      	lsls	r3, r3, #1
 8004fcc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004fd0:	441c      	add	r4, r3
 8004fd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004fdc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004fe0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004fe4:	4642      	mov	r2, r8
 8004fe6:	464b      	mov	r3, r9
 8004fe8:	1891      	adds	r1, r2, r2
 8004fea:	63b9      	str	r1, [r7, #56]	; 0x38
 8004fec:	415b      	adcs	r3, r3
 8004fee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ff0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ff4:	4641      	mov	r1, r8
 8004ff6:	1851      	adds	r1, r2, r1
 8004ff8:	6339      	str	r1, [r7, #48]	; 0x30
 8004ffa:	4649      	mov	r1, r9
 8004ffc:	414b      	adcs	r3, r1
 8004ffe:	637b      	str	r3, [r7, #52]	; 0x34
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	f04f 0300 	mov.w	r3, #0
 8005008:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800500c:	4659      	mov	r1, fp
 800500e:	00cb      	lsls	r3, r1, #3
 8005010:	4651      	mov	r1, sl
 8005012:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005016:	4651      	mov	r1, sl
 8005018:	00ca      	lsls	r2, r1, #3
 800501a:	4610      	mov	r0, r2
 800501c:	4619      	mov	r1, r3
 800501e:	4603      	mov	r3, r0
 8005020:	4642      	mov	r2, r8
 8005022:	189b      	adds	r3, r3, r2
 8005024:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005028:	464b      	mov	r3, r9
 800502a:	460a      	mov	r2, r1
 800502c:	eb42 0303 	adc.w	r3, r2, r3
 8005030:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005040:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005044:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005048:	460b      	mov	r3, r1
 800504a:	18db      	adds	r3, r3, r3
 800504c:	62bb      	str	r3, [r7, #40]	; 0x28
 800504e:	4613      	mov	r3, r2
 8005050:	eb42 0303 	adc.w	r3, r2, r3
 8005054:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005056:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800505a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800505e:	f7fb fdfb 	bl	8000c58 <__aeabi_uldivmod>
 8005062:	4602      	mov	r2, r0
 8005064:	460b      	mov	r3, r1
 8005066:	4b0d      	ldr	r3, [pc, #52]	; (800509c <UART_SetConfig+0x2d4>)
 8005068:	fba3 1302 	umull	r1, r3, r3, r2
 800506c:	095b      	lsrs	r3, r3, #5
 800506e:	2164      	movs	r1, #100	; 0x64
 8005070:	fb01 f303 	mul.w	r3, r1, r3
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	3332      	adds	r3, #50	; 0x32
 800507a:	4a08      	ldr	r2, [pc, #32]	; (800509c <UART_SetConfig+0x2d4>)
 800507c:	fba2 2303 	umull	r2, r3, r2, r3
 8005080:	095b      	lsrs	r3, r3, #5
 8005082:	f003 0207 	and.w	r2, r3, #7
 8005086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4422      	add	r2, r4
 800508e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005090:	e105      	b.n	800529e <UART_SetConfig+0x4d6>
 8005092:	bf00      	nop
 8005094:	40011000 	.word	0x40011000
 8005098:	40011400 	.word	0x40011400
 800509c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050a4:	2200      	movs	r2, #0
 80050a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80050aa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80050ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80050b2:	4642      	mov	r2, r8
 80050b4:	464b      	mov	r3, r9
 80050b6:	1891      	adds	r1, r2, r2
 80050b8:	6239      	str	r1, [r7, #32]
 80050ba:	415b      	adcs	r3, r3
 80050bc:	627b      	str	r3, [r7, #36]	; 0x24
 80050be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050c2:	4641      	mov	r1, r8
 80050c4:	1854      	adds	r4, r2, r1
 80050c6:	4649      	mov	r1, r9
 80050c8:	eb43 0501 	adc.w	r5, r3, r1
 80050cc:	f04f 0200 	mov.w	r2, #0
 80050d0:	f04f 0300 	mov.w	r3, #0
 80050d4:	00eb      	lsls	r3, r5, #3
 80050d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050da:	00e2      	lsls	r2, r4, #3
 80050dc:	4614      	mov	r4, r2
 80050de:	461d      	mov	r5, r3
 80050e0:	4643      	mov	r3, r8
 80050e2:	18e3      	adds	r3, r4, r3
 80050e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80050e8:	464b      	mov	r3, r9
 80050ea:	eb45 0303 	adc.w	r3, r5, r3
 80050ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80050f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80050fe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005102:	f04f 0200 	mov.w	r2, #0
 8005106:	f04f 0300 	mov.w	r3, #0
 800510a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800510e:	4629      	mov	r1, r5
 8005110:	008b      	lsls	r3, r1, #2
 8005112:	4621      	mov	r1, r4
 8005114:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005118:	4621      	mov	r1, r4
 800511a:	008a      	lsls	r2, r1, #2
 800511c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005120:	f7fb fd9a 	bl	8000c58 <__aeabi_uldivmod>
 8005124:	4602      	mov	r2, r0
 8005126:	460b      	mov	r3, r1
 8005128:	4b60      	ldr	r3, [pc, #384]	; (80052ac <UART_SetConfig+0x4e4>)
 800512a:	fba3 2302 	umull	r2, r3, r3, r2
 800512e:	095b      	lsrs	r3, r3, #5
 8005130:	011c      	lsls	r4, r3, #4
 8005132:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005136:	2200      	movs	r2, #0
 8005138:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800513c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005140:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005144:	4642      	mov	r2, r8
 8005146:	464b      	mov	r3, r9
 8005148:	1891      	adds	r1, r2, r2
 800514a:	61b9      	str	r1, [r7, #24]
 800514c:	415b      	adcs	r3, r3
 800514e:	61fb      	str	r3, [r7, #28]
 8005150:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005154:	4641      	mov	r1, r8
 8005156:	1851      	adds	r1, r2, r1
 8005158:	6139      	str	r1, [r7, #16]
 800515a:	4649      	mov	r1, r9
 800515c:	414b      	adcs	r3, r1
 800515e:	617b      	str	r3, [r7, #20]
 8005160:	f04f 0200 	mov.w	r2, #0
 8005164:	f04f 0300 	mov.w	r3, #0
 8005168:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800516c:	4659      	mov	r1, fp
 800516e:	00cb      	lsls	r3, r1, #3
 8005170:	4651      	mov	r1, sl
 8005172:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005176:	4651      	mov	r1, sl
 8005178:	00ca      	lsls	r2, r1, #3
 800517a:	4610      	mov	r0, r2
 800517c:	4619      	mov	r1, r3
 800517e:	4603      	mov	r3, r0
 8005180:	4642      	mov	r2, r8
 8005182:	189b      	adds	r3, r3, r2
 8005184:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005188:	464b      	mov	r3, r9
 800518a:	460a      	mov	r2, r1
 800518c:	eb42 0303 	adc.w	r3, r2, r3
 8005190:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	67bb      	str	r3, [r7, #120]	; 0x78
 800519e:	67fa      	str	r2, [r7, #124]	; 0x7c
 80051a0:	f04f 0200 	mov.w	r2, #0
 80051a4:	f04f 0300 	mov.w	r3, #0
 80051a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80051ac:	4649      	mov	r1, r9
 80051ae:	008b      	lsls	r3, r1, #2
 80051b0:	4641      	mov	r1, r8
 80051b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051b6:	4641      	mov	r1, r8
 80051b8:	008a      	lsls	r2, r1, #2
 80051ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80051be:	f7fb fd4b 	bl	8000c58 <__aeabi_uldivmod>
 80051c2:	4602      	mov	r2, r0
 80051c4:	460b      	mov	r3, r1
 80051c6:	4b39      	ldr	r3, [pc, #228]	; (80052ac <UART_SetConfig+0x4e4>)
 80051c8:	fba3 1302 	umull	r1, r3, r3, r2
 80051cc:	095b      	lsrs	r3, r3, #5
 80051ce:	2164      	movs	r1, #100	; 0x64
 80051d0:	fb01 f303 	mul.w	r3, r1, r3
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	011b      	lsls	r3, r3, #4
 80051d8:	3332      	adds	r3, #50	; 0x32
 80051da:	4a34      	ldr	r2, [pc, #208]	; (80052ac <UART_SetConfig+0x4e4>)
 80051dc:	fba2 2303 	umull	r2, r3, r2, r3
 80051e0:	095b      	lsrs	r3, r3, #5
 80051e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051e6:	441c      	add	r4, r3
 80051e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051ec:	2200      	movs	r2, #0
 80051ee:	673b      	str	r3, [r7, #112]	; 0x70
 80051f0:	677a      	str	r2, [r7, #116]	; 0x74
 80051f2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80051f6:	4642      	mov	r2, r8
 80051f8:	464b      	mov	r3, r9
 80051fa:	1891      	adds	r1, r2, r2
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	415b      	adcs	r3, r3
 8005200:	60fb      	str	r3, [r7, #12]
 8005202:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005206:	4641      	mov	r1, r8
 8005208:	1851      	adds	r1, r2, r1
 800520a:	6039      	str	r1, [r7, #0]
 800520c:	4649      	mov	r1, r9
 800520e:	414b      	adcs	r3, r1
 8005210:	607b      	str	r3, [r7, #4]
 8005212:	f04f 0200 	mov.w	r2, #0
 8005216:	f04f 0300 	mov.w	r3, #0
 800521a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800521e:	4659      	mov	r1, fp
 8005220:	00cb      	lsls	r3, r1, #3
 8005222:	4651      	mov	r1, sl
 8005224:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005228:	4651      	mov	r1, sl
 800522a:	00ca      	lsls	r2, r1, #3
 800522c:	4610      	mov	r0, r2
 800522e:	4619      	mov	r1, r3
 8005230:	4603      	mov	r3, r0
 8005232:	4642      	mov	r2, r8
 8005234:	189b      	adds	r3, r3, r2
 8005236:	66bb      	str	r3, [r7, #104]	; 0x68
 8005238:	464b      	mov	r3, r9
 800523a:	460a      	mov	r2, r1
 800523c:	eb42 0303 	adc.w	r3, r2, r3
 8005240:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	663b      	str	r3, [r7, #96]	; 0x60
 800524c:	667a      	str	r2, [r7, #100]	; 0x64
 800524e:	f04f 0200 	mov.w	r2, #0
 8005252:	f04f 0300 	mov.w	r3, #0
 8005256:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800525a:	4649      	mov	r1, r9
 800525c:	008b      	lsls	r3, r1, #2
 800525e:	4641      	mov	r1, r8
 8005260:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005264:	4641      	mov	r1, r8
 8005266:	008a      	lsls	r2, r1, #2
 8005268:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800526c:	f7fb fcf4 	bl	8000c58 <__aeabi_uldivmod>
 8005270:	4602      	mov	r2, r0
 8005272:	460b      	mov	r3, r1
 8005274:	4b0d      	ldr	r3, [pc, #52]	; (80052ac <UART_SetConfig+0x4e4>)
 8005276:	fba3 1302 	umull	r1, r3, r3, r2
 800527a:	095b      	lsrs	r3, r3, #5
 800527c:	2164      	movs	r1, #100	; 0x64
 800527e:	fb01 f303 	mul.w	r3, r1, r3
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	011b      	lsls	r3, r3, #4
 8005286:	3332      	adds	r3, #50	; 0x32
 8005288:	4a08      	ldr	r2, [pc, #32]	; (80052ac <UART_SetConfig+0x4e4>)
 800528a:	fba2 2303 	umull	r2, r3, r2, r3
 800528e:	095b      	lsrs	r3, r3, #5
 8005290:	f003 020f 	and.w	r2, r3, #15
 8005294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4422      	add	r2, r4
 800529c:	609a      	str	r2, [r3, #8]
}
 800529e:	bf00      	nop
 80052a0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80052a4:	46bd      	mov	sp, r7
 80052a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052aa:	bf00      	nop
 80052ac:	51eb851f 	.word	0x51eb851f

080052b0 <__errno>:
 80052b0:	4b01      	ldr	r3, [pc, #4]	; (80052b8 <__errno+0x8>)
 80052b2:	6818      	ldr	r0, [r3, #0]
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	2000000c 	.word	0x2000000c

080052bc <__libc_init_array>:
 80052bc:	b570      	push	{r4, r5, r6, lr}
 80052be:	4d0d      	ldr	r5, [pc, #52]	; (80052f4 <__libc_init_array+0x38>)
 80052c0:	4c0d      	ldr	r4, [pc, #52]	; (80052f8 <__libc_init_array+0x3c>)
 80052c2:	1b64      	subs	r4, r4, r5
 80052c4:	10a4      	asrs	r4, r4, #2
 80052c6:	2600      	movs	r6, #0
 80052c8:	42a6      	cmp	r6, r4
 80052ca:	d109      	bne.n	80052e0 <__libc_init_array+0x24>
 80052cc:	4d0b      	ldr	r5, [pc, #44]	; (80052fc <__libc_init_array+0x40>)
 80052ce:	4c0c      	ldr	r4, [pc, #48]	; (8005300 <__libc_init_array+0x44>)
 80052d0:	f003 fc50 	bl	8008b74 <_init>
 80052d4:	1b64      	subs	r4, r4, r5
 80052d6:	10a4      	asrs	r4, r4, #2
 80052d8:	2600      	movs	r6, #0
 80052da:	42a6      	cmp	r6, r4
 80052dc:	d105      	bne.n	80052ea <__libc_init_array+0x2e>
 80052de:	bd70      	pop	{r4, r5, r6, pc}
 80052e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80052e4:	4798      	blx	r3
 80052e6:	3601      	adds	r6, #1
 80052e8:	e7ee      	b.n	80052c8 <__libc_init_array+0xc>
 80052ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80052ee:	4798      	blx	r3
 80052f0:	3601      	adds	r6, #1
 80052f2:	e7f2      	b.n	80052da <__libc_init_array+0x1e>
 80052f4:	08008fc8 	.word	0x08008fc8
 80052f8:	08008fc8 	.word	0x08008fc8
 80052fc:	08008fc8 	.word	0x08008fc8
 8005300:	08008fcc 	.word	0x08008fcc

08005304 <memset>:
 8005304:	4402      	add	r2, r0
 8005306:	4603      	mov	r3, r0
 8005308:	4293      	cmp	r3, r2
 800530a:	d100      	bne.n	800530e <memset+0xa>
 800530c:	4770      	bx	lr
 800530e:	f803 1b01 	strb.w	r1, [r3], #1
 8005312:	e7f9      	b.n	8005308 <memset+0x4>

08005314 <__cvt>:
 8005314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005318:	ec55 4b10 	vmov	r4, r5, d0
 800531c:	2d00      	cmp	r5, #0
 800531e:	460e      	mov	r6, r1
 8005320:	4619      	mov	r1, r3
 8005322:	462b      	mov	r3, r5
 8005324:	bfbb      	ittet	lt
 8005326:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800532a:	461d      	movlt	r5, r3
 800532c:	2300      	movge	r3, #0
 800532e:	232d      	movlt	r3, #45	; 0x2d
 8005330:	700b      	strb	r3, [r1, #0]
 8005332:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005334:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005338:	4691      	mov	r9, r2
 800533a:	f023 0820 	bic.w	r8, r3, #32
 800533e:	bfbc      	itt	lt
 8005340:	4622      	movlt	r2, r4
 8005342:	4614      	movlt	r4, r2
 8005344:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005348:	d005      	beq.n	8005356 <__cvt+0x42>
 800534a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800534e:	d100      	bne.n	8005352 <__cvt+0x3e>
 8005350:	3601      	adds	r6, #1
 8005352:	2102      	movs	r1, #2
 8005354:	e000      	b.n	8005358 <__cvt+0x44>
 8005356:	2103      	movs	r1, #3
 8005358:	ab03      	add	r3, sp, #12
 800535a:	9301      	str	r3, [sp, #4]
 800535c:	ab02      	add	r3, sp, #8
 800535e:	9300      	str	r3, [sp, #0]
 8005360:	ec45 4b10 	vmov	d0, r4, r5
 8005364:	4653      	mov	r3, sl
 8005366:	4632      	mov	r2, r6
 8005368:	f000 fcca 	bl	8005d00 <_dtoa_r>
 800536c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005370:	4607      	mov	r7, r0
 8005372:	d102      	bne.n	800537a <__cvt+0x66>
 8005374:	f019 0f01 	tst.w	r9, #1
 8005378:	d022      	beq.n	80053c0 <__cvt+0xac>
 800537a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800537e:	eb07 0906 	add.w	r9, r7, r6
 8005382:	d110      	bne.n	80053a6 <__cvt+0x92>
 8005384:	783b      	ldrb	r3, [r7, #0]
 8005386:	2b30      	cmp	r3, #48	; 0x30
 8005388:	d10a      	bne.n	80053a0 <__cvt+0x8c>
 800538a:	2200      	movs	r2, #0
 800538c:	2300      	movs	r3, #0
 800538e:	4620      	mov	r0, r4
 8005390:	4629      	mov	r1, r5
 8005392:	f7fb fba1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005396:	b918      	cbnz	r0, 80053a0 <__cvt+0x8c>
 8005398:	f1c6 0601 	rsb	r6, r6, #1
 800539c:	f8ca 6000 	str.w	r6, [sl]
 80053a0:	f8da 3000 	ldr.w	r3, [sl]
 80053a4:	4499      	add	r9, r3
 80053a6:	2200      	movs	r2, #0
 80053a8:	2300      	movs	r3, #0
 80053aa:	4620      	mov	r0, r4
 80053ac:	4629      	mov	r1, r5
 80053ae:	f7fb fb93 	bl	8000ad8 <__aeabi_dcmpeq>
 80053b2:	b108      	cbz	r0, 80053b8 <__cvt+0xa4>
 80053b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80053b8:	2230      	movs	r2, #48	; 0x30
 80053ba:	9b03      	ldr	r3, [sp, #12]
 80053bc:	454b      	cmp	r3, r9
 80053be:	d307      	bcc.n	80053d0 <__cvt+0xbc>
 80053c0:	9b03      	ldr	r3, [sp, #12]
 80053c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80053c4:	1bdb      	subs	r3, r3, r7
 80053c6:	4638      	mov	r0, r7
 80053c8:	6013      	str	r3, [r2, #0]
 80053ca:	b004      	add	sp, #16
 80053cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053d0:	1c59      	adds	r1, r3, #1
 80053d2:	9103      	str	r1, [sp, #12]
 80053d4:	701a      	strb	r2, [r3, #0]
 80053d6:	e7f0      	b.n	80053ba <__cvt+0xa6>

080053d8 <__exponent>:
 80053d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053da:	4603      	mov	r3, r0
 80053dc:	2900      	cmp	r1, #0
 80053de:	bfb8      	it	lt
 80053e0:	4249      	neglt	r1, r1
 80053e2:	f803 2b02 	strb.w	r2, [r3], #2
 80053e6:	bfb4      	ite	lt
 80053e8:	222d      	movlt	r2, #45	; 0x2d
 80053ea:	222b      	movge	r2, #43	; 0x2b
 80053ec:	2909      	cmp	r1, #9
 80053ee:	7042      	strb	r2, [r0, #1]
 80053f0:	dd2a      	ble.n	8005448 <__exponent+0x70>
 80053f2:	f10d 0407 	add.w	r4, sp, #7
 80053f6:	46a4      	mov	ip, r4
 80053f8:	270a      	movs	r7, #10
 80053fa:	46a6      	mov	lr, r4
 80053fc:	460a      	mov	r2, r1
 80053fe:	fb91 f6f7 	sdiv	r6, r1, r7
 8005402:	fb07 1516 	mls	r5, r7, r6, r1
 8005406:	3530      	adds	r5, #48	; 0x30
 8005408:	2a63      	cmp	r2, #99	; 0x63
 800540a:	f104 34ff 	add.w	r4, r4, #4294967295
 800540e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005412:	4631      	mov	r1, r6
 8005414:	dcf1      	bgt.n	80053fa <__exponent+0x22>
 8005416:	3130      	adds	r1, #48	; 0x30
 8005418:	f1ae 0502 	sub.w	r5, lr, #2
 800541c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005420:	1c44      	adds	r4, r0, #1
 8005422:	4629      	mov	r1, r5
 8005424:	4561      	cmp	r1, ip
 8005426:	d30a      	bcc.n	800543e <__exponent+0x66>
 8005428:	f10d 0209 	add.w	r2, sp, #9
 800542c:	eba2 020e 	sub.w	r2, r2, lr
 8005430:	4565      	cmp	r5, ip
 8005432:	bf88      	it	hi
 8005434:	2200      	movhi	r2, #0
 8005436:	4413      	add	r3, r2
 8005438:	1a18      	subs	r0, r3, r0
 800543a:	b003      	add	sp, #12
 800543c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800543e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005442:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005446:	e7ed      	b.n	8005424 <__exponent+0x4c>
 8005448:	2330      	movs	r3, #48	; 0x30
 800544a:	3130      	adds	r1, #48	; 0x30
 800544c:	7083      	strb	r3, [r0, #2]
 800544e:	70c1      	strb	r1, [r0, #3]
 8005450:	1d03      	adds	r3, r0, #4
 8005452:	e7f1      	b.n	8005438 <__exponent+0x60>

08005454 <_printf_float>:
 8005454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005458:	ed2d 8b02 	vpush	{d8}
 800545c:	b08d      	sub	sp, #52	; 0x34
 800545e:	460c      	mov	r4, r1
 8005460:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005464:	4616      	mov	r6, r2
 8005466:	461f      	mov	r7, r3
 8005468:	4605      	mov	r5, r0
 800546a:	f001 fa37 	bl	80068dc <_localeconv_r>
 800546e:	f8d0 a000 	ldr.w	sl, [r0]
 8005472:	4650      	mov	r0, sl
 8005474:	f7fa feb4 	bl	80001e0 <strlen>
 8005478:	2300      	movs	r3, #0
 800547a:	930a      	str	r3, [sp, #40]	; 0x28
 800547c:	6823      	ldr	r3, [r4, #0]
 800547e:	9305      	str	r3, [sp, #20]
 8005480:	f8d8 3000 	ldr.w	r3, [r8]
 8005484:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005488:	3307      	adds	r3, #7
 800548a:	f023 0307 	bic.w	r3, r3, #7
 800548e:	f103 0208 	add.w	r2, r3, #8
 8005492:	f8c8 2000 	str.w	r2, [r8]
 8005496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800549e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80054a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80054a6:	9307      	str	r3, [sp, #28]
 80054a8:	f8cd 8018 	str.w	r8, [sp, #24]
 80054ac:	ee08 0a10 	vmov	s16, r0
 80054b0:	4b9f      	ldr	r3, [pc, #636]	; (8005730 <_printf_float+0x2dc>)
 80054b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054b6:	f04f 32ff 	mov.w	r2, #4294967295
 80054ba:	f7fb fb3f 	bl	8000b3c <__aeabi_dcmpun>
 80054be:	bb88      	cbnz	r0, 8005524 <_printf_float+0xd0>
 80054c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054c4:	4b9a      	ldr	r3, [pc, #616]	; (8005730 <_printf_float+0x2dc>)
 80054c6:	f04f 32ff 	mov.w	r2, #4294967295
 80054ca:	f7fb fb19 	bl	8000b00 <__aeabi_dcmple>
 80054ce:	bb48      	cbnz	r0, 8005524 <_printf_float+0xd0>
 80054d0:	2200      	movs	r2, #0
 80054d2:	2300      	movs	r3, #0
 80054d4:	4640      	mov	r0, r8
 80054d6:	4649      	mov	r1, r9
 80054d8:	f7fb fb08 	bl	8000aec <__aeabi_dcmplt>
 80054dc:	b110      	cbz	r0, 80054e4 <_printf_float+0x90>
 80054de:	232d      	movs	r3, #45	; 0x2d
 80054e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054e4:	4b93      	ldr	r3, [pc, #588]	; (8005734 <_printf_float+0x2e0>)
 80054e6:	4894      	ldr	r0, [pc, #592]	; (8005738 <_printf_float+0x2e4>)
 80054e8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80054ec:	bf94      	ite	ls
 80054ee:	4698      	movls	r8, r3
 80054f0:	4680      	movhi	r8, r0
 80054f2:	2303      	movs	r3, #3
 80054f4:	6123      	str	r3, [r4, #16]
 80054f6:	9b05      	ldr	r3, [sp, #20]
 80054f8:	f023 0204 	bic.w	r2, r3, #4
 80054fc:	6022      	str	r2, [r4, #0]
 80054fe:	f04f 0900 	mov.w	r9, #0
 8005502:	9700      	str	r7, [sp, #0]
 8005504:	4633      	mov	r3, r6
 8005506:	aa0b      	add	r2, sp, #44	; 0x2c
 8005508:	4621      	mov	r1, r4
 800550a:	4628      	mov	r0, r5
 800550c:	f000 f9d8 	bl	80058c0 <_printf_common>
 8005510:	3001      	adds	r0, #1
 8005512:	f040 8090 	bne.w	8005636 <_printf_float+0x1e2>
 8005516:	f04f 30ff 	mov.w	r0, #4294967295
 800551a:	b00d      	add	sp, #52	; 0x34
 800551c:	ecbd 8b02 	vpop	{d8}
 8005520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005524:	4642      	mov	r2, r8
 8005526:	464b      	mov	r3, r9
 8005528:	4640      	mov	r0, r8
 800552a:	4649      	mov	r1, r9
 800552c:	f7fb fb06 	bl	8000b3c <__aeabi_dcmpun>
 8005530:	b140      	cbz	r0, 8005544 <_printf_float+0xf0>
 8005532:	464b      	mov	r3, r9
 8005534:	2b00      	cmp	r3, #0
 8005536:	bfbc      	itt	lt
 8005538:	232d      	movlt	r3, #45	; 0x2d
 800553a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800553e:	487f      	ldr	r0, [pc, #508]	; (800573c <_printf_float+0x2e8>)
 8005540:	4b7f      	ldr	r3, [pc, #508]	; (8005740 <_printf_float+0x2ec>)
 8005542:	e7d1      	b.n	80054e8 <_printf_float+0x94>
 8005544:	6863      	ldr	r3, [r4, #4]
 8005546:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800554a:	9206      	str	r2, [sp, #24]
 800554c:	1c5a      	adds	r2, r3, #1
 800554e:	d13f      	bne.n	80055d0 <_printf_float+0x17c>
 8005550:	2306      	movs	r3, #6
 8005552:	6063      	str	r3, [r4, #4]
 8005554:	9b05      	ldr	r3, [sp, #20]
 8005556:	6861      	ldr	r1, [r4, #4]
 8005558:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800555c:	2300      	movs	r3, #0
 800555e:	9303      	str	r3, [sp, #12]
 8005560:	ab0a      	add	r3, sp, #40	; 0x28
 8005562:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005566:	ab09      	add	r3, sp, #36	; 0x24
 8005568:	ec49 8b10 	vmov	d0, r8, r9
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	6022      	str	r2, [r4, #0]
 8005570:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005574:	4628      	mov	r0, r5
 8005576:	f7ff fecd 	bl	8005314 <__cvt>
 800557a:	9b06      	ldr	r3, [sp, #24]
 800557c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800557e:	2b47      	cmp	r3, #71	; 0x47
 8005580:	4680      	mov	r8, r0
 8005582:	d108      	bne.n	8005596 <_printf_float+0x142>
 8005584:	1cc8      	adds	r0, r1, #3
 8005586:	db02      	blt.n	800558e <_printf_float+0x13a>
 8005588:	6863      	ldr	r3, [r4, #4]
 800558a:	4299      	cmp	r1, r3
 800558c:	dd41      	ble.n	8005612 <_printf_float+0x1be>
 800558e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005592:	fa5f fb8b 	uxtb.w	fp, fp
 8005596:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800559a:	d820      	bhi.n	80055de <_printf_float+0x18a>
 800559c:	3901      	subs	r1, #1
 800559e:	465a      	mov	r2, fp
 80055a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80055a4:	9109      	str	r1, [sp, #36]	; 0x24
 80055a6:	f7ff ff17 	bl	80053d8 <__exponent>
 80055aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055ac:	1813      	adds	r3, r2, r0
 80055ae:	2a01      	cmp	r2, #1
 80055b0:	4681      	mov	r9, r0
 80055b2:	6123      	str	r3, [r4, #16]
 80055b4:	dc02      	bgt.n	80055bc <_printf_float+0x168>
 80055b6:	6822      	ldr	r2, [r4, #0]
 80055b8:	07d2      	lsls	r2, r2, #31
 80055ba:	d501      	bpl.n	80055c0 <_printf_float+0x16c>
 80055bc:	3301      	adds	r3, #1
 80055be:	6123      	str	r3, [r4, #16]
 80055c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d09c      	beq.n	8005502 <_printf_float+0xae>
 80055c8:	232d      	movs	r3, #45	; 0x2d
 80055ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055ce:	e798      	b.n	8005502 <_printf_float+0xae>
 80055d0:	9a06      	ldr	r2, [sp, #24]
 80055d2:	2a47      	cmp	r2, #71	; 0x47
 80055d4:	d1be      	bne.n	8005554 <_printf_float+0x100>
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d1bc      	bne.n	8005554 <_printf_float+0x100>
 80055da:	2301      	movs	r3, #1
 80055dc:	e7b9      	b.n	8005552 <_printf_float+0xfe>
 80055de:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80055e2:	d118      	bne.n	8005616 <_printf_float+0x1c2>
 80055e4:	2900      	cmp	r1, #0
 80055e6:	6863      	ldr	r3, [r4, #4]
 80055e8:	dd0b      	ble.n	8005602 <_printf_float+0x1ae>
 80055ea:	6121      	str	r1, [r4, #16]
 80055ec:	b913      	cbnz	r3, 80055f4 <_printf_float+0x1a0>
 80055ee:	6822      	ldr	r2, [r4, #0]
 80055f0:	07d0      	lsls	r0, r2, #31
 80055f2:	d502      	bpl.n	80055fa <_printf_float+0x1a6>
 80055f4:	3301      	adds	r3, #1
 80055f6:	440b      	add	r3, r1
 80055f8:	6123      	str	r3, [r4, #16]
 80055fa:	65a1      	str	r1, [r4, #88]	; 0x58
 80055fc:	f04f 0900 	mov.w	r9, #0
 8005600:	e7de      	b.n	80055c0 <_printf_float+0x16c>
 8005602:	b913      	cbnz	r3, 800560a <_printf_float+0x1b6>
 8005604:	6822      	ldr	r2, [r4, #0]
 8005606:	07d2      	lsls	r2, r2, #31
 8005608:	d501      	bpl.n	800560e <_printf_float+0x1ba>
 800560a:	3302      	adds	r3, #2
 800560c:	e7f4      	b.n	80055f8 <_printf_float+0x1a4>
 800560e:	2301      	movs	r3, #1
 8005610:	e7f2      	b.n	80055f8 <_printf_float+0x1a4>
 8005612:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005618:	4299      	cmp	r1, r3
 800561a:	db05      	blt.n	8005628 <_printf_float+0x1d4>
 800561c:	6823      	ldr	r3, [r4, #0]
 800561e:	6121      	str	r1, [r4, #16]
 8005620:	07d8      	lsls	r0, r3, #31
 8005622:	d5ea      	bpl.n	80055fa <_printf_float+0x1a6>
 8005624:	1c4b      	adds	r3, r1, #1
 8005626:	e7e7      	b.n	80055f8 <_printf_float+0x1a4>
 8005628:	2900      	cmp	r1, #0
 800562a:	bfd4      	ite	le
 800562c:	f1c1 0202 	rsble	r2, r1, #2
 8005630:	2201      	movgt	r2, #1
 8005632:	4413      	add	r3, r2
 8005634:	e7e0      	b.n	80055f8 <_printf_float+0x1a4>
 8005636:	6823      	ldr	r3, [r4, #0]
 8005638:	055a      	lsls	r2, r3, #21
 800563a:	d407      	bmi.n	800564c <_printf_float+0x1f8>
 800563c:	6923      	ldr	r3, [r4, #16]
 800563e:	4642      	mov	r2, r8
 8005640:	4631      	mov	r1, r6
 8005642:	4628      	mov	r0, r5
 8005644:	47b8      	blx	r7
 8005646:	3001      	adds	r0, #1
 8005648:	d12c      	bne.n	80056a4 <_printf_float+0x250>
 800564a:	e764      	b.n	8005516 <_printf_float+0xc2>
 800564c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005650:	f240 80e0 	bls.w	8005814 <_printf_float+0x3c0>
 8005654:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005658:	2200      	movs	r2, #0
 800565a:	2300      	movs	r3, #0
 800565c:	f7fb fa3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005660:	2800      	cmp	r0, #0
 8005662:	d034      	beq.n	80056ce <_printf_float+0x27a>
 8005664:	4a37      	ldr	r2, [pc, #220]	; (8005744 <_printf_float+0x2f0>)
 8005666:	2301      	movs	r3, #1
 8005668:	4631      	mov	r1, r6
 800566a:	4628      	mov	r0, r5
 800566c:	47b8      	blx	r7
 800566e:	3001      	adds	r0, #1
 8005670:	f43f af51 	beq.w	8005516 <_printf_float+0xc2>
 8005674:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005678:	429a      	cmp	r2, r3
 800567a:	db02      	blt.n	8005682 <_printf_float+0x22e>
 800567c:	6823      	ldr	r3, [r4, #0]
 800567e:	07d8      	lsls	r0, r3, #31
 8005680:	d510      	bpl.n	80056a4 <_printf_float+0x250>
 8005682:	ee18 3a10 	vmov	r3, s16
 8005686:	4652      	mov	r2, sl
 8005688:	4631      	mov	r1, r6
 800568a:	4628      	mov	r0, r5
 800568c:	47b8      	blx	r7
 800568e:	3001      	adds	r0, #1
 8005690:	f43f af41 	beq.w	8005516 <_printf_float+0xc2>
 8005694:	f04f 0800 	mov.w	r8, #0
 8005698:	f104 091a 	add.w	r9, r4, #26
 800569c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800569e:	3b01      	subs	r3, #1
 80056a0:	4543      	cmp	r3, r8
 80056a2:	dc09      	bgt.n	80056b8 <_printf_float+0x264>
 80056a4:	6823      	ldr	r3, [r4, #0]
 80056a6:	079b      	lsls	r3, r3, #30
 80056a8:	f100 8105 	bmi.w	80058b6 <_printf_float+0x462>
 80056ac:	68e0      	ldr	r0, [r4, #12]
 80056ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056b0:	4298      	cmp	r0, r3
 80056b2:	bfb8      	it	lt
 80056b4:	4618      	movlt	r0, r3
 80056b6:	e730      	b.n	800551a <_printf_float+0xc6>
 80056b8:	2301      	movs	r3, #1
 80056ba:	464a      	mov	r2, r9
 80056bc:	4631      	mov	r1, r6
 80056be:	4628      	mov	r0, r5
 80056c0:	47b8      	blx	r7
 80056c2:	3001      	adds	r0, #1
 80056c4:	f43f af27 	beq.w	8005516 <_printf_float+0xc2>
 80056c8:	f108 0801 	add.w	r8, r8, #1
 80056cc:	e7e6      	b.n	800569c <_printf_float+0x248>
 80056ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	dc39      	bgt.n	8005748 <_printf_float+0x2f4>
 80056d4:	4a1b      	ldr	r2, [pc, #108]	; (8005744 <_printf_float+0x2f0>)
 80056d6:	2301      	movs	r3, #1
 80056d8:	4631      	mov	r1, r6
 80056da:	4628      	mov	r0, r5
 80056dc:	47b8      	blx	r7
 80056de:	3001      	adds	r0, #1
 80056e0:	f43f af19 	beq.w	8005516 <_printf_float+0xc2>
 80056e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056e8:	4313      	orrs	r3, r2
 80056ea:	d102      	bne.n	80056f2 <_printf_float+0x29e>
 80056ec:	6823      	ldr	r3, [r4, #0]
 80056ee:	07d9      	lsls	r1, r3, #31
 80056f0:	d5d8      	bpl.n	80056a4 <_printf_float+0x250>
 80056f2:	ee18 3a10 	vmov	r3, s16
 80056f6:	4652      	mov	r2, sl
 80056f8:	4631      	mov	r1, r6
 80056fa:	4628      	mov	r0, r5
 80056fc:	47b8      	blx	r7
 80056fe:	3001      	adds	r0, #1
 8005700:	f43f af09 	beq.w	8005516 <_printf_float+0xc2>
 8005704:	f04f 0900 	mov.w	r9, #0
 8005708:	f104 0a1a 	add.w	sl, r4, #26
 800570c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800570e:	425b      	negs	r3, r3
 8005710:	454b      	cmp	r3, r9
 8005712:	dc01      	bgt.n	8005718 <_printf_float+0x2c4>
 8005714:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005716:	e792      	b.n	800563e <_printf_float+0x1ea>
 8005718:	2301      	movs	r3, #1
 800571a:	4652      	mov	r2, sl
 800571c:	4631      	mov	r1, r6
 800571e:	4628      	mov	r0, r5
 8005720:	47b8      	blx	r7
 8005722:	3001      	adds	r0, #1
 8005724:	f43f aef7 	beq.w	8005516 <_printf_float+0xc2>
 8005728:	f109 0901 	add.w	r9, r9, #1
 800572c:	e7ee      	b.n	800570c <_printf_float+0x2b8>
 800572e:	bf00      	nop
 8005730:	7fefffff 	.word	0x7fefffff
 8005734:	08008bb4 	.word	0x08008bb4
 8005738:	08008bb8 	.word	0x08008bb8
 800573c:	08008bc0 	.word	0x08008bc0
 8005740:	08008bbc 	.word	0x08008bbc
 8005744:	08008bc4 	.word	0x08008bc4
 8005748:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800574a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800574c:	429a      	cmp	r2, r3
 800574e:	bfa8      	it	ge
 8005750:	461a      	movge	r2, r3
 8005752:	2a00      	cmp	r2, #0
 8005754:	4691      	mov	r9, r2
 8005756:	dc37      	bgt.n	80057c8 <_printf_float+0x374>
 8005758:	f04f 0b00 	mov.w	fp, #0
 800575c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005760:	f104 021a 	add.w	r2, r4, #26
 8005764:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005766:	9305      	str	r3, [sp, #20]
 8005768:	eba3 0309 	sub.w	r3, r3, r9
 800576c:	455b      	cmp	r3, fp
 800576e:	dc33      	bgt.n	80057d8 <_printf_float+0x384>
 8005770:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005774:	429a      	cmp	r2, r3
 8005776:	db3b      	blt.n	80057f0 <_printf_float+0x39c>
 8005778:	6823      	ldr	r3, [r4, #0]
 800577a:	07da      	lsls	r2, r3, #31
 800577c:	d438      	bmi.n	80057f0 <_printf_float+0x39c>
 800577e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005780:	9a05      	ldr	r2, [sp, #20]
 8005782:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005784:	1a9a      	subs	r2, r3, r2
 8005786:	eba3 0901 	sub.w	r9, r3, r1
 800578a:	4591      	cmp	r9, r2
 800578c:	bfa8      	it	ge
 800578e:	4691      	movge	r9, r2
 8005790:	f1b9 0f00 	cmp.w	r9, #0
 8005794:	dc35      	bgt.n	8005802 <_printf_float+0x3ae>
 8005796:	f04f 0800 	mov.w	r8, #0
 800579a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800579e:	f104 0a1a 	add.w	sl, r4, #26
 80057a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057a6:	1a9b      	subs	r3, r3, r2
 80057a8:	eba3 0309 	sub.w	r3, r3, r9
 80057ac:	4543      	cmp	r3, r8
 80057ae:	f77f af79 	ble.w	80056a4 <_printf_float+0x250>
 80057b2:	2301      	movs	r3, #1
 80057b4:	4652      	mov	r2, sl
 80057b6:	4631      	mov	r1, r6
 80057b8:	4628      	mov	r0, r5
 80057ba:	47b8      	blx	r7
 80057bc:	3001      	adds	r0, #1
 80057be:	f43f aeaa 	beq.w	8005516 <_printf_float+0xc2>
 80057c2:	f108 0801 	add.w	r8, r8, #1
 80057c6:	e7ec      	b.n	80057a2 <_printf_float+0x34e>
 80057c8:	4613      	mov	r3, r2
 80057ca:	4631      	mov	r1, r6
 80057cc:	4642      	mov	r2, r8
 80057ce:	4628      	mov	r0, r5
 80057d0:	47b8      	blx	r7
 80057d2:	3001      	adds	r0, #1
 80057d4:	d1c0      	bne.n	8005758 <_printf_float+0x304>
 80057d6:	e69e      	b.n	8005516 <_printf_float+0xc2>
 80057d8:	2301      	movs	r3, #1
 80057da:	4631      	mov	r1, r6
 80057dc:	4628      	mov	r0, r5
 80057de:	9205      	str	r2, [sp, #20]
 80057e0:	47b8      	blx	r7
 80057e2:	3001      	adds	r0, #1
 80057e4:	f43f ae97 	beq.w	8005516 <_printf_float+0xc2>
 80057e8:	9a05      	ldr	r2, [sp, #20]
 80057ea:	f10b 0b01 	add.w	fp, fp, #1
 80057ee:	e7b9      	b.n	8005764 <_printf_float+0x310>
 80057f0:	ee18 3a10 	vmov	r3, s16
 80057f4:	4652      	mov	r2, sl
 80057f6:	4631      	mov	r1, r6
 80057f8:	4628      	mov	r0, r5
 80057fa:	47b8      	blx	r7
 80057fc:	3001      	adds	r0, #1
 80057fe:	d1be      	bne.n	800577e <_printf_float+0x32a>
 8005800:	e689      	b.n	8005516 <_printf_float+0xc2>
 8005802:	9a05      	ldr	r2, [sp, #20]
 8005804:	464b      	mov	r3, r9
 8005806:	4442      	add	r2, r8
 8005808:	4631      	mov	r1, r6
 800580a:	4628      	mov	r0, r5
 800580c:	47b8      	blx	r7
 800580e:	3001      	adds	r0, #1
 8005810:	d1c1      	bne.n	8005796 <_printf_float+0x342>
 8005812:	e680      	b.n	8005516 <_printf_float+0xc2>
 8005814:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005816:	2a01      	cmp	r2, #1
 8005818:	dc01      	bgt.n	800581e <_printf_float+0x3ca>
 800581a:	07db      	lsls	r3, r3, #31
 800581c:	d538      	bpl.n	8005890 <_printf_float+0x43c>
 800581e:	2301      	movs	r3, #1
 8005820:	4642      	mov	r2, r8
 8005822:	4631      	mov	r1, r6
 8005824:	4628      	mov	r0, r5
 8005826:	47b8      	blx	r7
 8005828:	3001      	adds	r0, #1
 800582a:	f43f ae74 	beq.w	8005516 <_printf_float+0xc2>
 800582e:	ee18 3a10 	vmov	r3, s16
 8005832:	4652      	mov	r2, sl
 8005834:	4631      	mov	r1, r6
 8005836:	4628      	mov	r0, r5
 8005838:	47b8      	blx	r7
 800583a:	3001      	adds	r0, #1
 800583c:	f43f ae6b 	beq.w	8005516 <_printf_float+0xc2>
 8005840:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005844:	2200      	movs	r2, #0
 8005846:	2300      	movs	r3, #0
 8005848:	f7fb f946 	bl	8000ad8 <__aeabi_dcmpeq>
 800584c:	b9d8      	cbnz	r0, 8005886 <_printf_float+0x432>
 800584e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005850:	f108 0201 	add.w	r2, r8, #1
 8005854:	3b01      	subs	r3, #1
 8005856:	4631      	mov	r1, r6
 8005858:	4628      	mov	r0, r5
 800585a:	47b8      	blx	r7
 800585c:	3001      	adds	r0, #1
 800585e:	d10e      	bne.n	800587e <_printf_float+0x42a>
 8005860:	e659      	b.n	8005516 <_printf_float+0xc2>
 8005862:	2301      	movs	r3, #1
 8005864:	4652      	mov	r2, sl
 8005866:	4631      	mov	r1, r6
 8005868:	4628      	mov	r0, r5
 800586a:	47b8      	blx	r7
 800586c:	3001      	adds	r0, #1
 800586e:	f43f ae52 	beq.w	8005516 <_printf_float+0xc2>
 8005872:	f108 0801 	add.w	r8, r8, #1
 8005876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005878:	3b01      	subs	r3, #1
 800587a:	4543      	cmp	r3, r8
 800587c:	dcf1      	bgt.n	8005862 <_printf_float+0x40e>
 800587e:	464b      	mov	r3, r9
 8005880:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005884:	e6dc      	b.n	8005640 <_printf_float+0x1ec>
 8005886:	f04f 0800 	mov.w	r8, #0
 800588a:	f104 0a1a 	add.w	sl, r4, #26
 800588e:	e7f2      	b.n	8005876 <_printf_float+0x422>
 8005890:	2301      	movs	r3, #1
 8005892:	4642      	mov	r2, r8
 8005894:	e7df      	b.n	8005856 <_printf_float+0x402>
 8005896:	2301      	movs	r3, #1
 8005898:	464a      	mov	r2, r9
 800589a:	4631      	mov	r1, r6
 800589c:	4628      	mov	r0, r5
 800589e:	47b8      	blx	r7
 80058a0:	3001      	adds	r0, #1
 80058a2:	f43f ae38 	beq.w	8005516 <_printf_float+0xc2>
 80058a6:	f108 0801 	add.w	r8, r8, #1
 80058aa:	68e3      	ldr	r3, [r4, #12]
 80058ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058ae:	1a5b      	subs	r3, r3, r1
 80058b0:	4543      	cmp	r3, r8
 80058b2:	dcf0      	bgt.n	8005896 <_printf_float+0x442>
 80058b4:	e6fa      	b.n	80056ac <_printf_float+0x258>
 80058b6:	f04f 0800 	mov.w	r8, #0
 80058ba:	f104 0919 	add.w	r9, r4, #25
 80058be:	e7f4      	b.n	80058aa <_printf_float+0x456>

080058c0 <_printf_common>:
 80058c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058c4:	4616      	mov	r6, r2
 80058c6:	4699      	mov	r9, r3
 80058c8:	688a      	ldr	r2, [r1, #8]
 80058ca:	690b      	ldr	r3, [r1, #16]
 80058cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058d0:	4293      	cmp	r3, r2
 80058d2:	bfb8      	it	lt
 80058d4:	4613      	movlt	r3, r2
 80058d6:	6033      	str	r3, [r6, #0]
 80058d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058dc:	4607      	mov	r7, r0
 80058de:	460c      	mov	r4, r1
 80058e0:	b10a      	cbz	r2, 80058e6 <_printf_common+0x26>
 80058e2:	3301      	adds	r3, #1
 80058e4:	6033      	str	r3, [r6, #0]
 80058e6:	6823      	ldr	r3, [r4, #0]
 80058e8:	0699      	lsls	r1, r3, #26
 80058ea:	bf42      	ittt	mi
 80058ec:	6833      	ldrmi	r3, [r6, #0]
 80058ee:	3302      	addmi	r3, #2
 80058f0:	6033      	strmi	r3, [r6, #0]
 80058f2:	6825      	ldr	r5, [r4, #0]
 80058f4:	f015 0506 	ands.w	r5, r5, #6
 80058f8:	d106      	bne.n	8005908 <_printf_common+0x48>
 80058fa:	f104 0a19 	add.w	sl, r4, #25
 80058fe:	68e3      	ldr	r3, [r4, #12]
 8005900:	6832      	ldr	r2, [r6, #0]
 8005902:	1a9b      	subs	r3, r3, r2
 8005904:	42ab      	cmp	r3, r5
 8005906:	dc26      	bgt.n	8005956 <_printf_common+0x96>
 8005908:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800590c:	1e13      	subs	r3, r2, #0
 800590e:	6822      	ldr	r2, [r4, #0]
 8005910:	bf18      	it	ne
 8005912:	2301      	movne	r3, #1
 8005914:	0692      	lsls	r2, r2, #26
 8005916:	d42b      	bmi.n	8005970 <_printf_common+0xb0>
 8005918:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800591c:	4649      	mov	r1, r9
 800591e:	4638      	mov	r0, r7
 8005920:	47c0      	blx	r8
 8005922:	3001      	adds	r0, #1
 8005924:	d01e      	beq.n	8005964 <_printf_common+0xa4>
 8005926:	6823      	ldr	r3, [r4, #0]
 8005928:	68e5      	ldr	r5, [r4, #12]
 800592a:	6832      	ldr	r2, [r6, #0]
 800592c:	f003 0306 	and.w	r3, r3, #6
 8005930:	2b04      	cmp	r3, #4
 8005932:	bf08      	it	eq
 8005934:	1aad      	subeq	r5, r5, r2
 8005936:	68a3      	ldr	r3, [r4, #8]
 8005938:	6922      	ldr	r2, [r4, #16]
 800593a:	bf0c      	ite	eq
 800593c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005940:	2500      	movne	r5, #0
 8005942:	4293      	cmp	r3, r2
 8005944:	bfc4      	itt	gt
 8005946:	1a9b      	subgt	r3, r3, r2
 8005948:	18ed      	addgt	r5, r5, r3
 800594a:	2600      	movs	r6, #0
 800594c:	341a      	adds	r4, #26
 800594e:	42b5      	cmp	r5, r6
 8005950:	d11a      	bne.n	8005988 <_printf_common+0xc8>
 8005952:	2000      	movs	r0, #0
 8005954:	e008      	b.n	8005968 <_printf_common+0xa8>
 8005956:	2301      	movs	r3, #1
 8005958:	4652      	mov	r2, sl
 800595a:	4649      	mov	r1, r9
 800595c:	4638      	mov	r0, r7
 800595e:	47c0      	blx	r8
 8005960:	3001      	adds	r0, #1
 8005962:	d103      	bne.n	800596c <_printf_common+0xac>
 8005964:	f04f 30ff 	mov.w	r0, #4294967295
 8005968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800596c:	3501      	adds	r5, #1
 800596e:	e7c6      	b.n	80058fe <_printf_common+0x3e>
 8005970:	18e1      	adds	r1, r4, r3
 8005972:	1c5a      	adds	r2, r3, #1
 8005974:	2030      	movs	r0, #48	; 0x30
 8005976:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800597a:	4422      	add	r2, r4
 800597c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005980:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005984:	3302      	adds	r3, #2
 8005986:	e7c7      	b.n	8005918 <_printf_common+0x58>
 8005988:	2301      	movs	r3, #1
 800598a:	4622      	mov	r2, r4
 800598c:	4649      	mov	r1, r9
 800598e:	4638      	mov	r0, r7
 8005990:	47c0      	blx	r8
 8005992:	3001      	adds	r0, #1
 8005994:	d0e6      	beq.n	8005964 <_printf_common+0xa4>
 8005996:	3601      	adds	r6, #1
 8005998:	e7d9      	b.n	800594e <_printf_common+0x8e>
	...

0800599c <_printf_i>:
 800599c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059a0:	7e0f      	ldrb	r7, [r1, #24]
 80059a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80059a4:	2f78      	cmp	r7, #120	; 0x78
 80059a6:	4691      	mov	r9, r2
 80059a8:	4680      	mov	r8, r0
 80059aa:	460c      	mov	r4, r1
 80059ac:	469a      	mov	sl, r3
 80059ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80059b2:	d807      	bhi.n	80059c4 <_printf_i+0x28>
 80059b4:	2f62      	cmp	r7, #98	; 0x62
 80059b6:	d80a      	bhi.n	80059ce <_printf_i+0x32>
 80059b8:	2f00      	cmp	r7, #0
 80059ba:	f000 80d8 	beq.w	8005b6e <_printf_i+0x1d2>
 80059be:	2f58      	cmp	r7, #88	; 0x58
 80059c0:	f000 80a3 	beq.w	8005b0a <_printf_i+0x16e>
 80059c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80059cc:	e03a      	b.n	8005a44 <_printf_i+0xa8>
 80059ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80059d2:	2b15      	cmp	r3, #21
 80059d4:	d8f6      	bhi.n	80059c4 <_printf_i+0x28>
 80059d6:	a101      	add	r1, pc, #4	; (adr r1, 80059dc <_printf_i+0x40>)
 80059d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059dc:	08005a35 	.word	0x08005a35
 80059e0:	08005a49 	.word	0x08005a49
 80059e4:	080059c5 	.word	0x080059c5
 80059e8:	080059c5 	.word	0x080059c5
 80059ec:	080059c5 	.word	0x080059c5
 80059f0:	080059c5 	.word	0x080059c5
 80059f4:	08005a49 	.word	0x08005a49
 80059f8:	080059c5 	.word	0x080059c5
 80059fc:	080059c5 	.word	0x080059c5
 8005a00:	080059c5 	.word	0x080059c5
 8005a04:	080059c5 	.word	0x080059c5
 8005a08:	08005b55 	.word	0x08005b55
 8005a0c:	08005a79 	.word	0x08005a79
 8005a10:	08005b37 	.word	0x08005b37
 8005a14:	080059c5 	.word	0x080059c5
 8005a18:	080059c5 	.word	0x080059c5
 8005a1c:	08005b77 	.word	0x08005b77
 8005a20:	080059c5 	.word	0x080059c5
 8005a24:	08005a79 	.word	0x08005a79
 8005a28:	080059c5 	.word	0x080059c5
 8005a2c:	080059c5 	.word	0x080059c5
 8005a30:	08005b3f 	.word	0x08005b3f
 8005a34:	682b      	ldr	r3, [r5, #0]
 8005a36:	1d1a      	adds	r2, r3, #4
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	602a      	str	r2, [r5, #0]
 8005a3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a44:	2301      	movs	r3, #1
 8005a46:	e0a3      	b.n	8005b90 <_printf_i+0x1f4>
 8005a48:	6820      	ldr	r0, [r4, #0]
 8005a4a:	6829      	ldr	r1, [r5, #0]
 8005a4c:	0606      	lsls	r6, r0, #24
 8005a4e:	f101 0304 	add.w	r3, r1, #4
 8005a52:	d50a      	bpl.n	8005a6a <_printf_i+0xce>
 8005a54:	680e      	ldr	r6, [r1, #0]
 8005a56:	602b      	str	r3, [r5, #0]
 8005a58:	2e00      	cmp	r6, #0
 8005a5a:	da03      	bge.n	8005a64 <_printf_i+0xc8>
 8005a5c:	232d      	movs	r3, #45	; 0x2d
 8005a5e:	4276      	negs	r6, r6
 8005a60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a64:	485e      	ldr	r0, [pc, #376]	; (8005be0 <_printf_i+0x244>)
 8005a66:	230a      	movs	r3, #10
 8005a68:	e019      	b.n	8005a9e <_printf_i+0x102>
 8005a6a:	680e      	ldr	r6, [r1, #0]
 8005a6c:	602b      	str	r3, [r5, #0]
 8005a6e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a72:	bf18      	it	ne
 8005a74:	b236      	sxthne	r6, r6
 8005a76:	e7ef      	b.n	8005a58 <_printf_i+0xbc>
 8005a78:	682b      	ldr	r3, [r5, #0]
 8005a7a:	6820      	ldr	r0, [r4, #0]
 8005a7c:	1d19      	adds	r1, r3, #4
 8005a7e:	6029      	str	r1, [r5, #0]
 8005a80:	0601      	lsls	r1, r0, #24
 8005a82:	d501      	bpl.n	8005a88 <_printf_i+0xec>
 8005a84:	681e      	ldr	r6, [r3, #0]
 8005a86:	e002      	b.n	8005a8e <_printf_i+0xf2>
 8005a88:	0646      	lsls	r6, r0, #25
 8005a8a:	d5fb      	bpl.n	8005a84 <_printf_i+0xe8>
 8005a8c:	881e      	ldrh	r6, [r3, #0]
 8005a8e:	4854      	ldr	r0, [pc, #336]	; (8005be0 <_printf_i+0x244>)
 8005a90:	2f6f      	cmp	r7, #111	; 0x6f
 8005a92:	bf0c      	ite	eq
 8005a94:	2308      	moveq	r3, #8
 8005a96:	230a      	movne	r3, #10
 8005a98:	2100      	movs	r1, #0
 8005a9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a9e:	6865      	ldr	r5, [r4, #4]
 8005aa0:	60a5      	str	r5, [r4, #8]
 8005aa2:	2d00      	cmp	r5, #0
 8005aa4:	bfa2      	ittt	ge
 8005aa6:	6821      	ldrge	r1, [r4, #0]
 8005aa8:	f021 0104 	bicge.w	r1, r1, #4
 8005aac:	6021      	strge	r1, [r4, #0]
 8005aae:	b90e      	cbnz	r6, 8005ab4 <_printf_i+0x118>
 8005ab0:	2d00      	cmp	r5, #0
 8005ab2:	d04d      	beq.n	8005b50 <_printf_i+0x1b4>
 8005ab4:	4615      	mov	r5, r2
 8005ab6:	fbb6 f1f3 	udiv	r1, r6, r3
 8005aba:	fb03 6711 	mls	r7, r3, r1, r6
 8005abe:	5dc7      	ldrb	r7, [r0, r7]
 8005ac0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005ac4:	4637      	mov	r7, r6
 8005ac6:	42bb      	cmp	r3, r7
 8005ac8:	460e      	mov	r6, r1
 8005aca:	d9f4      	bls.n	8005ab6 <_printf_i+0x11a>
 8005acc:	2b08      	cmp	r3, #8
 8005ace:	d10b      	bne.n	8005ae8 <_printf_i+0x14c>
 8005ad0:	6823      	ldr	r3, [r4, #0]
 8005ad2:	07de      	lsls	r6, r3, #31
 8005ad4:	d508      	bpl.n	8005ae8 <_printf_i+0x14c>
 8005ad6:	6923      	ldr	r3, [r4, #16]
 8005ad8:	6861      	ldr	r1, [r4, #4]
 8005ada:	4299      	cmp	r1, r3
 8005adc:	bfde      	ittt	le
 8005ade:	2330      	movle	r3, #48	; 0x30
 8005ae0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ae4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005ae8:	1b52      	subs	r2, r2, r5
 8005aea:	6122      	str	r2, [r4, #16]
 8005aec:	f8cd a000 	str.w	sl, [sp]
 8005af0:	464b      	mov	r3, r9
 8005af2:	aa03      	add	r2, sp, #12
 8005af4:	4621      	mov	r1, r4
 8005af6:	4640      	mov	r0, r8
 8005af8:	f7ff fee2 	bl	80058c0 <_printf_common>
 8005afc:	3001      	adds	r0, #1
 8005afe:	d14c      	bne.n	8005b9a <_printf_i+0x1fe>
 8005b00:	f04f 30ff 	mov.w	r0, #4294967295
 8005b04:	b004      	add	sp, #16
 8005b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b0a:	4835      	ldr	r0, [pc, #212]	; (8005be0 <_printf_i+0x244>)
 8005b0c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005b10:	6829      	ldr	r1, [r5, #0]
 8005b12:	6823      	ldr	r3, [r4, #0]
 8005b14:	f851 6b04 	ldr.w	r6, [r1], #4
 8005b18:	6029      	str	r1, [r5, #0]
 8005b1a:	061d      	lsls	r5, r3, #24
 8005b1c:	d514      	bpl.n	8005b48 <_printf_i+0x1ac>
 8005b1e:	07df      	lsls	r7, r3, #31
 8005b20:	bf44      	itt	mi
 8005b22:	f043 0320 	orrmi.w	r3, r3, #32
 8005b26:	6023      	strmi	r3, [r4, #0]
 8005b28:	b91e      	cbnz	r6, 8005b32 <_printf_i+0x196>
 8005b2a:	6823      	ldr	r3, [r4, #0]
 8005b2c:	f023 0320 	bic.w	r3, r3, #32
 8005b30:	6023      	str	r3, [r4, #0]
 8005b32:	2310      	movs	r3, #16
 8005b34:	e7b0      	b.n	8005a98 <_printf_i+0xfc>
 8005b36:	6823      	ldr	r3, [r4, #0]
 8005b38:	f043 0320 	orr.w	r3, r3, #32
 8005b3c:	6023      	str	r3, [r4, #0]
 8005b3e:	2378      	movs	r3, #120	; 0x78
 8005b40:	4828      	ldr	r0, [pc, #160]	; (8005be4 <_printf_i+0x248>)
 8005b42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b46:	e7e3      	b.n	8005b10 <_printf_i+0x174>
 8005b48:	0659      	lsls	r1, r3, #25
 8005b4a:	bf48      	it	mi
 8005b4c:	b2b6      	uxthmi	r6, r6
 8005b4e:	e7e6      	b.n	8005b1e <_printf_i+0x182>
 8005b50:	4615      	mov	r5, r2
 8005b52:	e7bb      	b.n	8005acc <_printf_i+0x130>
 8005b54:	682b      	ldr	r3, [r5, #0]
 8005b56:	6826      	ldr	r6, [r4, #0]
 8005b58:	6961      	ldr	r1, [r4, #20]
 8005b5a:	1d18      	adds	r0, r3, #4
 8005b5c:	6028      	str	r0, [r5, #0]
 8005b5e:	0635      	lsls	r5, r6, #24
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	d501      	bpl.n	8005b68 <_printf_i+0x1cc>
 8005b64:	6019      	str	r1, [r3, #0]
 8005b66:	e002      	b.n	8005b6e <_printf_i+0x1d2>
 8005b68:	0670      	lsls	r0, r6, #25
 8005b6a:	d5fb      	bpl.n	8005b64 <_printf_i+0x1c8>
 8005b6c:	8019      	strh	r1, [r3, #0]
 8005b6e:	2300      	movs	r3, #0
 8005b70:	6123      	str	r3, [r4, #16]
 8005b72:	4615      	mov	r5, r2
 8005b74:	e7ba      	b.n	8005aec <_printf_i+0x150>
 8005b76:	682b      	ldr	r3, [r5, #0]
 8005b78:	1d1a      	adds	r2, r3, #4
 8005b7a:	602a      	str	r2, [r5, #0]
 8005b7c:	681d      	ldr	r5, [r3, #0]
 8005b7e:	6862      	ldr	r2, [r4, #4]
 8005b80:	2100      	movs	r1, #0
 8005b82:	4628      	mov	r0, r5
 8005b84:	f7fa fb34 	bl	80001f0 <memchr>
 8005b88:	b108      	cbz	r0, 8005b8e <_printf_i+0x1f2>
 8005b8a:	1b40      	subs	r0, r0, r5
 8005b8c:	6060      	str	r0, [r4, #4]
 8005b8e:	6863      	ldr	r3, [r4, #4]
 8005b90:	6123      	str	r3, [r4, #16]
 8005b92:	2300      	movs	r3, #0
 8005b94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b98:	e7a8      	b.n	8005aec <_printf_i+0x150>
 8005b9a:	6923      	ldr	r3, [r4, #16]
 8005b9c:	462a      	mov	r2, r5
 8005b9e:	4649      	mov	r1, r9
 8005ba0:	4640      	mov	r0, r8
 8005ba2:	47d0      	blx	sl
 8005ba4:	3001      	adds	r0, #1
 8005ba6:	d0ab      	beq.n	8005b00 <_printf_i+0x164>
 8005ba8:	6823      	ldr	r3, [r4, #0]
 8005baa:	079b      	lsls	r3, r3, #30
 8005bac:	d413      	bmi.n	8005bd6 <_printf_i+0x23a>
 8005bae:	68e0      	ldr	r0, [r4, #12]
 8005bb0:	9b03      	ldr	r3, [sp, #12]
 8005bb2:	4298      	cmp	r0, r3
 8005bb4:	bfb8      	it	lt
 8005bb6:	4618      	movlt	r0, r3
 8005bb8:	e7a4      	b.n	8005b04 <_printf_i+0x168>
 8005bba:	2301      	movs	r3, #1
 8005bbc:	4632      	mov	r2, r6
 8005bbe:	4649      	mov	r1, r9
 8005bc0:	4640      	mov	r0, r8
 8005bc2:	47d0      	blx	sl
 8005bc4:	3001      	adds	r0, #1
 8005bc6:	d09b      	beq.n	8005b00 <_printf_i+0x164>
 8005bc8:	3501      	adds	r5, #1
 8005bca:	68e3      	ldr	r3, [r4, #12]
 8005bcc:	9903      	ldr	r1, [sp, #12]
 8005bce:	1a5b      	subs	r3, r3, r1
 8005bd0:	42ab      	cmp	r3, r5
 8005bd2:	dcf2      	bgt.n	8005bba <_printf_i+0x21e>
 8005bd4:	e7eb      	b.n	8005bae <_printf_i+0x212>
 8005bd6:	2500      	movs	r5, #0
 8005bd8:	f104 0619 	add.w	r6, r4, #25
 8005bdc:	e7f5      	b.n	8005bca <_printf_i+0x22e>
 8005bde:	bf00      	nop
 8005be0:	08008bc6 	.word	0x08008bc6
 8005be4:	08008bd7 	.word	0x08008bd7

08005be8 <quorem>:
 8005be8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bec:	6903      	ldr	r3, [r0, #16]
 8005bee:	690c      	ldr	r4, [r1, #16]
 8005bf0:	42a3      	cmp	r3, r4
 8005bf2:	4607      	mov	r7, r0
 8005bf4:	f2c0 8081 	blt.w	8005cfa <quorem+0x112>
 8005bf8:	3c01      	subs	r4, #1
 8005bfa:	f101 0814 	add.w	r8, r1, #20
 8005bfe:	f100 0514 	add.w	r5, r0, #20
 8005c02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c06:	9301      	str	r3, [sp, #4]
 8005c08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c10:	3301      	adds	r3, #1
 8005c12:	429a      	cmp	r2, r3
 8005c14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005c18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c20:	d331      	bcc.n	8005c86 <quorem+0x9e>
 8005c22:	f04f 0e00 	mov.w	lr, #0
 8005c26:	4640      	mov	r0, r8
 8005c28:	46ac      	mov	ip, r5
 8005c2a:	46f2      	mov	sl, lr
 8005c2c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005c30:	b293      	uxth	r3, r2
 8005c32:	fb06 e303 	mla	r3, r6, r3, lr
 8005c36:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	ebaa 0303 	sub.w	r3, sl, r3
 8005c40:	f8dc a000 	ldr.w	sl, [ip]
 8005c44:	0c12      	lsrs	r2, r2, #16
 8005c46:	fa13 f38a 	uxtah	r3, r3, sl
 8005c4a:	fb06 e202 	mla	r2, r6, r2, lr
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	9b00      	ldr	r3, [sp, #0]
 8005c52:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005c56:	b292      	uxth	r2, r2
 8005c58:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005c5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005c60:	f8bd 3000 	ldrh.w	r3, [sp]
 8005c64:	4581      	cmp	r9, r0
 8005c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c6a:	f84c 3b04 	str.w	r3, [ip], #4
 8005c6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005c72:	d2db      	bcs.n	8005c2c <quorem+0x44>
 8005c74:	f855 300b 	ldr.w	r3, [r5, fp]
 8005c78:	b92b      	cbnz	r3, 8005c86 <quorem+0x9e>
 8005c7a:	9b01      	ldr	r3, [sp, #4]
 8005c7c:	3b04      	subs	r3, #4
 8005c7e:	429d      	cmp	r5, r3
 8005c80:	461a      	mov	r2, r3
 8005c82:	d32e      	bcc.n	8005ce2 <quorem+0xfa>
 8005c84:	613c      	str	r4, [r7, #16]
 8005c86:	4638      	mov	r0, r7
 8005c88:	f001 f8c4 	bl	8006e14 <__mcmp>
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	db24      	blt.n	8005cda <quorem+0xf2>
 8005c90:	3601      	adds	r6, #1
 8005c92:	4628      	mov	r0, r5
 8005c94:	f04f 0c00 	mov.w	ip, #0
 8005c98:	f858 2b04 	ldr.w	r2, [r8], #4
 8005c9c:	f8d0 e000 	ldr.w	lr, [r0]
 8005ca0:	b293      	uxth	r3, r2
 8005ca2:	ebac 0303 	sub.w	r3, ip, r3
 8005ca6:	0c12      	lsrs	r2, r2, #16
 8005ca8:	fa13 f38e 	uxtah	r3, r3, lr
 8005cac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005cb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cba:	45c1      	cmp	r9, r8
 8005cbc:	f840 3b04 	str.w	r3, [r0], #4
 8005cc0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005cc4:	d2e8      	bcs.n	8005c98 <quorem+0xb0>
 8005cc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005cca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005cce:	b922      	cbnz	r2, 8005cda <quorem+0xf2>
 8005cd0:	3b04      	subs	r3, #4
 8005cd2:	429d      	cmp	r5, r3
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	d30a      	bcc.n	8005cee <quorem+0x106>
 8005cd8:	613c      	str	r4, [r7, #16]
 8005cda:	4630      	mov	r0, r6
 8005cdc:	b003      	add	sp, #12
 8005cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ce2:	6812      	ldr	r2, [r2, #0]
 8005ce4:	3b04      	subs	r3, #4
 8005ce6:	2a00      	cmp	r2, #0
 8005ce8:	d1cc      	bne.n	8005c84 <quorem+0x9c>
 8005cea:	3c01      	subs	r4, #1
 8005cec:	e7c7      	b.n	8005c7e <quorem+0x96>
 8005cee:	6812      	ldr	r2, [r2, #0]
 8005cf0:	3b04      	subs	r3, #4
 8005cf2:	2a00      	cmp	r2, #0
 8005cf4:	d1f0      	bne.n	8005cd8 <quorem+0xf0>
 8005cf6:	3c01      	subs	r4, #1
 8005cf8:	e7eb      	b.n	8005cd2 <quorem+0xea>
 8005cfa:	2000      	movs	r0, #0
 8005cfc:	e7ee      	b.n	8005cdc <quorem+0xf4>
	...

08005d00 <_dtoa_r>:
 8005d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d04:	ed2d 8b04 	vpush	{d8-d9}
 8005d08:	ec57 6b10 	vmov	r6, r7, d0
 8005d0c:	b093      	sub	sp, #76	; 0x4c
 8005d0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005d10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005d14:	9106      	str	r1, [sp, #24]
 8005d16:	ee10 aa10 	vmov	sl, s0
 8005d1a:	4604      	mov	r4, r0
 8005d1c:	9209      	str	r2, [sp, #36]	; 0x24
 8005d1e:	930c      	str	r3, [sp, #48]	; 0x30
 8005d20:	46bb      	mov	fp, r7
 8005d22:	b975      	cbnz	r5, 8005d42 <_dtoa_r+0x42>
 8005d24:	2010      	movs	r0, #16
 8005d26:	f000 fddd 	bl	80068e4 <malloc>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	6260      	str	r0, [r4, #36]	; 0x24
 8005d2e:	b920      	cbnz	r0, 8005d3a <_dtoa_r+0x3a>
 8005d30:	4ba7      	ldr	r3, [pc, #668]	; (8005fd0 <_dtoa_r+0x2d0>)
 8005d32:	21ea      	movs	r1, #234	; 0xea
 8005d34:	48a7      	ldr	r0, [pc, #668]	; (8005fd4 <_dtoa_r+0x2d4>)
 8005d36:	f001 fa75 	bl	8007224 <__assert_func>
 8005d3a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005d3e:	6005      	str	r5, [r0, #0]
 8005d40:	60c5      	str	r5, [r0, #12]
 8005d42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d44:	6819      	ldr	r1, [r3, #0]
 8005d46:	b151      	cbz	r1, 8005d5e <_dtoa_r+0x5e>
 8005d48:	685a      	ldr	r2, [r3, #4]
 8005d4a:	604a      	str	r2, [r1, #4]
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	4093      	lsls	r3, r2
 8005d50:	608b      	str	r3, [r1, #8]
 8005d52:	4620      	mov	r0, r4
 8005d54:	f000 fe1c 	bl	8006990 <_Bfree>
 8005d58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	601a      	str	r2, [r3, #0]
 8005d5e:	1e3b      	subs	r3, r7, #0
 8005d60:	bfaa      	itet	ge
 8005d62:	2300      	movge	r3, #0
 8005d64:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005d68:	f8c8 3000 	strge.w	r3, [r8]
 8005d6c:	4b9a      	ldr	r3, [pc, #616]	; (8005fd8 <_dtoa_r+0x2d8>)
 8005d6e:	bfbc      	itt	lt
 8005d70:	2201      	movlt	r2, #1
 8005d72:	f8c8 2000 	strlt.w	r2, [r8]
 8005d76:	ea33 030b 	bics.w	r3, r3, fp
 8005d7a:	d11b      	bne.n	8005db4 <_dtoa_r+0xb4>
 8005d7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d7e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005d82:	6013      	str	r3, [r2, #0]
 8005d84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005d88:	4333      	orrs	r3, r6
 8005d8a:	f000 8592 	beq.w	80068b2 <_dtoa_r+0xbb2>
 8005d8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d90:	b963      	cbnz	r3, 8005dac <_dtoa_r+0xac>
 8005d92:	4b92      	ldr	r3, [pc, #584]	; (8005fdc <_dtoa_r+0x2dc>)
 8005d94:	e022      	b.n	8005ddc <_dtoa_r+0xdc>
 8005d96:	4b92      	ldr	r3, [pc, #584]	; (8005fe0 <_dtoa_r+0x2e0>)
 8005d98:	9301      	str	r3, [sp, #4]
 8005d9a:	3308      	adds	r3, #8
 8005d9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	9801      	ldr	r0, [sp, #4]
 8005da2:	b013      	add	sp, #76	; 0x4c
 8005da4:	ecbd 8b04 	vpop	{d8-d9}
 8005da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dac:	4b8b      	ldr	r3, [pc, #556]	; (8005fdc <_dtoa_r+0x2dc>)
 8005dae:	9301      	str	r3, [sp, #4]
 8005db0:	3303      	adds	r3, #3
 8005db2:	e7f3      	b.n	8005d9c <_dtoa_r+0x9c>
 8005db4:	2200      	movs	r2, #0
 8005db6:	2300      	movs	r3, #0
 8005db8:	4650      	mov	r0, sl
 8005dba:	4659      	mov	r1, fp
 8005dbc:	f7fa fe8c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005dc0:	ec4b ab19 	vmov	d9, sl, fp
 8005dc4:	4680      	mov	r8, r0
 8005dc6:	b158      	cbz	r0, 8005de0 <_dtoa_r+0xe0>
 8005dc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005dca:	2301      	movs	r3, #1
 8005dcc:	6013      	str	r3, [r2, #0]
 8005dce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f000 856b 	beq.w	80068ac <_dtoa_r+0xbac>
 8005dd6:	4883      	ldr	r0, [pc, #524]	; (8005fe4 <_dtoa_r+0x2e4>)
 8005dd8:	6018      	str	r0, [r3, #0]
 8005dda:	1e43      	subs	r3, r0, #1
 8005ddc:	9301      	str	r3, [sp, #4]
 8005dde:	e7df      	b.n	8005da0 <_dtoa_r+0xa0>
 8005de0:	ec4b ab10 	vmov	d0, sl, fp
 8005de4:	aa10      	add	r2, sp, #64	; 0x40
 8005de6:	a911      	add	r1, sp, #68	; 0x44
 8005de8:	4620      	mov	r0, r4
 8005dea:	f001 f8b9 	bl	8006f60 <__d2b>
 8005dee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005df2:	ee08 0a10 	vmov	s16, r0
 8005df6:	2d00      	cmp	r5, #0
 8005df8:	f000 8084 	beq.w	8005f04 <_dtoa_r+0x204>
 8005dfc:	ee19 3a90 	vmov	r3, s19
 8005e00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e04:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005e08:	4656      	mov	r6, sl
 8005e0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005e0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005e12:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005e16:	4b74      	ldr	r3, [pc, #464]	; (8005fe8 <_dtoa_r+0x2e8>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	4630      	mov	r0, r6
 8005e1c:	4639      	mov	r1, r7
 8005e1e:	f7fa fa3b 	bl	8000298 <__aeabi_dsub>
 8005e22:	a365      	add	r3, pc, #404	; (adr r3, 8005fb8 <_dtoa_r+0x2b8>)
 8005e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e28:	f7fa fbee 	bl	8000608 <__aeabi_dmul>
 8005e2c:	a364      	add	r3, pc, #400	; (adr r3, 8005fc0 <_dtoa_r+0x2c0>)
 8005e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e32:	f7fa fa33 	bl	800029c <__adddf3>
 8005e36:	4606      	mov	r6, r0
 8005e38:	4628      	mov	r0, r5
 8005e3a:	460f      	mov	r7, r1
 8005e3c:	f7fa fb7a 	bl	8000534 <__aeabi_i2d>
 8005e40:	a361      	add	r3, pc, #388	; (adr r3, 8005fc8 <_dtoa_r+0x2c8>)
 8005e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e46:	f7fa fbdf 	bl	8000608 <__aeabi_dmul>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	4630      	mov	r0, r6
 8005e50:	4639      	mov	r1, r7
 8005e52:	f7fa fa23 	bl	800029c <__adddf3>
 8005e56:	4606      	mov	r6, r0
 8005e58:	460f      	mov	r7, r1
 8005e5a:	f7fa fe85 	bl	8000b68 <__aeabi_d2iz>
 8005e5e:	2200      	movs	r2, #0
 8005e60:	9000      	str	r0, [sp, #0]
 8005e62:	2300      	movs	r3, #0
 8005e64:	4630      	mov	r0, r6
 8005e66:	4639      	mov	r1, r7
 8005e68:	f7fa fe40 	bl	8000aec <__aeabi_dcmplt>
 8005e6c:	b150      	cbz	r0, 8005e84 <_dtoa_r+0x184>
 8005e6e:	9800      	ldr	r0, [sp, #0]
 8005e70:	f7fa fb60 	bl	8000534 <__aeabi_i2d>
 8005e74:	4632      	mov	r2, r6
 8005e76:	463b      	mov	r3, r7
 8005e78:	f7fa fe2e 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e7c:	b910      	cbnz	r0, 8005e84 <_dtoa_r+0x184>
 8005e7e:	9b00      	ldr	r3, [sp, #0]
 8005e80:	3b01      	subs	r3, #1
 8005e82:	9300      	str	r3, [sp, #0]
 8005e84:	9b00      	ldr	r3, [sp, #0]
 8005e86:	2b16      	cmp	r3, #22
 8005e88:	d85a      	bhi.n	8005f40 <_dtoa_r+0x240>
 8005e8a:	9a00      	ldr	r2, [sp, #0]
 8005e8c:	4b57      	ldr	r3, [pc, #348]	; (8005fec <_dtoa_r+0x2ec>)
 8005e8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e96:	ec51 0b19 	vmov	r0, r1, d9
 8005e9a:	f7fa fe27 	bl	8000aec <__aeabi_dcmplt>
 8005e9e:	2800      	cmp	r0, #0
 8005ea0:	d050      	beq.n	8005f44 <_dtoa_r+0x244>
 8005ea2:	9b00      	ldr	r3, [sp, #0]
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	9300      	str	r3, [sp, #0]
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	930b      	str	r3, [sp, #44]	; 0x2c
 8005eac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005eae:	1b5d      	subs	r5, r3, r5
 8005eb0:	1e6b      	subs	r3, r5, #1
 8005eb2:	9305      	str	r3, [sp, #20]
 8005eb4:	bf45      	ittet	mi
 8005eb6:	f1c5 0301 	rsbmi	r3, r5, #1
 8005eba:	9304      	strmi	r3, [sp, #16]
 8005ebc:	2300      	movpl	r3, #0
 8005ebe:	2300      	movmi	r3, #0
 8005ec0:	bf4c      	ite	mi
 8005ec2:	9305      	strmi	r3, [sp, #20]
 8005ec4:	9304      	strpl	r3, [sp, #16]
 8005ec6:	9b00      	ldr	r3, [sp, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	db3d      	blt.n	8005f48 <_dtoa_r+0x248>
 8005ecc:	9b05      	ldr	r3, [sp, #20]
 8005ece:	9a00      	ldr	r2, [sp, #0]
 8005ed0:	920a      	str	r2, [sp, #40]	; 0x28
 8005ed2:	4413      	add	r3, r2
 8005ed4:	9305      	str	r3, [sp, #20]
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	9307      	str	r3, [sp, #28]
 8005eda:	9b06      	ldr	r3, [sp, #24]
 8005edc:	2b09      	cmp	r3, #9
 8005ede:	f200 8089 	bhi.w	8005ff4 <_dtoa_r+0x2f4>
 8005ee2:	2b05      	cmp	r3, #5
 8005ee4:	bfc4      	itt	gt
 8005ee6:	3b04      	subgt	r3, #4
 8005ee8:	9306      	strgt	r3, [sp, #24]
 8005eea:	9b06      	ldr	r3, [sp, #24]
 8005eec:	f1a3 0302 	sub.w	r3, r3, #2
 8005ef0:	bfcc      	ite	gt
 8005ef2:	2500      	movgt	r5, #0
 8005ef4:	2501      	movle	r5, #1
 8005ef6:	2b03      	cmp	r3, #3
 8005ef8:	f200 8087 	bhi.w	800600a <_dtoa_r+0x30a>
 8005efc:	e8df f003 	tbb	[pc, r3]
 8005f00:	59383a2d 	.word	0x59383a2d
 8005f04:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005f08:	441d      	add	r5, r3
 8005f0a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005f0e:	2b20      	cmp	r3, #32
 8005f10:	bfc1      	itttt	gt
 8005f12:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005f16:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005f1a:	fa0b f303 	lslgt.w	r3, fp, r3
 8005f1e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005f22:	bfda      	itte	le
 8005f24:	f1c3 0320 	rsble	r3, r3, #32
 8005f28:	fa06 f003 	lslle.w	r0, r6, r3
 8005f2c:	4318      	orrgt	r0, r3
 8005f2e:	f7fa faf1 	bl	8000514 <__aeabi_ui2d>
 8005f32:	2301      	movs	r3, #1
 8005f34:	4606      	mov	r6, r0
 8005f36:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005f3a:	3d01      	subs	r5, #1
 8005f3c:	930e      	str	r3, [sp, #56]	; 0x38
 8005f3e:	e76a      	b.n	8005e16 <_dtoa_r+0x116>
 8005f40:	2301      	movs	r3, #1
 8005f42:	e7b2      	b.n	8005eaa <_dtoa_r+0x1aa>
 8005f44:	900b      	str	r0, [sp, #44]	; 0x2c
 8005f46:	e7b1      	b.n	8005eac <_dtoa_r+0x1ac>
 8005f48:	9b04      	ldr	r3, [sp, #16]
 8005f4a:	9a00      	ldr	r2, [sp, #0]
 8005f4c:	1a9b      	subs	r3, r3, r2
 8005f4e:	9304      	str	r3, [sp, #16]
 8005f50:	4253      	negs	r3, r2
 8005f52:	9307      	str	r3, [sp, #28]
 8005f54:	2300      	movs	r3, #0
 8005f56:	930a      	str	r3, [sp, #40]	; 0x28
 8005f58:	e7bf      	b.n	8005eda <_dtoa_r+0x1da>
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	9308      	str	r3, [sp, #32]
 8005f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	dc55      	bgt.n	8006010 <_dtoa_r+0x310>
 8005f64:	2301      	movs	r3, #1
 8005f66:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	9209      	str	r2, [sp, #36]	; 0x24
 8005f6e:	e00c      	b.n	8005f8a <_dtoa_r+0x28a>
 8005f70:	2301      	movs	r3, #1
 8005f72:	e7f3      	b.n	8005f5c <_dtoa_r+0x25c>
 8005f74:	2300      	movs	r3, #0
 8005f76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f78:	9308      	str	r3, [sp, #32]
 8005f7a:	9b00      	ldr	r3, [sp, #0]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	9302      	str	r3, [sp, #8]
 8005f80:	3301      	adds	r3, #1
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	9303      	str	r3, [sp, #12]
 8005f86:	bfb8      	it	lt
 8005f88:	2301      	movlt	r3, #1
 8005f8a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	6042      	str	r2, [r0, #4]
 8005f90:	2204      	movs	r2, #4
 8005f92:	f102 0614 	add.w	r6, r2, #20
 8005f96:	429e      	cmp	r6, r3
 8005f98:	6841      	ldr	r1, [r0, #4]
 8005f9a:	d93d      	bls.n	8006018 <_dtoa_r+0x318>
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	f000 fcb7 	bl	8006910 <_Balloc>
 8005fa2:	9001      	str	r0, [sp, #4]
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	d13b      	bne.n	8006020 <_dtoa_r+0x320>
 8005fa8:	4b11      	ldr	r3, [pc, #68]	; (8005ff0 <_dtoa_r+0x2f0>)
 8005faa:	4602      	mov	r2, r0
 8005fac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005fb0:	e6c0      	b.n	8005d34 <_dtoa_r+0x34>
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e7df      	b.n	8005f76 <_dtoa_r+0x276>
 8005fb6:	bf00      	nop
 8005fb8:	636f4361 	.word	0x636f4361
 8005fbc:	3fd287a7 	.word	0x3fd287a7
 8005fc0:	8b60c8b3 	.word	0x8b60c8b3
 8005fc4:	3fc68a28 	.word	0x3fc68a28
 8005fc8:	509f79fb 	.word	0x509f79fb
 8005fcc:	3fd34413 	.word	0x3fd34413
 8005fd0:	08008bf5 	.word	0x08008bf5
 8005fd4:	08008c0c 	.word	0x08008c0c
 8005fd8:	7ff00000 	.word	0x7ff00000
 8005fdc:	08008bf1 	.word	0x08008bf1
 8005fe0:	08008be8 	.word	0x08008be8
 8005fe4:	08008bc5 	.word	0x08008bc5
 8005fe8:	3ff80000 	.word	0x3ff80000
 8005fec:	08008d00 	.word	0x08008d00
 8005ff0:	08008c67 	.word	0x08008c67
 8005ff4:	2501      	movs	r5, #1
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	9306      	str	r3, [sp, #24]
 8005ffa:	9508      	str	r5, [sp, #32]
 8005ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8006000:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006004:	2200      	movs	r2, #0
 8006006:	2312      	movs	r3, #18
 8006008:	e7b0      	b.n	8005f6c <_dtoa_r+0x26c>
 800600a:	2301      	movs	r3, #1
 800600c:	9308      	str	r3, [sp, #32]
 800600e:	e7f5      	b.n	8005ffc <_dtoa_r+0x2fc>
 8006010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006012:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006016:	e7b8      	b.n	8005f8a <_dtoa_r+0x28a>
 8006018:	3101      	adds	r1, #1
 800601a:	6041      	str	r1, [r0, #4]
 800601c:	0052      	lsls	r2, r2, #1
 800601e:	e7b8      	b.n	8005f92 <_dtoa_r+0x292>
 8006020:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006022:	9a01      	ldr	r2, [sp, #4]
 8006024:	601a      	str	r2, [r3, #0]
 8006026:	9b03      	ldr	r3, [sp, #12]
 8006028:	2b0e      	cmp	r3, #14
 800602a:	f200 809d 	bhi.w	8006168 <_dtoa_r+0x468>
 800602e:	2d00      	cmp	r5, #0
 8006030:	f000 809a 	beq.w	8006168 <_dtoa_r+0x468>
 8006034:	9b00      	ldr	r3, [sp, #0]
 8006036:	2b00      	cmp	r3, #0
 8006038:	dd32      	ble.n	80060a0 <_dtoa_r+0x3a0>
 800603a:	4ab7      	ldr	r2, [pc, #732]	; (8006318 <_dtoa_r+0x618>)
 800603c:	f003 030f 	and.w	r3, r3, #15
 8006040:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006044:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006048:	9b00      	ldr	r3, [sp, #0]
 800604a:	05d8      	lsls	r0, r3, #23
 800604c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006050:	d516      	bpl.n	8006080 <_dtoa_r+0x380>
 8006052:	4bb2      	ldr	r3, [pc, #712]	; (800631c <_dtoa_r+0x61c>)
 8006054:	ec51 0b19 	vmov	r0, r1, d9
 8006058:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800605c:	f7fa fbfe 	bl	800085c <__aeabi_ddiv>
 8006060:	f007 070f 	and.w	r7, r7, #15
 8006064:	4682      	mov	sl, r0
 8006066:	468b      	mov	fp, r1
 8006068:	2503      	movs	r5, #3
 800606a:	4eac      	ldr	r6, [pc, #688]	; (800631c <_dtoa_r+0x61c>)
 800606c:	b957      	cbnz	r7, 8006084 <_dtoa_r+0x384>
 800606e:	4642      	mov	r2, r8
 8006070:	464b      	mov	r3, r9
 8006072:	4650      	mov	r0, sl
 8006074:	4659      	mov	r1, fp
 8006076:	f7fa fbf1 	bl	800085c <__aeabi_ddiv>
 800607a:	4682      	mov	sl, r0
 800607c:	468b      	mov	fp, r1
 800607e:	e028      	b.n	80060d2 <_dtoa_r+0x3d2>
 8006080:	2502      	movs	r5, #2
 8006082:	e7f2      	b.n	800606a <_dtoa_r+0x36a>
 8006084:	07f9      	lsls	r1, r7, #31
 8006086:	d508      	bpl.n	800609a <_dtoa_r+0x39a>
 8006088:	4640      	mov	r0, r8
 800608a:	4649      	mov	r1, r9
 800608c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006090:	f7fa faba 	bl	8000608 <__aeabi_dmul>
 8006094:	3501      	adds	r5, #1
 8006096:	4680      	mov	r8, r0
 8006098:	4689      	mov	r9, r1
 800609a:	107f      	asrs	r7, r7, #1
 800609c:	3608      	adds	r6, #8
 800609e:	e7e5      	b.n	800606c <_dtoa_r+0x36c>
 80060a0:	f000 809b 	beq.w	80061da <_dtoa_r+0x4da>
 80060a4:	9b00      	ldr	r3, [sp, #0]
 80060a6:	4f9d      	ldr	r7, [pc, #628]	; (800631c <_dtoa_r+0x61c>)
 80060a8:	425e      	negs	r6, r3
 80060aa:	4b9b      	ldr	r3, [pc, #620]	; (8006318 <_dtoa_r+0x618>)
 80060ac:	f006 020f 	and.w	r2, r6, #15
 80060b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b8:	ec51 0b19 	vmov	r0, r1, d9
 80060bc:	f7fa faa4 	bl	8000608 <__aeabi_dmul>
 80060c0:	1136      	asrs	r6, r6, #4
 80060c2:	4682      	mov	sl, r0
 80060c4:	468b      	mov	fp, r1
 80060c6:	2300      	movs	r3, #0
 80060c8:	2502      	movs	r5, #2
 80060ca:	2e00      	cmp	r6, #0
 80060cc:	d17a      	bne.n	80061c4 <_dtoa_r+0x4c4>
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d1d3      	bne.n	800607a <_dtoa_r+0x37a>
 80060d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f000 8082 	beq.w	80061de <_dtoa_r+0x4de>
 80060da:	4b91      	ldr	r3, [pc, #580]	; (8006320 <_dtoa_r+0x620>)
 80060dc:	2200      	movs	r2, #0
 80060de:	4650      	mov	r0, sl
 80060e0:	4659      	mov	r1, fp
 80060e2:	f7fa fd03 	bl	8000aec <__aeabi_dcmplt>
 80060e6:	2800      	cmp	r0, #0
 80060e8:	d079      	beq.n	80061de <_dtoa_r+0x4de>
 80060ea:	9b03      	ldr	r3, [sp, #12]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d076      	beq.n	80061de <_dtoa_r+0x4de>
 80060f0:	9b02      	ldr	r3, [sp, #8]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	dd36      	ble.n	8006164 <_dtoa_r+0x464>
 80060f6:	9b00      	ldr	r3, [sp, #0]
 80060f8:	4650      	mov	r0, sl
 80060fa:	4659      	mov	r1, fp
 80060fc:	1e5f      	subs	r7, r3, #1
 80060fe:	2200      	movs	r2, #0
 8006100:	4b88      	ldr	r3, [pc, #544]	; (8006324 <_dtoa_r+0x624>)
 8006102:	f7fa fa81 	bl	8000608 <__aeabi_dmul>
 8006106:	9e02      	ldr	r6, [sp, #8]
 8006108:	4682      	mov	sl, r0
 800610a:	468b      	mov	fp, r1
 800610c:	3501      	adds	r5, #1
 800610e:	4628      	mov	r0, r5
 8006110:	f7fa fa10 	bl	8000534 <__aeabi_i2d>
 8006114:	4652      	mov	r2, sl
 8006116:	465b      	mov	r3, fp
 8006118:	f7fa fa76 	bl	8000608 <__aeabi_dmul>
 800611c:	4b82      	ldr	r3, [pc, #520]	; (8006328 <_dtoa_r+0x628>)
 800611e:	2200      	movs	r2, #0
 8006120:	f7fa f8bc 	bl	800029c <__adddf3>
 8006124:	46d0      	mov	r8, sl
 8006126:	46d9      	mov	r9, fp
 8006128:	4682      	mov	sl, r0
 800612a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800612e:	2e00      	cmp	r6, #0
 8006130:	d158      	bne.n	80061e4 <_dtoa_r+0x4e4>
 8006132:	4b7e      	ldr	r3, [pc, #504]	; (800632c <_dtoa_r+0x62c>)
 8006134:	2200      	movs	r2, #0
 8006136:	4640      	mov	r0, r8
 8006138:	4649      	mov	r1, r9
 800613a:	f7fa f8ad 	bl	8000298 <__aeabi_dsub>
 800613e:	4652      	mov	r2, sl
 8006140:	465b      	mov	r3, fp
 8006142:	4680      	mov	r8, r0
 8006144:	4689      	mov	r9, r1
 8006146:	f7fa fcef 	bl	8000b28 <__aeabi_dcmpgt>
 800614a:	2800      	cmp	r0, #0
 800614c:	f040 8295 	bne.w	800667a <_dtoa_r+0x97a>
 8006150:	4652      	mov	r2, sl
 8006152:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006156:	4640      	mov	r0, r8
 8006158:	4649      	mov	r1, r9
 800615a:	f7fa fcc7 	bl	8000aec <__aeabi_dcmplt>
 800615e:	2800      	cmp	r0, #0
 8006160:	f040 8289 	bne.w	8006676 <_dtoa_r+0x976>
 8006164:	ec5b ab19 	vmov	sl, fp, d9
 8006168:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800616a:	2b00      	cmp	r3, #0
 800616c:	f2c0 8148 	blt.w	8006400 <_dtoa_r+0x700>
 8006170:	9a00      	ldr	r2, [sp, #0]
 8006172:	2a0e      	cmp	r2, #14
 8006174:	f300 8144 	bgt.w	8006400 <_dtoa_r+0x700>
 8006178:	4b67      	ldr	r3, [pc, #412]	; (8006318 <_dtoa_r+0x618>)
 800617a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800617e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006182:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006184:	2b00      	cmp	r3, #0
 8006186:	f280 80d5 	bge.w	8006334 <_dtoa_r+0x634>
 800618a:	9b03      	ldr	r3, [sp, #12]
 800618c:	2b00      	cmp	r3, #0
 800618e:	f300 80d1 	bgt.w	8006334 <_dtoa_r+0x634>
 8006192:	f040 826f 	bne.w	8006674 <_dtoa_r+0x974>
 8006196:	4b65      	ldr	r3, [pc, #404]	; (800632c <_dtoa_r+0x62c>)
 8006198:	2200      	movs	r2, #0
 800619a:	4640      	mov	r0, r8
 800619c:	4649      	mov	r1, r9
 800619e:	f7fa fa33 	bl	8000608 <__aeabi_dmul>
 80061a2:	4652      	mov	r2, sl
 80061a4:	465b      	mov	r3, fp
 80061a6:	f7fa fcb5 	bl	8000b14 <__aeabi_dcmpge>
 80061aa:	9e03      	ldr	r6, [sp, #12]
 80061ac:	4637      	mov	r7, r6
 80061ae:	2800      	cmp	r0, #0
 80061b0:	f040 8245 	bne.w	800663e <_dtoa_r+0x93e>
 80061b4:	9d01      	ldr	r5, [sp, #4]
 80061b6:	2331      	movs	r3, #49	; 0x31
 80061b8:	f805 3b01 	strb.w	r3, [r5], #1
 80061bc:	9b00      	ldr	r3, [sp, #0]
 80061be:	3301      	adds	r3, #1
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	e240      	b.n	8006646 <_dtoa_r+0x946>
 80061c4:	07f2      	lsls	r2, r6, #31
 80061c6:	d505      	bpl.n	80061d4 <_dtoa_r+0x4d4>
 80061c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061cc:	f7fa fa1c 	bl	8000608 <__aeabi_dmul>
 80061d0:	3501      	adds	r5, #1
 80061d2:	2301      	movs	r3, #1
 80061d4:	1076      	asrs	r6, r6, #1
 80061d6:	3708      	adds	r7, #8
 80061d8:	e777      	b.n	80060ca <_dtoa_r+0x3ca>
 80061da:	2502      	movs	r5, #2
 80061dc:	e779      	b.n	80060d2 <_dtoa_r+0x3d2>
 80061de:	9f00      	ldr	r7, [sp, #0]
 80061e0:	9e03      	ldr	r6, [sp, #12]
 80061e2:	e794      	b.n	800610e <_dtoa_r+0x40e>
 80061e4:	9901      	ldr	r1, [sp, #4]
 80061e6:	4b4c      	ldr	r3, [pc, #304]	; (8006318 <_dtoa_r+0x618>)
 80061e8:	4431      	add	r1, r6
 80061ea:	910d      	str	r1, [sp, #52]	; 0x34
 80061ec:	9908      	ldr	r1, [sp, #32]
 80061ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80061f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80061f6:	2900      	cmp	r1, #0
 80061f8:	d043      	beq.n	8006282 <_dtoa_r+0x582>
 80061fa:	494d      	ldr	r1, [pc, #308]	; (8006330 <_dtoa_r+0x630>)
 80061fc:	2000      	movs	r0, #0
 80061fe:	f7fa fb2d 	bl	800085c <__aeabi_ddiv>
 8006202:	4652      	mov	r2, sl
 8006204:	465b      	mov	r3, fp
 8006206:	f7fa f847 	bl	8000298 <__aeabi_dsub>
 800620a:	9d01      	ldr	r5, [sp, #4]
 800620c:	4682      	mov	sl, r0
 800620e:	468b      	mov	fp, r1
 8006210:	4649      	mov	r1, r9
 8006212:	4640      	mov	r0, r8
 8006214:	f7fa fca8 	bl	8000b68 <__aeabi_d2iz>
 8006218:	4606      	mov	r6, r0
 800621a:	f7fa f98b 	bl	8000534 <__aeabi_i2d>
 800621e:	4602      	mov	r2, r0
 8006220:	460b      	mov	r3, r1
 8006222:	4640      	mov	r0, r8
 8006224:	4649      	mov	r1, r9
 8006226:	f7fa f837 	bl	8000298 <__aeabi_dsub>
 800622a:	3630      	adds	r6, #48	; 0x30
 800622c:	f805 6b01 	strb.w	r6, [r5], #1
 8006230:	4652      	mov	r2, sl
 8006232:	465b      	mov	r3, fp
 8006234:	4680      	mov	r8, r0
 8006236:	4689      	mov	r9, r1
 8006238:	f7fa fc58 	bl	8000aec <__aeabi_dcmplt>
 800623c:	2800      	cmp	r0, #0
 800623e:	d163      	bne.n	8006308 <_dtoa_r+0x608>
 8006240:	4642      	mov	r2, r8
 8006242:	464b      	mov	r3, r9
 8006244:	4936      	ldr	r1, [pc, #216]	; (8006320 <_dtoa_r+0x620>)
 8006246:	2000      	movs	r0, #0
 8006248:	f7fa f826 	bl	8000298 <__aeabi_dsub>
 800624c:	4652      	mov	r2, sl
 800624e:	465b      	mov	r3, fp
 8006250:	f7fa fc4c 	bl	8000aec <__aeabi_dcmplt>
 8006254:	2800      	cmp	r0, #0
 8006256:	f040 80b5 	bne.w	80063c4 <_dtoa_r+0x6c4>
 800625a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800625c:	429d      	cmp	r5, r3
 800625e:	d081      	beq.n	8006164 <_dtoa_r+0x464>
 8006260:	4b30      	ldr	r3, [pc, #192]	; (8006324 <_dtoa_r+0x624>)
 8006262:	2200      	movs	r2, #0
 8006264:	4650      	mov	r0, sl
 8006266:	4659      	mov	r1, fp
 8006268:	f7fa f9ce 	bl	8000608 <__aeabi_dmul>
 800626c:	4b2d      	ldr	r3, [pc, #180]	; (8006324 <_dtoa_r+0x624>)
 800626e:	4682      	mov	sl, r0
 8006270:	468b      	mov	fp, r1
 8006272:	4640      	mov	r0, r8
 8006274:	4649      	mov	r1, r9
 8006276:	2200      	movs	r2, #0
 8006278:	f7fa f9c6 	bl	8000608 <__aeabi_dmul>
 800627c:	4680      	mov	r8, r0
 800627e:	4689      	mov	r9, r1
 8006280:	e7c6      	b.n	8006210 <_dtoa_r+0x510>
 8006282:	4650      	mov	r0, sl
 8006284:	4659      	mov	r1, fp
 8006286:	f7fa f9bf 	bl	8000608 <__aeabi_dmul>
 800628a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800628c:	9d01      	ldr	r5, [sp, #4]
 800628e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006290:	4682      	mov	sl, r0
 8006292:	468b      	mov	fp, r1
 8006294:	4649      	mov	r1, r9
 8006296:	4640      	mov	r0, r8
 8006298:	f7fa fc66 	bl	8000b68 <__aeabi_d2iz>
 800629c:	4606      	mov	r6, r0
 800629e:	f7fa f949 	bl	8000534 <__aeabi_i2d>
 80062a2:	3630      	adds	r6, #48	; 0x30
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	4640      	mov	r0, r8
 80062aa:	4649      	mov	r1, r9
 80062ac:	f7f9 fff4 	bl	8000298 <__aeabi_dsub>
 80062b0:	f805 6b01 	strb.w	r6, [r5], #1
 80062b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062b6:	429d      	cmp	r5, r3
 80062b8:	4680      	mov	r8, r0
 80062ba:	4689      	mov	r9, r1
 80062bc:	f04f 0200 	mov.w	r2, #0
 80062c0:	d124      	bne.n	800630c <_dtoa_r+0x60c>
 80062c2:	4b1b      	ldr	r3, [pc, #108]	; (8006330 <_dtoa_r+0x630>)
 80062c4:	4650      	mov	r0, sl
 80062c6:	4659      	mov	r1, fp
 80062c8:	f7f9 ffe8 	bl	800029c <__adddf3>
 80062cc:	4602      	mov	r2, r0
 80062ce:	460b      	mov	r3, r1
 80062d0:	4640      	mov	r0, r8
 80062d2:	4649      	mov	r1, r9
 80062d4:	f7fa fc28 	bl	8000b28 <__aeabi_dcmpgt>
 80062d8:	2800      	cmp	r0, #0
 80062da:	d173      	bne.n	80063c4 <_dtoa_r+0x6c4>
 80062dc:	4652      	mov	r2, sl
 80062de:	465b      	mov	r3, fp
 80062e0:	4913      	ldr	r1, [pc, #76]	; (8006330 <_dtoa_r+0x630>)
 80062e2:	2000      	movs	r0, #0
 80062e4:	f7f9 ffd8 	bl	8000298 <__aeabi_dsub>
 80062e8:	4602      	mov	r2, r0
 80062ea:	460b      	mov	r3, r1
 80062ec:	4640      	mov	r0, r8
 80062ee:	4649      	mov	r1, r9
 80062f0:	f7fa fbfc 	bl	8000aec <__aeabi_dcmplt>
 80062f4:	2800      	cmp	r0, #0
 80062f6:	f43f af35 	beq.w	8006164 <_dtoa_r+0x464>
 80062fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80062fc:	1e6b      	subs	r3, r5, #1
 80062fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006300:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006304:	2b30      	cmp	r3, #48	; 0x30
 8006306:	d0f8      	beq.n	80062fa <_dtoa_r+0x5fa>
 8006308:	9700      	str	r7, [sp, #0]
 800630a:	e049      	b.n	80063a0 <_dtoa_r+0x6a0>
 800630c:	4b05      	ldr	r3, [pc, #20]	; (8006324 <_dtoa_r+0x624>)
 800630e:	f7fa f97b 	bl	8000608 <__aeabi_dmul>
 8006312:	4680      	mov	r8, r0
 8006314:	4689      	mov	r9, r1
 8006316:	e7bd      	b.n	8006294 <_dtoa_r+0x594>
 8006318:	08008d00 	.word	0x08008d00
 800631c:	08008cd8 	.word	0x08008cd8
 8006320:	3ff00000 	.word	0x3ff00000
 8006324:	40240000 	.word	0x40240000
 8006328:	401c0000 	.word	0x401c0000
 800632c:	40140000 	.word	0x40140000
 8006330:	3fe00000 	.word	0x3fe00000
 8006334:	9d01      	ldr	r5, [sp, #4]
 8006336:	4656      	mov	r6, sl
 8006338:	465f      	mov	r7, fp
 800633a:	4642      	mov	r2, r8
 800633c:	464b      	mov	r3, r9
 800633e:	4630      	mov	r0, r6
 8006340:	4639      	mov	r1, r7
 8006342:	f7fa fa8b 	bl	800085c <__aeabi_ddiv>
 8006346:	f7fa fc0f 	bl	8000b68 <__aeabi_d2iz>
 800634a:	4682      	mov	sl, r0
 800634c:	f7fa f8f2 	bl	8000534 <__aeabi_i2d>
 8006350:	4642      	mov	r2, r8
 8006352:	464b      	mov	r3, r9
 8006354:	f7fa f958 	bl	8000608 <__aeabi_dmul>
 8006358:	4602      	mov	r2, r0
 800635a:	460b      	mov	r3, r1
 800635c:	4630      	mov	r0, r6
 800635e:	4639      	mov	r1, r7
 8006360:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006364:	f7f9 ff98 	bl	8000298 <__aeabi_dsub>
 8006368:	f805 6b01 	strb.w	r6, [r5], #1
 800636c:	9e01      	ldr	r6, [sp, #4]
 800636e:	9f03      	ldr	r7, [sp, #12]
 8006370:	1bae      	subs	r6, r5, r6
 8006372:	42b7      	cmp	r7, r6
 8006374:	4602      	mov	r2, r0
 8006376:	460b      	mov	r3, r1
 8006378:	d135      	bne.n	80063e6 <_dtoa_r+0x6e6>
 800637a:	f7f9 ff8f 	bl	800029c <__adddf3>
 800637e:	4642      	mov	r2, r8
 8006380:	464b      	mov	r3, r9
 8006382:	4606      	mov	r6, r0
 8006384:	460f      	mov	r7, r1
 8006386:	f7fa fbcf 	bl	8000b28 <__aeabi_dcmpgt>
 800638a:	b9d0      	cbnz	r0, 80063c2 <_dtoa_r+0x6c2>
 800638c:	4642      	mov	r2, r8
 800638e:	464b      	mov	r3, r9
 8006390:	4630      	mov	r0, r6
 8006392:	4639      	mov	r1, r7
 8006394:	f7fa fba0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006398:	b110      	cbz	r0, 80063a0 <_dtoa_r+0x6a0>
 800639a:	f01a 0f01 	tst.w	sl, #1
 800639e:	d110      	bne.n	80063c2 <_dtoa_r+0x6c2>
 80063a0:	4620      	mov	r0, r4
 80063a2:	ee18 1a10 	vmov	r1, s16
 80063a6:	f000 faf3 	bl	8006990 <_Bfree>
 80063aa:	2300      	movs	r3, #0
 80063ac:	9800      	ldr	r0, [sp, #0]
 80063ae:	702b      	strb	r3, [r5, #0]
 80063b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063b2:	3001      	adds	r0, #1
 80063b4:	6018      	str	r0, [r3, #0]
 80063b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f43f acf1 	beq.w	8005da0 <_dtoa_r+0xa0>
 80063be:	601d      	str	r5, [r3, #0]
 80063c0:	e4ee      	b.n	8005da0 <_dtoa_r+0xa0>
 80063c2:	9f00      	ldr	r7, [sp, #0]
 80063c4:	462b      	mov	r3, r5
 80063c6:	461d      	mov	r5, r3
 80063c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80063cc:	2a39      	cmp	r2, #57	; 0x39
 80063ce:	d106      	bne.n	80063de <_dtoa_r+0x6de>
 80063d0:	9a01      	ldr	r2, [sp, #4]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d1f7      	bne.n	80063c6 <_dtoa_r+0x6c6>
 80063d6:	9901      	ldr	r1, [sp, #4]
 80063d8:	2230      	movs	r2, #48	; 0x30
 80063da:	3701      	adds	r7, #1
 80063dc:	700a      	strb	r2, [r1, #0]
 80063de:	781a      	ldrb	r2, [r3, #0]
 80063e0:	3201      	adds	r2, #1
 80063e2:	701a      	strb	r2, [r3, #0]
 80063e4:	e790      	b.n	8006308 <_dtoa_r+0x608>
 80063e6:	4ba6      	ldr	r3, [pc, #664]	; (8006680 <_dtoa_r+0x980>)
 80063e8:	2200      	movs	r2, #0
 80063ea:	f7fa f90d 	bl	8000608 <__aeabi_dmul>
 80063ee:	2200      	movs	r2, #0
 80063f0:	2300      	movs	r3, #0
 80063f2:	4606      	mov	r6, r0
 80063f4:	460f      	mov	r7, r1
 80063f6:	f7fa fb6f 	bl	8000ad8 <__aeabi_dcmpeq>
 80063fa:	2800      	cmp	r0, #0
 80063fc:	d09d      	beq.n	800633a <_dtoa_r+0x63a>
 80063fe:	e7cf      	b.n	80063a0 <_dtoa_r+0x6a0>
 8006400:	9a08      	ldr	r2, [sp, #32]
 8006402:	2a00      	cmp	r2, #0
 8006404:	f000 80d7 	beq.w	80065b6 <_dtoa_r+0x8b6>
 8006408:	9a06      	ldr	r2, [sp, #24]
 800640a:	2a01      	cmp	r2, #1
 800640c:	f300 80ba 	bgt.w	8006584 <_dtoa_r+0x884>
 8006410:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006412:	2a00      	cmp	r2, #0
 8006414:	f000 80b2 	beq.w	800657c <_dtoa_r+0x87c>
 8006418:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800641c:	9e07      	ldr	r6, [sp, #28]
 800641e:	9d04      	ldr	r5, [sp, #16]
 8006420:	9a04      	ldr	r2, [sp, #16]
 8006422:	441a      	add	r2, r3
 8006424:	9204      	str	r2, [sp, #16]
 8006426:	9a05      	ldr	r2, [sp, #20]
 8006428:	2101      	movs	r1, #1
 800642a:	441a      	add	r2, r3
 800642c:	4620      	mov	r0, r4
 800642e:	9205      	str	r2, [sp, #20]
 8006430:	f000 fb66 	bl	8006b00 <__i2b>
 8006434:	4607      	mov	r7, r0
 8006436:	2d00      	cmp	r5, #0
 8006438:	dd0c      	ble.n	8006454 <_dtoa_r+0x754>
 800643a:	9b05      	ldr	r3, [sp, #20]
 800643c:	2b00      	cmp	r3, #0
 800643e:	dd09      	ble.n	8006454 <_dtoa_r+0x754>
 8006440:	42ab      	cmp	r3, r5
 8006442:	9a04      	ldr	r2, [sp, #16]
 8006444:	bfa8      	it	ge
 8006446:	462b      	movge	r3, r5
 8006448:	1ad2      	subs	r2, r2, r3
 800644a:	9204      	str	r2, [sp, #16]
 800644c:	9a05      	ldr	r2, [sp, #20]
 800644e:	1aed      	subs	r5, r5, r3
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	9305      	str	r3, [sp, #20]
 8006454:	9b07      	ldr	r3, [sp, #28]
 8006456:	b31b      	cbz	r3, 80064a0 <_dtoa_r+0x7a0>
 8006458:	9b08      	ldr	r3, [sp, #32]
 800645a:	2b00      	cmp	r3, #0
 800645c:	f000 80af 	beq.w	80065be <_dtoa_r+0x8be>
 8006460:	2e00      	cmp	r6, #0
 8006462:	dd13      	ble.n	800648c <_dtoa_r+0x78c>
 8006464:	4639      	mov	r1, r7
 8006466:	4632      	mov	r2, r6
 8006468:	4620      	mov	r0, r4
 800646a:	f000 fc09 	bl	8006c80 <__pow5mult>
 800646e:	ee18 2a10 	vmov	r2, s16
 8006472:	4601      	mov	r1, r0
 8006474:	4607      	mov	r7, r0
 8006476:	4620      	mov	r0, r4
 8006478:	f000 fb58 	bl	8006b2c <__multiply>
 800647c:	ee18 1a10 	vmov	r1, s16
 8006480:	4680      	mov	r8, r0
 8006482:	4620      	mov	r0, r4
 8006484:	f000 fa84 	bl	8006990 <_Bfree>
 8006488:	ee08 8a10 	vmov	s16, r8
 800648c:	9b07      	ldr	r3, [sp, #28]
 800648e:	1b9a      	subs	r2, r3, r6
 8006490:	d006      	beq.n	80064a0 <_dtoa_r+0x7a0>
 8006492:	ee18 1a10 	vmov	r1, s16
 8006496:	4620      	mov	r0, r4
 8006498:	f000 fbf2 	bl	8006c80 <__pow5mult>
 800649c:	ee08 0a10 	vmov	s16, r0
 80064a0:	2101      	movs	r1, #1
 80064a2:	4620      	mov	r0, r4
 80064a4:	f000 fb2c 	bl	8006b00 <__i2b>
 80064a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	4606      	mov	r6, r0
 80064ae:	f340 8088 	ble.w	80065c2 <_dtoa_r+0x8c2>
 80064b2:	461a      	mov	r2, r3
 80064b4:	4601      	mov	r1, r0
 80064b6:	4620      	mov	r0, r4
 80064b8:	f000 fbe2 	bl	8006c80 <__pow5mult>
 80064bc:	9b06      	ldr	r3, [sp, #24]
 80064be:	2b01      	cmp	r3, #1
 80064c0:	4606      	mov	r6, r0
 80064c2:	f340 8081 	ble.w	80065c8 <_dtoa_r+0x8c8>
 80064c6:	f04f 0800 	mov.w	r8, #0
 80064ca:	6933      	ldr	r3, [r6, #16]
 80064cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80064d0:	6918      	ldr	r0, [r3, #16]
 80064d2:	f000 fac5 	bl	8006a60 <__hi0bits>
 80064d6:	f1c0 0020 	rsb	r0, r0, #32
 80064da:	9b05      	ldr	r3, [sp, #20]
 80064dc:	4418      	add	r0, r3
 80064de:	f010 001f 	ands.w	r0, r0, #31
 80064e2:	f000 8092 	beq.w	800660a <_dtoa_r+0x90a>
 80064e6:	f1c0 0320 	rsb	r3, r0, #32
 80064ea:	2b04      	cmp	r3, #4
 80064ec:	f340 808a 	ble.w	8006604 <_dtoa_r+0x904>
 80064f0:	f1c0 001c 	rsb	r0, r0, #28
 80064f4:	9b04      	ldr	r3, [sp, #16]
 80064f6:	4403      	add	r3, r0
 80064f8:	9304      	str	r3, [sp, #16]
 80064fa:	9b05      	ldr	r3, [sp, #20]
 80064fc:	4403      	add	r3, r0
 80064fe:	4405      	add	r5, r0
 8006500:	9305      	str	r3, [sp, #20]
 8006502:	9b04      	ldr	r3, [sp, #16]
 8006504:	2b00      	cmp	r3, #0
 8006506:	dd07      	ble.n	8006518 <_dtoa_r+0x818>
 8006508:	ee18 1a10 	vmov	r1, s16
 800650c:	461a      	mov	r2, r3
 800650e:	4620      	mov	r0, r4
 8006510:	f000 fc10 	bl	8006d34 <__lshift>
 8006514:	ee08 0a10 	vmov	s16, r0
 8006518:	9b05      	ldr	r3, [sp, #20]
 800651a:	2b00      	cmp	r3, #0
 800651c:	dd05      	ble.n	800652a <_dtoa_r+0x82a>
 800651e:	4631      	mov	r1, r6
 8006520:	461a      	mov	r2, r3
 8006522:	4620      	mov	r0, r4
 8006524:	f000 fc06 	bl	8006d34 <__lshift>
 8006528:	4606      	mov	r6, r0
 800652a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800652c:	2b00      	cmp	r3, #0
 800652e:	d06e      	beq.n	800660e <_dtoa_r+0x90e>
 8006530:	ee18 0a10 	vmov	r0, s16
 8006534:	4631      	mov	r1, r6
 8006536:	f000 fc6d 	bl	8006e14 <__mcmp>
 800653a:	2800      	cmp	r0, #0
 800653c:	da67      	bge.n	800660e <_dtoa_r+0x90e>
 800653e:	9b00      	ldr	r3, [sp, #0]
 8006540:	3b01      	subs	r3, #1
 8006542:	ee18 1a10 	vmov	r1, s16
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	220a      	movs	r2, #10
 800654a:	2300      	movs	r3, #0
 800654c:	4620      	mov	r0, r4
 800654e:	f000 fa41 	bl	80069d4 <__multadd>
 8006552:	9b08      	ldr	r3, [sp, #32]
 8006554:	ee08 0a10 	vmov	s16, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	f000 81b1 	beq.w	80068c0 <_dtoa_r+0xbc0>
 800655e:	2300      	movs	r3, #0
 8006560:	4639      	mov	r1, r7
 8006562:	220a      	movs	r2, #10
 8006564:	4620      	mov	r0, r4
 8006566:	f000 fa35 	bl	80069d4 <__multadd>
 800656a:	9b02      	ldr	r3, [sp, #8]
 800656c:	2b00      	cmp	r3, #0
 800656e:	4607      	mov	r7, r0
 8006570:	f300 808e 	bgt.w	8006690 <_dtoa_r+0x990>
 8006574:	9b06      	ldr	r3, [sp, #24]
 8006576:	2b02      	cmp	r3, #2
 8006578:	dc51      	bgt.n	800661e <_dtoa_r+0x91e>
 800657a:	e089      	b.n	8006690 <_dtoa_r+0x990>
 800657c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800657e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006582:	e74b      	b.n	800641c <_dtoa_r+0x71c>
 8006584:	9b03      	ldr	r3, [sp, #12]
 8006586:	1e5e      	subs	r6, r3, #1
 8006588:	9b07      	ldr	r3, [sp, #28]
 800658a:	42b3      	cmp	r3, r6
 800658c:	bfbf      	itttt	lt
 800658e:	9b07      	ldrlt	r3, [sp, #28]
 8006590:	9607      	strlt	r6, [sp, #28]
 8006592:	1af2      	sublt	r2, r6, r3
 8006594:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006596:	bfb6      	itet	lt
 8006598:	189b      	addlt	r3, r3, r2
 800659a:	1b9e      	subge	r6, r3, r6
 800659c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800659e:	9b03      	ldr	r3, [sp, #12]
 80065a0:	bfb8      	it	lt
 80065a2:	2600      	movlt	r6, #0
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	bfb7      	itett	lt
 80065a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80065ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80065b0:	1a9d      	sublt	r5, r3, r2
 80065b2:	2300      	movlt	r3, #0
 80065b4:	e734      	b.n	8006420 <_dtoa_r+0x720>
 80065b6:	9e07      	ldr	r6, [sp, #28]
 80065b8:	9d04      	ldr	r5, [sp, #16]
 80065ba:	9f08      	ldr	r7, [sp, #32]
 80065bc:	e73b      	b.n	8006436 <_dtoa_r+0x736>
 80065be:	9a07      	ldr	r2, [sp, #28]
 80065c0:	e767      	b.n	8006492 <_dtoa_r+0x792>
 80065c2:	9b06      	ldr	r3, [sp, #24]
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	dc18      	bgt.n	80065fa <_dtoa_r+0x8fa>
 80065c8:	f1ba 0f00 	cmp.w	sl, #0
 80065cc:	d115      	bne.n	80065fa <_dtoa_r+0x8fa>
 80065ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80065d2:	b993      	cbnz	r3, 80065fa <_dtoa_r+0x8fa>
 80065d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80065d8:	0d1b      	lsrs	r3, r3, #20
 80065da:	051b      	lsls	r3, r3, #20
 80065dc:	b183      	cbz	r3, 8006600 <_dtoa_r+0x900>
 80065de:	9b04      	ldr	r3, [sp, #16]
 80065e0:	3301      	adds	r3, #1
 80065e2:	9304      	str	r3, [sp, #16]
 80065e4:	9b05      	ldr	r3, [sp, #20]
 80065e6:	3301      	adds	r3, #1
 80065e8:	9305      	str	r3, [sp, #20]
 80065ea:	f04f 0801 	mov.w	r8, #1
 80065ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f47f af6a 	bne.w	80064ca <_dtoa_r+0x7ca>
 80065f6:	2001      	movs	r0, #1
 80065f8:	e76f      	b.n	80064da <_dtoa_r+0x7da>
 80065fa:	f04f 0800 	mov.w	r8, #0
 80065fe:	e7f6      	b.n	80065ee <_dtoa_r+0x8ee>
 8006600:	4698      	mov	r8, r3
 8006602:	e7f4      	b.n	80065ee <_dtoa_r+0x8ee>
 8006604:	f43f af7d 	beq.w	8006502 <_dtoa_r+0x802>
 8006608:	4618      	mov	r0, r3
 800660a:	301c      	adds	r0, #28
 800660c:	e772      	b.n	80064f4 <_dtoa_r+0x7f4>
 800660e:	9b03      	ldr	r3, [sp, #12]
 8006610:	2b00      	cmp	r3, #0
 8006612:	dc37      	bgt.n	8006684 <_dtoa_r+0x984>
 8006614:	9b06      	ldr	r3, [sp, #24]
 8006616:	2b02      	cmp	r3, #2
 8006618:	dd34      	ble.n	8006684 <_dtoa_r+0x984>
 800661a:	9b03      	ldr	r3, [sp, #12]
 800661c:	9302      	str	r3, [sp, #8]
 800661e:	9b02      	ldr	r3, [sp, #8]
 8006620:	b96b      	cbnz	r3, 800663e <_dtoa_r+0x93e>
 8006622:	4631      	mov	r1, r6
 8006624:	2205      	movs	r2, #5
 8006626:	4620      	mov	r0, r4
 8006628:	f000 f9d4 	bl	80069d4 <__multadd>
 800662c:	4601      	mov	r1, r0
 800662e:	4606      	mov	r6, r0
 8006630:	ee18 0a10 	vmov	r0, s16
 8006634:	f000 fbee 	bl	8006e14 <__mcmp>
 8006638:	2800      	cmp	r0, #0
 800663a:	f73f adbb 	bgt.w	80061b4 <_dtoa_r+0x4b4>
 800663e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006640:	9d01      	ldr	r5, [sp, #4]
 8006642:	43db      	mvns	r3, r3
 8006644:	9300      	str	r3, [sp, #0]
 8006646:	f04f 0800 	mov.w	r8, #0
 800664a:	4631      	mov	r1, r6
 800664c:	4620      	mov	r0, r4
 800664e:	f000 f99f 	bl	8006990 <_Bfree>
 8006652:	2f00      	cmp	r7, #0
 8006654:	f43f aea4 	beq.w	80063a0 <_dtoa_r+0x6a0>
 8006658:	f1b8 0f00 	cmp.w	r8, #0
 800665c:	d005      	beq.n	800666a <_dtoa_r+0x96a>
 800665e:	45b8      	cmp	r8, r7
 8006660:	d003      	beq.n	800666a <_dtoa_r+0x96a>
 8006662:	4641      	mov	r1, r8
 8006664:	4620      	mov	r0, r4
 8006666:	f000 f993 	bl	8006990 <_Bfree>
 800666a:	4639      	mov	r1, r7
 800666c:	4620      	mov	r0, r4
 800666e:	f000 f98f 	bl	8006990 <_Bfree>
 8006672:	e695      	b.n	80063a0 <_dtoa_r+0x6a0>
 8006674:	2600      	movs	r6, #0
 8006676:	4637      	mov	r7, r6
 8006678:	e7e1      	b.n	800663e <_dtoa_r+0x93e>
 800667a:	9700      	str	r7, [sp, #0]
 800667c:	4637      	mov	r7, r6
 800667e:	e599      	b.n	80061b4 <_dtoa_r+0x4b4>
 8006680:	40240000 	.word	0x40240000
 8006684:	9b08      	ldr	r3, [sp, #32]
 8006686:	2b00      	cmp	r3, #0
 8006688:	f000 80ca 	beq.w	8006820 <_dtoa_r+0xb20>
 800668c:	9b03      	ldr	r3, [sp, #12]
 800668e:	9302      	str	r3, [sp, #8]
 8006690:	2d00      	cmp	r5, #0
 8006692:	dd05      	ble.n	80066a0 <_dtoa_r+0x9a0>
 8006694:	4639      	mov	r1, r7
 8006696:	462a      	mov	r2, r5
 8006698:	4620      	mov	r0, r4
 800669a:	f000 fb4b 	bl	8006d34 <__lshift>
 800669e:	4607      	mov	r7, r0
 80066a0:	f1b8 0f00 	cmp.w	r8, #0
 80066a4:	d05b      	beq.n	800675e <_dtoa_r+0xa5e>
 80066a6:	6879      	ldr	r1, [r7, #4]
 80066a8:	4620      	mov	r0, r4
 80066aa:	f000 f931 	bl	8006910 <_Balloc>
 80066ae:	4605      	mov	r5, r0
 80066b0:	b928      	cbnz	r0, 80066be <_dtoa_r+0x9be>
 80066b2:	4b87      	ldr	r3, [pc, #540]	; (80068d0 <_dtoa_r+0xbd0>)
 80066b4:	4602      	mov	r2, r0
 80066b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80066ba:	f7ff bb3b 	b.w	8005d34 <_dtoa_r+0x34>
 80066be:	693a      	ldr	r2, [r7, #16]
 80066c0:	3202      	adds	r2, #2
 80066c2:	0092      	lsls	r2, r2, #2
 80066c4:	f107 010c 	add.w	r1, r7, #12
 80066c8:	300c      	adds	r0, #12
 80066ca:	f000 f913 	bl	80068f4 <memcpy>
 80066ce:	2201      	movs	r2, #1
 80066d0:	4629      	mov	r1, r5
 80066d2:	4620      	mov	r0, r4
 80066d4:	f000 fb2e 	bl	8006d34 <__lshift>
 80066d8:	9b01      	ldr	r3, [sp, #4]
 80066da:	f103 0901 	add.w	r9, r3, #1
 80066de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80066e2:	4413      	add	r3, r2
 80066e4:	9305      	str	r3, [sp, #20]
 80066e6:	f00a 0301 	and.w	r3, sl, #1
 80066ea:	46b8      	mov	r8, r7
 80066ec:	9304      	str	r3, [sp, #16]
 80066ee:	4607      	mov	r7, r0
 80066f0:	4631      	mov	r1, r6
 80066f2:	ee18 0a10 	vmov	r0, s16
 80066f6:	f7ff fa77 	bl	8005be8 <quorem>
 80066fa:	4641      	mov	r1, r8
 80066fc:	9002      	str	r0, [sp, #8]
 80066fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006702:	ee18 0a10 	vmov	r0, s16
 8006706:	f000 fb85 	bl	8006e14 <__mcmp>
 800670a:	463a      	mov	r2, r7
 800670c:	9003      	str	r0, [sp, #12]
 800670e:	4631      	mov	r1, r6
 8006710:	4620      	mov	r0, r4
 8006712:	f000 fb9b 	bl	8006e4c <__mdiff>
 8006716:	68c2      	ldr	r2, [r0, #12]
 8006718:	f109 3bff 	add.w	fp, r9, #4294967295
 800671c:	4605      	mov	r5, r0
 800671e:	bb02      	cbnz	r2, 8006762 <_dtoa_r+0xa62>
 8006720:	4601      	mov	r1, r0
 8006722:	ee18 0a10 	vmov	r0, s16
 8006726:	f000 fb75 	bl	8006e14 <__mcmp>
 800672a:	4602      	mov	r2, r0
 800672c:	4629      	mov	r1, r5
 800672e:	4620      	mov	r0, r4
 8006730:	9207      	str	r2, [sp, #28]
 8006732:	f000 f92d 	bl	8006990 <_Bfree>
 8006736:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800673a:	ea43 0102 	orr.w	r1, r3, r2
 800673e:	9b04      	ldr	r3, [sp, #16]
 8006740:	430b      	orrs	r3, r1
 8006742:	464d      	mov	r5, r9
 8006744:	d10f      	bne.n	8006766 <_dtoa_r+0xa66>
 8006746:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800674a:	d02a      	beq.n	80067a2 <_dtoa_r+0xaa2>
 800674c:	9b03      	ldr	r3, [sp, #12]
 800674e:	2b00      	cmp	r3, #0
 8006750:	dd02      	ble.n	8006758 <_dtoa_r+0xa58>
 8006752:	9b02      	ldr	r3, [sp, #8]
 8006754:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006758:	f88b a000 	strb.w	sl, [fp]
 800675c:	e775      	b.n	800664a <_dtoa_r+0x94a>
 800675e:	4638      	mov	r0, r7
 8006760:	e7ba      	b.n	80066d8 <_dtoa_r+0x9d8>
 8006762:	2201      	movs	r2, #1
 8006764:	e7e2      	b.n	800672c <_dtoa_r+0xa2c>
 8006766:	9b03      	ldr	r3, [sp, #12]
 8006768:	2b00      	cmp	r3, #0
 800676a:	db04      	blt.n	8006776 <_dtoa_r+0xa76>
 800676c:	9906      	ldr	r1, [sp, #24]
 800676e:	430b      	orrs	r3, r1
 8006770:	9904      	ldr	r1, [sp, #16]
 8006772:	430b      	orrs	r3, r1
 8006774:	d122      	bne.n	80067bc <_dtoa_r+0xabc>
 8006776:	2a00      	cmp	r2, #0
 8006778:	ddee      	ble.n	8006758 <_dtoa_r+0xa58>
 800677a:	ee18 1a10 	vmov	r1, s16
 800677e:	2201      	movs	r2, #1
 8006780:	4620      	mov	r0, r4
 8006782:	f000 fad7 	bl	8006d34 <__lshift>
 8006786:	4631      	mov	r1, r6
 8006788:	ee08 0a10 	vmov	s16, r0
 800678c:	f000 fb42 	bl	8006e14 <__mcmp>
 8006790:	2800      	cmp	r0, #0
 8006792:	dc03      	bgt.n	800679c <_dtoa_r+0xa9c>
 8006794:	d1e0      	bne.n	8006758 <_dtoa_r+0xa58>
 8006796:	f01a 0f01 	tst.w	sl, #1
 800679a:	d0dd      	beq.n	8006758 <_dtoa_r+0xa58>
 800679c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80067a0:	d1d7      	bne.n	8006752 <_dtoa_r+0xa52>
 80067a2:	2339      	movs	r3, #57	; 0x39
 80067a4:	f88b 3000 	strb.w	r3, [fp]
 80067a8:	462b      	mov	r3, r5
 80067aa:	461d      	mov	r5, r3
 80067ac:	3b01      	subs	r3, #1
 80067ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80067b2:	2a39      	cmp	r2, #57	; 0x39
 80067b4:	d071      	beq.n	800689a <_dtoa_r+0xb9a>
 80067b6:	3201      	adds	r2, #1
 80067b8:	701a      	strb	r2, [r3, #0]
 80067ba:	e746      	b.n	800664a <_dtoa_r+0x94a>
 80067bc:	2a00      	cmp	r2, #0
 80067be:	dd07      	ble.n	80067d0 <_dtoa_r+0xad0>
 80067c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80067c4:	d0ed      	beq.n	80067a2 <_dtoa_r+0xaa2>
 80067c6:	f10a 0301 	add.w	r3, sl, #1
 80067ca:	f88b 3000 	strb.w	r3, [fp]
 80067ce:	e73c      	b.n	800664a <_dtoa_r+0x94a>
 80067d0:	9b05      	ldr	r3, [sp, #20]
 80067d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80067d6:	4599      	cmp	r9, r3
 80067d8:	d047      	beq.n	800686a <_dtoa_r+0xb6a>
 80067da:	ee18 1a10 	vmov	r1, s16
 80067de:	2300      	movs	r3, #0
 80067e0:	220a      	movs	r2, #10
 80067e2:	4620      	mov	r0, r4
 80067e4:	f000 f8f6 	bl	80069d4 <__multadd>
 80067e8:	45b8      	cmp	r8, r7
 80067ea:	ee08 0a10 	vmov	s16, r0
 80067ee:	f04f 0300 	mov.w	r3, #0
 80067f2:	f04f 020a 	mov.w	r2, #10
 80067f6:	4641      	mov	r1, r8
 80067f8:	4620      	mov	r0, r4
 80067fa:	d106      	bne.n	800680a <_dtoa_r+0xb0a>
 80067fc:	f000 f8ea 	bl	80069d4 <__multadd>
 8006800:	4680      	mov	r8, r0
 8006802:	4607      	mov	r7, r0
 8006804:	f109 0901 	add.w	r9, r9, #1
 8006808:	e772      	b.n	80066f0 <_dtoa_r+0x9f0>
 800680a:	f000 f8e3 	bl	80069d4 <__multadd>
 800680e:	4639      	mov	r1, r7
 8006810:	4680      	mov	r8, r0
 8006812:	2300      	movs	r3, #0
 8006814:	220a      	movs	r2, #10
 8006816:	4620      	mov	r0, r4
 8006818:	f000 f8dc 	bl	80069d4 <__multadd>
 800681c:	4607      	mov	r7, r0
 800681e:	e7f1      	b.n	8006804 <_dtoa_r+0xb04>
 8006820:	9b03      	ldr	r3, [sp, #12]
 8006822:	9302      	str	r3, [sp, #8]
 8006824:	9d01      	ldr	r5, [sp, #4]
 8006826:	ee18 0a10 	vmov	r0, s16
 800682a:	4631      	mov	r1, r6
 800682c:	f7ff f9dc 	bl	8005be8 <quorem>
 8006830:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006834:	9b01      	ldr	r3, [sp, #4]
 8006836:	f805 ab01 	strb.w	sl, [r5], #1
 800683a:	1aea      	subs	r2, r5, r3
 800683c:	9b02      	ldr	r3, [sp, #8]
 800683e:	4293      	cmp	r3, r2
 8006840:	dd09      	ble.n	8006856 <_dtoa_r+0xb56>
 8006842:	ee18 1a10 	vmov	r1, s16
 8006846:	2300      	movs	r3, #0
 8006848:	220a      	movs	r2, #10
 800684a:	4620      	mov	r0, r4
 800684c:	f000 f8c2 	bl	80069d4 <__multadd>
 8006850:	ee08 0a10 	vmov	s16, r0
 8006854:	e7e7      	b.n	8006826 <_dtoa_r+0xb26>
 8006856:	9b02      	ldr	r3, [sp, #8]
 8006858:	2b00      	cmp	r3, #0
 800685a:	bfc8      	it	gt
 800685c:	461d      	movgt	r5, r3
 800685e:	9b01      	ldr	r3, [sp, #4]
 8006860:	bfd8      	it	le
 8006862:	2501      	movle	r5, #1
 8006864:	441d      	add	r5, r3
 8006866:	f04f 0800 	mov.w	r8, #0
 800686a:	ee18 1a10 	vmov	r1, s16
 800686e:	2201      	movs	r2, #1
 8006870:	4620      	mov	r0, r4
 8006872:	f000 fa5f 	bl	8006d34 <__lshift>
 8006876:	4631      	mov	r1, r6
 8006878:	ee08 0a10 	vmov	s16, r0
 800687c:	f000 faca 	bl	8006e14 <__mcmp>
 8006880:	2800      	cmp	r0, #0
 8006882:	dc91      	bgt.n	80067a8 <_dtoa_r+0xaa8>
 8006884:	d102      	bne.n	800688c <_dtoa_r+0xb8c>
 8006886:	f01a 0f01 	tst.w	sl, #1
 800688a:	d18d      	bne.n	80067a8 <_dtoa_r+0xaa8>
 800688c:	462b      	mov	r3, r5
 800688e:	461d      	mov	r5, r3
 8006890:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006894:	2a30      	cmp	r2, #48	; 0x30
 8006896:	d0fa      	beq.n	800688e <_dtoa_r+0xb8e>
 8006898:	e6d7      	b.n	800664a <_dtoa_r+0x94a>
 800689a:	9a01      	ldr	r2, [sp, #4]
 800689c:	429a      	cmp	r2, r3
 800689e:	d184      	bne.n	80067aa <_dtoa_r+0xaaa>
 80068a0:	9b00      	ldr	r3, [sp, #0]
 80068a2:	3301      	adds	r3, #1
 80068a4:	9300      	str	r3, [sp, #0]
 80068a6:	2331      	movs	r3, #49	; 0x31
 80068a8:	7013      	strb	r3, [r2, #0]
 80068aa:	e6ce      	b.n	800664a <_dtoa_r+0x94a>
 80068ac:	4b09      	ldr	r3, [pc, #36]	; (80068d4 <_dtoa_r+0xbd4>)
 80068ae:	f7ff ba95 	b.w	8005ddc <_dtoa_r+0xdc>
 80068b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f47f aa6e 	bne.w	8005d96 <_dtoa_r+0x96>
 80068ba:	4b07      	ldr	r3, [pc, #28]	; (80068d8 <_dtoa_r+0xbd8>)
 80068bc:	f7ff ba8e 	b.w	8005ddc <_dtoa_r+0xdc>
 80068c0:	9b02      	ldr	r3, [sp, #8]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	dcae      	bgt.n	8006824 <_dtoa_r+0xb24>
 80068c6:	9b06      	ldr	r3, [sp, #24]
 80068c8:	2b02      	cmp	r3, #2
 80068ca:	f73f aea8 	bgt.w	800661e <_dtoa_r+0x91e>
 80068ce:	e7a9      	b.n	8006824 <_dtoa_r+0xb24>
 80068d0:	08008c67 	.word	0x08008c67
 80068d4:	08008bc4 	.word	0x08008bc4
 80068d8:	08008be8 	.word	0x08008be8

080068dc <_localeconv_r>:
 80068dc:	4800      	ldr	r0, [pc, #0]	; (80068e0 <_localeconv_r+0x4>)
 80068de:	4770      	bx	lr
 80068e0:	20000160 	.word	0x20000160

080068e4 <malloc>:
 80068e4:	4b02      	ldr	r3, [pc, #8]	; (80068f0 <malloc+0xc>)
 80068e6:	4601      	mov	r1, r0
 80068e8:	6818      	ldr	r0, [r3, #0]
 80068ea:	f000 bc17 	b.w	800711c <_malloc_r>
 80068ee:	bf00      	nop
 80068f0:	2000000c 	.word	0x2000000c

080068f4 <memcpy>:
 80068f4:	440a      	add	r2, r1
 80068f6:	4291      	cmp	r1, r2
 80068f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80068fc:	d100      	bne.n	8006900 <memcpy+0xc>
 80068fe:	4770      	bx	lr
 8006900:	b510      	push	{r4, lr}
 8006902:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006906:	f803 4f01 	strb.w	r4, [r3, #1]!
 800690a:	4291      	cmp	r1, r2
 800690c:	d1f9      	bne.n	8006902 <memcpy+0xe>
 800690e:	bd10      	pop	{r4, pc}

08006910 <_Balloc>:
 8006910:	b570      	push	{r4, r5, r6, lr}
 8006912:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006914:	4604      	mov	r4, r0
 8006916:	460d      	mov	r5, r1
 8006918:	b976      	cbnz	r6, 8006938 <_Balloc+0x28>
 800691a:	2010      	movs	r0, #16
 800691c:	f7ff ffe2 	bl	80068e4 <malloc>
 8006920:	4602      	mov	r2, r0
 8006922:	6260      	str	r0, [r4, #36]	; 0x24
 8006924:	b920      	cbnz	r0, 8006930 <_Balloc+0x20>
 8006926:	4b18      	ldr	r3, [pc, #96]	; (8006988 <_Balloc+0x78>)
 8006928:	4818      	ldr	r0, [pc, #96]	; (800698c <_Balloc+0x7c>)
 800692a:	2166      	movs	r1, #102	; 0x66
 800692c:	f000 fc7a 	bl	8007224 <__assert_func>
 8006930:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006934:	6006      	str	r6, [r0, #0]
 8006936:	60c6      	str	r6, [r0, #12]
 8006938:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800693a:	68f3      	ldr	r3, [r6, #12]
 800693c:	b183      	cbz	r3, 8006960 <_Balloc+0x50>
 800693e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006946:	b9b8      	cbnz	r0, 8006978 <_Balloc+0x68>
 8006948:	2101      	movs	r1, #1
 800694a:	fa01 f605 	lsl.w	r6, r1, r5
 800694e:	1d72      	adds	r2, r6, #5
 8006950:	0092      	lsls	r2, r2, #2
 8006952:	4620      	mov	r0, r4
 8006954:	f000 fb60 	bl	8007018 <_calloc_r>
 8006958:	b160      	cbz	r0, 8006974 <_Balloc+0x64>
 800695a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800695e:	e00e      	b.n	800697e <_Balloc+0x6e>
 8006960:	2221      	movs	r2, #33	; 0x21
 8006962:	2104      	movs	r1, #4
 8006964:	4620      	mov	r0, r4
 8006966:	f000 fb57 	bl	8007018 <_calloc_r>
 800696a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800696c:	60f0      	str	r0, [r6, #12]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1e4      	bne.n	800693e <_Balloc+0x2e>
 8006974:	2000      	movs	r0, #0
 8006976:	bd70      	pop	{r4, r5, r6, pc}
 8006978:	6802      	ldr	r2, [r0, #0]
 800697a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800697e:	2300      	movs	r3, #0
 8006980:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006984:	e7f7      	b.n	8006976 <_Balloc+0x66>
 8006986:	bf00      	nop
 8006988:	08008bf5 	.word	0x08008bf5
 800698c:	08008c78 	.word	0x08008c78

08006990 <_Bfree>:
 8006990:	b570      	push	{r4, r5, r6, lr}
 8006992:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006994:	4605      	mov	r5, r0
 8006996:	460c      	mov	r4, r1
 8006998:	b976      	cbnz	r6, 80069b8 <_Bfree+0x28>
 800699a:	2010      	movs	r0, #16
 800699c:	f7ff ffa2 	bl	80068e4 <malloc>
 80069a0:	4602      	mov	r2, r0
 80069a2:	6268      	str	r0, [r5, #36]	; 0x24
 80069a4:	b920      	cbnz	r0, 80069b0 <_Bfree+0x20>
 80069a6:	4b09      	ldr	r3, [pc, #36]	; (80069cc <_Bfree+0x3c>)
 80069a8:	4809      	ldr	r0, [pc, #36]	; (80069d0 <_Bfree+0x40>)
 80069aa:	218a      	movs	r1, #138	; 0x8a
 80069ac:	f000 fc3a 	bl	8007224 <__assert_func>
 80069b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069b4:	6006      	str	r6, [r0, #0]
 80069b6:	60c6      	str	r6, [r0, #12]
 80069b8:	b13c      	cbz	r4, 80069ca <_Bfree+0x3a>
 80069ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80069bc:	6862      	ldr	r2, [r4, #4]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069c4:	6021      	str	r1, [r4, #0]
 80069c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069ca:	bd70      	pop	{r4, r5, r6, pc}
 80069cc:	08008bf5 	.word	0x08008bf5
 80069d0:	08008c78 	.word	0x08008c78

080069d4 <__multadd>:
 80069d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069d8:	690d      	ldr	r5, [r1, #16]
 80069da:	4607      	mov	r7, r0
 80069dc:	460c      	mov	r4, r1
 80069de:	461e      	mov	r6, r3
 80069e0:	f101 0c14 	add.w	ip, r1, #20
 80069e4:	2000      	movs	r0, #0
 80069e6:	f8dc 3000 	ldr.w	r3, [ip]
 80069ea:	b299      	uxth	r1, r3
 80069ec:	fb02 6101 	mla	r1, r2, r1, r6
 80069f0:	0c1e      	lsrs	r6, r3, #16
 80069f2:	0c0b      	lsrs	r3, r1, #16
 80069f4:	fb02 3306 	mla	r3, r2, r6, r3
 80069f8:	b289      	uxth	r1, r1
 80069fa:	3001      	adds	r0, #1
 80069fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006a00:	4285      	cmp	r5, r0
 8006a02:	f84c 1b04 	str.w	r1, [ip], #4
 8006a06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006a0a:	dcec      	bgt.n	80069e6 <__multadd+0x12>
 8006a0c:	b30e      	cbz	r6, 8006a52 <__multadd+0x7e>
 8006a0e:	68a3      	ldr	r3, [r4, #8]
 8006a10:	42ab      	cmp	r3, r5
 8006a12:	dc19      	bgt.n	8006a48 <__multadd+0x74>
 8006a14:	6861      	ldr	r1, [r4, #4]
 8006a16:	4638      	mov	r0, r7
 8006a18:	3101      	adds	r1, #1
 8006a1a:	f7ff ff79 	bl	8006910 <_Balloc>
 8006a1e:	4680      	mov	r8, r0
 8006a20:	b928      	cbnz	r0, 8006a2e <__multadd+0x5a>
 8006a22:	4602      	mov	r2, r0
 8006a24:	4b0c      	ldr	r3, [pc, #48]	; (8006a58 <__multadd+0x84>)
 8006a26:	480d      	ldr	r0, [pc, #52]	; (8006a5c <__multadd+0x88>)
 8006a28:	21b5      	movs	r1, #181	; 0xb5
 8006a2a:	f000 fbfb 	bl	8007224 <__assert_func>
 8006a2e:	6922      	ldr	r2, [r4, #16]
 8006a30:	3202      	adds	r2, #2
 8006a32:	f104 010c 	add.w	r1, r4, #12
 8006a36:	0092      	lsls	r2, r2, #2
 8006a38:	300c      	adds	r0, #12
 8006a3a:	f7ff ff5b 	bl	80068f4 <memcpy>
 8006a3e:	4621      	mov	r1, r4
 8006a40:	4638      	mov	r0, r7
 8006a42:	f7ff ffa5 	bl	8006990 <_Bfree>
 8006a46:	4644      	mov	r4, r8
 8006a48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a4c:	3501      	adds	r5, #1
 8006a4e:	615e      	str	r6, [r3, #20]
 8006a50:	6125      	str	r5, [r4, #16]
 8006a52:	4620      	mov	r0, r4
 8006a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a58:	08008c67 	.word	0x08008c67
 8006a5c:	08008c78 	.word	0x08008c78

08006a60 <__hi0bits>:
 8006a60:	0c03      	lsrs	r3, r0, #16
 8006a62:	041b      	lsls	r3, r3, #16
 8006a64:	b9d3      	cbnz	r3, 8006a9c <__hi0bits+0x3c>
 8006a66:	0400      	lsls	r0, r0, #16
 8006a68:	2310      	movs	r3, #16
 8006a6a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006a6e:	bf04      	itt	eq
 8006a70:	0200      	lsleq	r0, r0, #8
 8006a72:	3308      	addeq	r3, #8
 8006a74:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006a78:	bf04      	itt	eq
 8006a7a:	0100      	lsleq	r0, r0, #4
 8006a7c:	3304      	addeq	r3, #4
 8006a7e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006a82:	bf04      	itt	eq
 8006a84:	0080      	lsleq	r0, r0, #2
 8006a86:	3302      	addeq	r3, #2
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	db05      	blt.n	8006a98 <__hi0bits+0x38>
 8006a8c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006a90:	f103 0301 	add.w	r3, r3, #1
 8006a94:	bf08      	it	eq
 8006a96:	2320      	moveq	r3, #32
 8006a98:	4618      	mov	r0, r3
 8006a9a:	4770      	bx	lr
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	e7e4      	b.n	8006a6a <__hi0bits+0xa>

08006aa0 <__lo0bits>:
 8006aa0:	6803      	ldr	r3, [r0, #0]
 8006aa2:	f013 0207 	ands.w	r2, r3, #7
 8006aa6:	4601      	mov	r1, r0
 8006aa8:	d00b      	beq.n	8006ac2 <__lo0bits+0x22>
 8006aaa:	07da      	lsls	r2, r3, #31
 8006aac:	d423      	bmi.n	8006af6 <__lo0bits+0x56>
 8006aae:	0798      	lsls	r0, r3, #30
 8006ab0:	bf49      	itett	mi
 8006ab2:	085b      	lsrmi	r3, r3, #1
 8006ab4:	089b      	lsrpl	r3, r3, #2
 8006ab6:	2001      	movmi	r0, #1
 8006ab8:	600b      	strmi	r3, [r1, #0]
 8006aba:	bf5c      	itt	pl
 8006abc:	600b      	strpl	r3, [r1, #0]
 8006abe:	2002      	movpl	r0, #2
 8006ac0:	4770      	bx	lr
 8006ac2:	b298      	uxth	r0, r3
 8006ac4:	b9a8      	cbnz	r0, 8006af2 <__lo0bits+0x52>
 8006ac6:	0c1b      	lsrs	r3, r3, #16
 8006ac8:	2010      	movs	r0, #16
 8006aca:	b2da      	uxtb	r2, r3
 8006acc:	b90a      	cbnz	r2, 8006ad2 <__lo0bits+0x32>
 8006ace:	3008      	adds	r0, #8
 8006ad0:	0a1b      	lsrs	r3, r3, #8
 8006ad2:	071a      	lsls	r2, r3, #28
 8006ad4:	bf04      	itt	eq
 8006ad6:	091b      	lsreq	r3, r3, #4
 8006ad8:	3004      	addeq	r0, #4
 8006ada:	079a      	lsls	r2, r3, #30
 8006adc:	bf04      	itt	eq
 8006ade:	089b      	lsreq	r3, r3, #2
 8006ae0:	3002      	addeq	r0, #2
 8006ae2:	07da      	lsls	r2, r3, #31
 8006ae4:	d403      	bmi.n	8006aee <__lo0bits+0x4e>
 8006ae6:	085b      	lsrs	r3, r3, #1
 8006ae8:	f100 0001 	add.w	r0, r0, #1
 8006aec:	d005      	beq.n	8006afa <__lo0bits+0x5a>
 8006aee:	600b      	str	r3, [r1, #0]
 8006af0:	4770      	bx	lr
 8006af2:	4610      	mov	r0, r2
 8006af4:	e7e9      	b.n	8006aca <__lo0bits+0x2a>
 8006af6:	2000      	movs	r0, #0
 8006af8:	4770      	bx	lr
 8006afa:	2020      	movs	r0, #32
 8006afc:	4770      	bx	lr
	...

08006b00 <__i2b>:
 8006b00:	b510      	push	{r4, lr}
 8006b02:	460c      	mov	r4, r1
 8006b04:	2101      	movs	r1, #1
 8006b06:	f7ff ff03 	bl	8006910 <_Balloc>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	b928      	cbnz	r0, 8006b1a <__i2b+0x1a>
 8006b0e:	4b05      	ldr	r3, [pc, #20]	; (8006b24 <__i2b+0x24>)
 8006b10:	4805      	ldr	r0, [pc, #20]	; (8006b28 <__i2b+0x28>)
 8006b12:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006b16:	f000 fb85 	bl	8007224 <__assert_func>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	6144      	str	r4, [r0, #20]
 8006b1e:	6103      	str	r3, [r0, #16]
 8006b20:	bd10      	pop	{r4, pc}
 8006b22:	bf00      	nop
 8006b24:	08008c67 	.word	0x08008c67
 8006b28:	08008c78 	.word	0x08008c78

08006b2c <__multiply>:
 8006b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b30:	4691      	mov	r9, r2
 8006b32:	690a      	ldr	r2, [r1, #16]
 8006b34:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	bfb8      	it	lt
 8006b3c:	460b      	movlt	r3, r1
 8006b3e:	460c      	mov	r4, r1
 8006b40:	bfbc      	itt	lt
 8006b42:	464c      	movlt	r4, r9
 8006b44:	4699      	movlt	r9, r3
 8006b46:	6927      	ldr	r7, [r4, #16]
 8006b48:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006b4c:	68a3      	ldr	r3, [r4, #8]
 8006b4e:	6861      	ldr	r1, [r4, #4]
 8006b50:	eb07 060a 	add.w	r6, r7, sl
 8006b54:	42b3      	cmp	r3, r6
 8006b56:	b085      	sub	sp, #20
 8006b58:	bfb8      	it	lt
 8006b5a:	3101      	addlt	r1, #1
 8006b5c:	f7ff fed8 	bl	8006910 <_Balloc>
 8006b60:	b930      	cbnz	r0, 8006b70 <__multiply+0x44>
 8006b62:	4602      	mov	r2, r0
 8006b64:	4b44      	ldr	r3, [pc, #272]	; (8006c78 <__multiply+0x14c>)
 8006b66:	4845      	ldr	r0, [pc, #276]	; (8006c7c <__multiply+0x150>)
 8006b68:	f240 115d 	movw	r1, #349	; 0x15d
 8006b6c:	f000 fb5a 	bl	8007224 <__assert_func>
 8006b70:	f100 0514 	add.w	r5, r0, #20
 8006b74:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006b78:	462b      	mov	r3, r5
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	4543      	cmp	r3, r8
 8006b7e:	d321      	bcc.n	8006bc4 <__multiply+0x98>
 8006b80:	f104 0314 	add.w	r3, r4, #20
 8006b84:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006b88:	f109 0314 	add.w	r3, r9, #20
 8006b8c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006b90:	9202      	str	r2, [sp, #8]
 8006b92:	1b3a      	subs	r2, r7, r4
 8006b94:	3a15      	subs	r2, #21
 8006b96:	f022 0203 	bic.w	r2, r2, #3
 8006b9a:	3204      	adds	r2, #4
 8006b9c:	f104 0115 	add.w	r1, r4, #21
 8006ba0:	428f      	cmp	r7, r1
 8006ba2:	bf38      	it	cc
 8006ba4:	2204      	movcc	r2, #4
 8006ba6:	9201      	str	r2, [sp, #4]
 8006ba8:	9a02      	ldr	r2, [sp, #8]
 8006baa:	9303      	str	r3, [sp, #12]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d80c      	bhi.n	8006bca <__multiply+0x9e>
 8006bb0:	2e00      	cmp	r6, #0
 8006bb2:	dd03      	ble.n	8006bbc <__multiply+0x90>
 8006bb4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d05a      	beq.n	8006c72 <__multiply+0x146>
 8006bbc:	6106      	str	r6, [r0, #16]
 8006bbe:	b005      	add	sp, #20
 8006bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bc4:	f843 2b04 	str.w	r2, [r3], #4
 8006bc8:	e7d8      	b.n	8006b7c <__multiply+0x50>
 8006bca:	f8b3 a000 	ldrh.w	sl, [r3]
 8006bce:	f1ba 0f00 	cmp.w	sl, #0
 8006bd2:	d024      	beq.n	8006c1e <__multiply+0xf2>
 8006bd4:	f104 0e14 	add.w	lr, r4, #20
 8006bd8:	46a9      	mov	r9, r5
 8006bda:	f04f 0c00 	mov.w	ip, #0
 8006bde:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006be2:	f8d9 1000 	ldr.w	r1, [r9]
 8006be6:	fa1f fb82 	uxth.w	fp, r2
 8006bea:	b289      	uxth	r1, r1
 8006bec:	fb0a 110b 	mla	r1, sl, fp, r1
 8006bf0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006bf4:	f8d9 2000 	ldr.w	r2, [r9]
 8006bf8:	4461      	add	r1, ip
 8006bfa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006bfe:	fb0a c20b 	mla	r2, sl, fp, ip
 8006c02:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006c06:	b289      	uxth	r1, r1
 8006c08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006c0c:	4577      	cmp	r7, lr
 8006c0e:	f849 1b04 	str.w	r1, [r9], #4
 8006c12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006c16:	d8e2      	bhi.n	8006bde <__multiply+0xb2>
 8006c18:	9a01      	ldr	r2, [sp, #4]
 8006c1a:	f845 c002 	str.w	ip, [r5, r2]
 8006c1e:	9a03      	ldr	r2, [sp, #12]
 8006c20:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006c24:	3304      	adds	r3, #4
 8006c26:	f1b9 0f00 	cmp.w	r9, #0
 8006c2a:	d020      	beq.n	8006c6e <__multiply+0x142>
 8006c2c:	6829      	ldr	r1, [r5, #0]
 8006c2e:	f104 0c14 	add.w	ip, r4, #20
 8006c32:	46ae      	mov	lr, r5
 8006c34:	f04f 0a00 	mov.w	sl, #0
 8006c38:	f8bc b000 	ldrh.w	fp, [ip]
 8006c3c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006c40:	fb09 220b 	mla	r2, r9, fp, r2
 8006c44:	4492      	add	sl, r2
 8006c46:	b289      	uxth	r1, r1
 8006c48:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006c4c:	f84e 1b04 	str.w	r1, [lr], #4
 8006c50:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006c54:	f8be 1000 	ldrh.w	r1, [lr]
 8006c58:	0c12      	lsrs	r2, r2, #16
 8006c5a:	fb09 1102 	mla	r1, r9, r2, r1
 8006c5e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006c62:	4567      	cmp	r7, ip
 8006c64:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006c68:	d8e6      	bhi.n	8006c38 <__multiply+0x10c>
 8006c6a:	9a01      	ldr	r2, [sp, #4]
 8006c6c:	50a9      	str	r1, [r5, r2]
 8006c6e:	3504      	adds	r5, #4
 8006c70:	e79a      	b.n	8006ba8 <__multiply+0x7c>
 8006c72:	3e01      	subs	r6, #1
 8006c74:	e79c      	b.n	8006bb0 <__multiply+0x84>
 8006c76:	bf00      	nop
 8006c78:	08008c67 	.word	0x08008c67
 8006c7c:	08008c78 	.word	0x08008c78

08006c80 <__pow5mult>:
 8006c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c84:	4615      	mov	r5, r2
 8006c86:	f012 0203 	ands.w	r2, r2, #3
 8006c8a:	4606      	mov	r6, r0
 8006c8c:	460f      	mov	r7, r1
 8006c8e:	d007      	beq.n	8006ca0 <__pow5mult+0x20>
 8006c90:	4c25      	ldr	r4, [pc, #148]	; (8006d28 <__pow5mult+0xa8>)
 8006c92:	3a01      	subs	r2, #1
 8006c94:	2300      	movs	r3, #0
 8006c96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c9a:	f7ff fe9b 	bl	80069d4 <__multadd>
 8006c9e:	4607      	mov	r7, r0
 8006ca0:	10ad      	asrs	r5, r5, #2
 8006ca2:	d03d      	beq.n	8006d20 <__pow5mult+0xa0>
 8006ca4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006ca6:	b97c      	cbnz	r4, 8006cc8 <__pow5mult+0x48>
 8006ca8:	2010      	movs	r0, #16
 8006caa:	f7ff fe1b 	bl	80068e4 <malloc>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	6270      	str	r0, [r6, #36]	; 0x24
 8006cb2:	b928      	cbnz	r0, 8006cc0 <__pow5mult+0x40>
 8006cb4:	4b1d      	ldr	r3, [pc, #116]	; (8006d2c <__pow5mult+0xac>)
 8006cb6:	481e      	ldr	r0, [pc, #120]	; (8006d30 <__pow5mult+0xb0>)
 8006cb8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006cbc:	f000 fab2 	bl	8007224 <__assert_func>
 8006cc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006cc4:	6004      	str	r4, [r0, #0]
 8006cc6:	60c4      	str	r4, [r0, #12]
 8006cc8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006ccc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006cd0:	b94c      	cbnz	r4, 8006ce6 <__pow5mult+0x66>
 8006cd2:	f240 2171 	movw	r1, #625	; 0x271
 8006cd6:	4630      	mov	r0, r6
 8006cd8:	f7ff ff12 	bl	8006b00 <__i2b>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ce2:	4604      	mov	r4, r0
 8006ce4:	6003      	str	r3, [r0, #0]
 8006ce6:	f04f 0900 	mov.w	r9, #0
 8006cea:	07eb      	lsls	r3, r5, #31
 8006cec:	d50a      	bpl.n	8006d04 <__pow5mult+0x84>
 8006cee:	4639      	mov	r1, r7
 8006cf0:	4622      	mov	r2, r4
 8006cf2:	4630      	mov	r0, r6
 8006cf4:	f7ff ff1a 	bl	8006b2c <__multiply>
 8006cf8:	4639      	mov	r1, r7
 8006cfa:	4680      	mov	r8, r0
 8006cfc:	4630      	mov	r0, r6
 8006cfe:	f7ff fe47 	bl	8006990 <_Bfree>
 8006d02:	4647      	mov	r7, r8
 8006d04:	106d      	asrs	r5, r5, #1
 8006d06:	d00b      	beq.n	8006d20 <__pow5mult+0xa0>
 8006d08:	6820      	ldr	r0, [r4, #0]
 8006d0a:	b938      	cbnz	r0, 8006d1c <__pow5mult+0x9c>
 8006d0c:	4622      	mov	r2, r4
 8006d0e:	4621      	mov	r1, r4
 8006d10:	4630      	mov	r0, r6
 8006d12:	f7ff ff0b 	bl	8006b2c <__multiply>
 8006d16:	6020      	str	r0, [r4, #0]
 8006d18:	f8c0 9000 	str.w	r9, [r0]
 8006d1c:	4604      	mov	r4, r0
 8006d1e:	e7e4      	b.n	8006cea <__pow5mult+0x6a>
 8006d20:	4638      	mov	r0, r7
 8006d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d26:	bf00      	nop
 8006d28:	08008dc8 	.word	0x08008dc8
 8006d2c:	08008bf5 	.word	0x08008bf5
 8006d30:	08008c78 	.word	0x08008c78

08006d34 <__lshift>:
 8006d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d38:	460c      	mov	r4, r1
 8006d3a:	6849      	ldr	r1, [r1, #4]
 8006d3c:	6923      	ldr	r3, [r4, #16]
 8006d3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d42:	68a3      	ldr	r3, [r4, #8]
 8006d44:	4607      	mov	r7, r0
 8006d46:	4691      	mov	r9, r2
 8006d48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d4c:	f108 0601 	add.w	r6, r8, #1
 8006d50:	42b3      	cmp	r3, r6
 8006d52:	db0b      	blt.n	8006d6c <__lshift+0x38>
 8006d54:	4638      	mov	r0, r7
 8006d56:	f7ff fddb 	bl	8006910 <_Balloc>
 8006d5a:	4605      	mov	r5, r0
 8006d5c:	b948      	cbnz	r0, 8006d72 <__lshift+0x3e>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	4b2a      	ldr	r3, [pc, #168]	; (8006e0c <__lshift+0xd8>)
 8006d62:	482b      	ldr	r0, [pc, #172]	; (8006e10 <__lshift+0xdc>)
 8006d64:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006d68:	f000 fa5c 	bl	8007224 <__assert_func>
 8006d6c:	3101      	adds	r1, #1
 8006d6e:	005b      	lsls	r3, r3, #1
 8006d70:	e7ee      	b.n	8006d50 <__lshift+0x1c>
 8006d72:	2300      	movs	r3, #0
 8006d74:	f100 0114 	add.w	r1, r0, #20
 8006d78:	f100 0210 	add.w	r2, r0, #16
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	4553      	cmp	r3, sl
 8006d80:	db37      	blt.n	8006df2 <__lshift+0xbe>
 8006d82:	6920      	ldr	r0, [r4, #16]
 8006d84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d88:	f104 0314 	add.w	r3, r4, #20
 8006d8c:	f019 091f 	ands.w	r9, r9, #31
 8006d90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006d98:	d02f      	beq.n	8006dfa <__lshift+0xc6>
 8006d9a:	f1c9 0e20 	rsb	lr, r9, #32
 8006d9e:	468a      	mov	sl, r1
 8006da0:	f04f 0c00 	mov.w	ip, #0
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	fa02 f209 	lsl.w	r2, r2, r9
 8006daa:	ea42 020c 	orr.w	r2, r2, ip
 8006dae:	f84a 2b04 	str.w	r2, [sl], #4
 8006db2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006db6:	4298      	cmp	r0, r3
 8006db8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006dbc:	d8f2      	bhi.n	8006da4 <__lshift+0x70>
 8006dbe:	1b03      	subs	r3, r0, r4
 8006dc0:	3b15      	subs	r3, #21
 8006dc2:	f023 0303 	bic.w	r3, r3, #3
 8006dc6:	3304      	adds	r3, #4
 8006dc8:	f104 0215 	add.w	r2, r4, #21
 8006dcc:	4290      	cmp	r0, r2
 8006dce:	bf38      	it	cc
 8006dd0:	2304      	movcc	r3, #4
 8006dd2:	f841 c003 	str.w	ip, [r1, r3]
 8006dd6:	f1bc 0f00 	cmp.w	ip, #0
 8006dda:	d001      	beq.n	8006de0 <__lshift+0xac>
 8006ddc:	f108 0602 	add.w	r6, r8, #2
 8006de0:	3e01      	subs	r6, #1
 8006de2:	4638      	mov	r0, r7
 8006de4:	612e      	str	r6, [r5, #16]
 8006de6:	4621      	mov	r1, r4
 8006de8:	f7ff fdd2 	bl	8006990 <_Bfree>
 8006dec:	4628      	mov	r0, r5
 8006dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006df2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006df6:	3301      	adds	r3, #1
 8006df8:	e7c1      	b.n	8006d7e <__lshift+0x4a>
 8006dfa:	3904      	subs	r1, #4
 8006dfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e00:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e04:	4298      	cmp	r0, r3
 8006e06:	d8f9      	bhi.n	8006dfc <__lshift+0xc8>
 8006e08:	e7ea      	b.n	8006de0 <__lshift+0xac>
 8006e0a:	bf00      	nop
 8006e0c:	08008c67 	.word	0x08008c67
 8006e10:	08008c78 	.word	0x08008c78

08006e14 <__mcmp>:
 8006e14:	b530      	push	{r4, r5, lr}
 8006e16:	6902      	ldr	r2, [r0, #16]
 8006e18:	690c      	ldr	r4, [r1, #16]
 8006e1a:	1b12      	subs	r2, r2, r4
 8006e1c:	d10e      	bne.n	8006e3c <__mcmp+0x28>
 8006e1e:	f100 0314 	add.w	r3, r0, #20
 8006e22:	3114      	adds	r1, #20
 8006e24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006e28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006e2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006e30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006e34:	42a5      	cmp	r5, r4
 8006e36:	d003      	beq.n	8006e40 <__mcmp+0x2c>
 8006e38:	d305      	bcc.n	8006e46 <__mcmp+0x32>
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	4610      	mov	r0, r2
 8006e3e:	bd30      	pop	{r4, r5, pc}
 8006e40:	4283      	cmp	r3, r0
 8006e42:	d3f3      	bcc.n	8006e2c <__mcmp+0x18>
 8006e44:	e7fa      	b.n	8006e3c <__mcmp+0x28>
 8006e46:	f04f 32ff 	mov.w	r2, #4294967295
 8006e4a:	e7f7      	b.n	8006e3c <__mcmp+0x28>

08006e4c <__mdiff>:
 8006e4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e50:	460c      	mov	r4, r1
 8006e52:	4606      	mov	r6, r0
 8006e54:	4611      	mov	r1, r2
 8006e56:	4620      	mov	r0, r4
 8006e58:	4690      	mov	r8, r2
 8006e5a:	f7ff ffdb 	bl	8006e14 <__mcmp>
 8006e5e:	1e05      	subs	r5, r0, #0
 8006e60:	d110      	bne.n	8006e84 <__mdiff+0x38>
 8006e62:	4629      	mov	r1, r5
 8006e64:	4630      	mov	r0, r6
 8006e66:	f7ff fd53 	bl	8006910 <_Balloc>
 8006e6a:	b930      	cbnz	r0, 8006e7a <__mdiff+0x2e>
 8006e6c:	4b3a      	ldr	r3, [pc, #232]	; (8006f58 <__mdiff+0x10c>)
 8006e6e:	4602      	mov	r2, r0
 8006e70:	f240 2132 	movw	r1, #562	; 0x232
 8006e74:	4839      	ldr	r0, [pc, #228]	; (8006f5c <__mdiff+0x110>)
 8006e76:	f000 f9d5 	bl	8007224 <__assert_func>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e84:	bfa4      	itt	ge
 8006e86:	4643      	movge	r3, r8
 8006e88:	46a0      	movge	r8, r4
 8006e8a:	4630      	mov	r0, r6
 8006e8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006e90:	bfa6      	itte	ge
 8006e92:	461c      	movge	r4, r3
 8006e94:	2500      	movge	r5, #0
 8006e96:	2501      	movlt	r5, #1
 8006e98:	f7ff fd3a 	bl	8006910 <_Balloc>
 8006e9c:	b920      	cbnz	r0, 8006ea8 <__mdiff+0x5c>
 8006e9e:	4b2e      	ldr	r3, [pc, #184]	; (8006f58 <__mdiff+0x10c>)
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006ea6:	e7e5      	b.n	8006e74 <__mdiff+0x28>
 8006ea8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006eac:	6926      	ldr	r6, [r4, #16]
 8006eae:	60c5      	str	r5, [r0, #12]
 8006eb0:	f104 0914 	add.w	r9, r4, #20
 8006eb4:	f108 0514 	add.w	r5, r8, #20
 8006eb8:	f100 0e14 	add.w	lr, r0, #20
 8006ebc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006ec0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006ec4:	f108 0210 	add.w	r2, r8, #16
 8006ec8:	46f2      	mov	sl, lr
 8006eca:	2100      	movs	r1, #0
 8006ecc:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ed0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006ed4:	fa1f f883 	uxth.w	r8, r3
 8006ed8:	fa11 f18b 	uxtah	r1, r1, fp
 8006edc:	0c1b      	lsrs	r3, r3, #16
 8006ede:	eba1 0808 	sub.w	r8, r1, r8
 8006ee2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006ee6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006eea:	fa1f f888 	uxth.w	r8, r8
 8006eee:	1419      	asrs	r1, r3, #16
 8006ef0:	454e      	cmp	r6, r9
 8006ef2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006ef6:	f84a 3b04 	str.w	r3, [sl], #4
 8006efa:	d8e7      	bhi.n	8006ecc <__mdiff+0x80>
 8006efc:	1b33      	subs	r3, r6, r4
 8006efe:	3b15      	subs	r3, #21
 8006f00:	f023 0303 	bic.w	r3, r3, #3
 8006f04:	3304      	adds	r3, #4
 8006f06:	3415      	adds	r4, #21
 8006f08:	42a6      	cmp	r6, r4
 8006f0a:	bf38      	it	cc
 8006f0c:	2304      	movcc	r3, #4
 8006f0e:	441d      	add	r5, r3
 8006f10:	4473      	add	r3, lr
 8006f12:	469e      	mov	lr, r3
 8006f14:	462e      	mov	r6, r5
 8006f16:	4566      	cmp	r6, ip
 8006f18:	d30e      	bcc.n	8006f38 <__mdiff+0xec>
 8006f1a:	f10c 0203 	add.w	r2, ip, #3
 8006f1e:	1b52      	subs	r2, r2, r5
 8006f20:	f022 0203 	bic.w	r2, r2, #3
 8006f24:	3d03      	subs	r5, #3
 8006f26:	45ac      	cmp	ip, r5
 8006f28:	bf38      	it	cc
 8006f2a:	2200      	movcc	r2, #0
 8006f2c:	441a      	add	r2, r3
 8006f2e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006f32:	b17b      	cbz	r3, 8006f54 <__mdiff+0x108>
 8006f34:	6107      	str	r7, [r0, #16]
 8006f36:	e7a3      	b.n	8006e80 <__mdiff+0x34>
 8006f38:	f856 8b04 	ldr.w	r8, [r6], #4
 8006f3c:	fa11 f288 	uxtah	r2, r1, r8
 8006f40:	1414      	asrs	r4, r2, #16
 8006f42:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006f46:	b292      	uxth	r2, r2
 8006f48:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006f4c:	f84e 2b04 	str.w	r2, [lr], #4
 8006f50:	1421      	asrs	r1, r4, #16
 8006f52:	e7e0      	b.n	8006f16 <__mdiff+0xca>
 8006f54:	3f01      	subs	r7, #1
 8006f56:	e7ea      	b.n	8006f2e <__mdiff+0xe2>
 8006f58:	08008c67 	.word	0x08008c67
 8006f5c:	08008c78 	.word	0x08008c78

08006f60 <__d2b>:
 8006f60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f64:	4689      	mov	r9, r1
 8006f66:	2101      	movs	r1, #1
 8006f68:	ec57 6b10 	vmov	r6, r7, d0
 8006f6c:	4690      	mov	r8, r2
 8006f6e:	f7ff fccf 	bl	8006910 <_Balloc>
 8006f72:	4604      	mov	r4, r0
 8006f74:	b930      	cbnz	r0, 8006f84 <__d2b+0x24>
 8006f76:	4602      	mov	r2, r0
 8006f78:	4b25      	ldr	r3, [pc, #148]	; (8007010 <__d2b+0xb0>)
 8006f7a:	4826      	ldr	r0, [pc, #152]	; (8007014 <__d2b+0xb4>)
 8006f7c:	f240 310a 	movw	r1, #778	; 0x30a
 8006f80:	f000 f950 	bl	8007224 <__assert_func>
 8006f84:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006f88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f8c:	bb35      	cbnz	r5, 8006fdc <__d2b+0x7c>
 8006f8e:	2e00      	cmp	r6, #0
 8006f90:	9301      	str	r3, [sp, #4]
 8006f92:	d028      	beq.n	8006fe6 <__d2b+0x86>
 8006f94:	4668      	mov	r0, sp
 8006f96:	9600      	str	r6, [sp, #0]
 8006f98:	f7ff fd82 	bl	8006aa0 <__lo0bits>
 8006f9c:	9900      	ldr	r1, [sp, #0]
 8006f9e:	b300      	cbz	r0, 8006fe2 <__d2b+0x82>
 8006fa0:	9a01      	ldr	r2, [sp, #4]
 8006fa2:	f1c0 0320 	rsb	r3, r0, #32
 8006fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8006faa:	430b      	orrs	r3, r1
 8006fac:	40c2      	lsrs	r2, r0
 8006fae:	6163      	str	r3, [r4, #20]
 8006fb0:	9201      	str	r2, [sp, #4]
 8006fb2:	9b01      	ldr	r3, [sp, #4]
 8006fb4:	61a3      	str	r3, [r4, #24]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	bf14      	ite	ne
 8006fba:	2202      	movne	r2, #2
 8006fbc:	2201      	moveq	r2, #1
 8006fbe:	6122      	str	r2, [r4, #16]
 8006fc0:	b1d5      	cbz	r5, 8006ff8 <__d2b+0x98>
 8006fc2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006fc6:	4405      	add	r5, r0
 8006fc8:	f8c9 5000 	str.w	r5, [r9]
 8006fcc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006fd0:	f8c8 0000 	str.w	r0, [r8]
 8006fd4:	4620      	mov	r0, r4
 8006fd6:	b003      	add	sp, #12
 8006fd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fe0:	e7d5      	b.n	8006f8e <__d2b+0x2e>
 8006fe2:	6161      	str	r1, [r4, #20]
 8006fe4:	e7e5      	b.n	8006fb2 <__d2b+0x52>
 8006fe6:	a801      	add	r0, sp, #4
 8006fe8:	f7ff fd5a 	bl	8006aa0 <__lo0bits>
 8006fec:	9b01      	ldr	r3, [sp, #4]
 8006fee:	6163      	str	r3, [r4, #20]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	6122      	str	r2, [r4, #16]
 8006ff4:	3020      	adds	r0, #32
 8006ff6:	e7e3      	b.n	8006fc0 <__d2b+0x60>
 8006ff8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006ffc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007000:	f8c9 0000 	str.w	r0, [r9]
 8007004:	6918      	ldr	r0, [r3, #16]
 8007006:	f7ff fd2b 	bl	8006a60 <__hi0bits>
 800700a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800700e:	e7df      	b.n	8006fd0 <__d2b+0x70>
 8007010:	08008c67 	.word	0x08008c67
 8007014:	08008c78 	.word	0x08008c78

08007018 <_calloc_r>:
 8007018:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800701a:	fba1 2402 	umull	r2, r4, r1, r2
 800701e:	b94c      	cbnz	r4, 8007034 <_calloc_r+0x1c>
 8007020:	4611      	mov	r1, r2
 8007022:	9201      	str	r2, [sp, #4]
 8007024:	f000 f87a 	bl	800711c <_malloc_r>
 8007028:	9a01      	ldr	r2, [sp, #4]
 800702a:	4605      	mov	r5, r0
 800702c:	b930      	cbnz	r0, 800703c <_calloc_r+0x24>
 800702e:	4628      	mov	r0, r5
 8007030:	b003      	add	sp, #12
 8007032:	bd30      	pop	{r4, r5, pc}
 8007034:	220c      	movs	r2, #12
 8007036:	6002      	str	r2, [r0, #0]
 8007038:	2500      	movs	r5, #0
 800703a:	e7f8      	b.n	800702e <_calloc_r+0x16>
 800703c:	4621      	mov	r1, r4
 800703e:	f7fe f961 	bl	8005304 <memset>
 8007042:	e7f4      	b.n	800702e <_calloc_r+0x16>

08007044 <_free_r>:
 8007044:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007046:	2900      	cmp	r1, #0
 8007048:	d044      	beq.n	80070d4 <_free_r+0x90>
 800704a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800704e:	9001      	str	r0, [sp, #4]
 8007050:	2b00      	cmp	r3, #0
 8007052:	f1a1 0404 	sub.w	r4, r1, #4
 8007056:	bfb8      	it	lt
 8007058:	18e4      	addlt	r4, r4, r3
 800705a:	f000 f925 	bl	80072a8 <__malloc_lock>
 800705e:	4a1e      	ldr	r2, [pc, #120]	; (80070d8 <_free_r+0x94>)
 8007060:	9801      	ldr	r0, [sp, #4]
 8007062:	6813      	ldr	r3, [r2, #0]
 8007064:	b933      	cbnz	r3, 8007074 <_free_r+0x30>
 8007066:	6063      	str	r3, [r4, #4]
 8007068:	6014      	str	r4, [r2, #0]
 800706a:	b003      	add	sp, #12
 800706c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007070:	f000 b920 	b.w	80072b4 <__malloc_unlock>
 8007074:	42a3      	cmp	r3, r4
 8007076:	d908      	bls.n	800708a <_free_r+0x46>
 8007078:	6825      	ldr	r5, [r4, #0]
 800707a:	1961      	adds	r1, r4, r5
 800707c:	428b      	cmp	r3, r1
 800707e:	bf01      	itttt	eq
 8007080:	6819      	ldreq	r1, [r3, #0]
 8007082:	685b      	ldreq	r3, [r3, #4]
 8007084:	1949      	addeq	r1, r1, r5
 8007086:	6021      	streq	r1, [r4, #0]
 8007088:	e7ed      	b.n	8007066 <_free_r+0x22>
 800708a:	461a      	mov	r2, r3
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	b10b      	cbz	r3, 8007094 <_free_r+0x50>
 8007090:	42a3      	cmp	r3, r4
 8007092:	d9fa      	bls.n	800708a <_free_r+0x46>
 8007094:	6811      	ldr	r1, [r2, #0]
 8007096:	1855      	adds	r5, r2, r1
 8007098:	42a5      	cmp	r5, r4
 800709a:	d10b      	bne.n	80070b4 <_free_r+0x70>
 800709c:	6824      	ldr	r4, [r4, #0]
 800709e:	4421      	add	r1, r4
 80070a0:	1854      	adds	r4, r2, r1
 80070a2:	42a3      	cmp	r3, r4
 80070a4:	6011      	str	r1, [r2, #0]
 80070a6:	d1e0      	bne.n	800706a <_free_r+0x26>
 80070a8:	681c      	ldr	r4, [r3, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	6053      	str	r3, [r2, #4]
 80070ae:	4421      	add	r1, r4
 80070b0:	6011      	str	r1, [r2, #0]
 80070b2:	e7da      	b.n	800706a <_free_r+0x26>
 80070b4:	d902      	bls.n	80070bc <_free_r+0x78>
 80070b6:	230c      	movs	r3, #12
 80070b8:	6003      	str	r3, [r0, #0]
 80070ba:	e7d6      	b.n	800706a <_free_r+0x26>
 80070bc:	6825      	ldr	r5, [r4, #0]
 80070be:	1961      	adds	r1, r4, r5
 80070c0:	428b      	cmp	r3, r1
 80070c2:	bf04      	itt	eq
 80070c4:	6819      	ldreq	r1, [r3, #0]
 80070c6:	685b      	ldreq	r3, [r3, #4]
 80070c8:	6063      	str	r3, [r4, #4]
 80070ca:	bf04      	itt	eq
 80070cc:	1949      	addeq	r1, r1, r5
 80070ce:	6021      	streq	r1, [r4, #0]
 80070d0:	6054      	str	r4, [r2, #4]
 80070d2:	e7ca      	b.n	800706a <_free_r+0x26>
 80070d4:	b003      	add	sp, #12
 80070d6:	bd30      	pop	{r4, r5, pc}
 80070d8:	20000518 	.word	0x20000518

080070dc <sbrk_aligned>:
 80070dc:	b570      	push	{r4, r5, r6, lr}
 80070de:	4e0e      	ldr	r6, [pc, #56]	; (8007118 <sbrk_aligned+0x3c>)
 80070e0:	460c      	mov	r4, r1
 80070e2:	6831      	ldr	r1, [r6, #0]
 80070e4:	4605      	mov	r5, r0
 80070e6:	b911      	cbnz	r1, 80070ee <sbrk_aligned+0x12>
 80070e8:	f000 f88c 	bl	8007204 <_sbrk_r>
 80070ec:	6030      	str	r0, [r6, #0]
 80070ee:	4621      	mov	r1, r4
 80070f0:	4628      	mov	r0, r5
 80070f2:	f000 f887 	bl	8007204 <_sbrk_r>
 80070f6:	1c43      	adds	r3, r0, #1
 80070f8:	d00a      	beq.n	8007110 <sbrk_aligned+0x34>
 80070fa:	1cc4      	adds	r4, r0, #3
 80070fc:	f024 0403 	bic.w	r4, r4, #3
 8007100:	42a0      	cmp	r0, r4
 8007102:	d007      	beq.n	8007114 <sbrk_aligned+0x38>
 8007104:	1a21      	subs	r1, r4, r0
 8007106:	4628      	mov	r0, r5
 8007108:	f000 f87c 	bl	8007204 <_sbrk_r>
 800710c:	3001      	adds	r0, #1
 800710e:	d101      	bne.n	8007114 <sbrk_aligned+0x38>
 8007110:	f04f 34ff 	mov.w	r4, #4294967295
 8007114:	4620      	mov	r0, r4
 8007116:	bd70      	pop	{r4, r5, r6, pc}
 8007118:	2000051c 	.word	0x2000051c

0800711c <_malloc_r>:
 800711c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007120:	1ccd      	adds	r5, r1, #3
 8007122:	f025 0503 	bic.w	r5, r5, #3
 8007126:	3508      	adds	r5, #8
 8007128:	2d0c      	cmp	r5, #12
 800712a:	bf38      	it	cc
 800712c:	250c      	movcc	r5, #12
 800712e:	2d00      	cmp	r5, #0
 8007130:	4607      	mov	r7, r0
 8007132:	db01      	blt.n	8007138 <_malloc_r+0x1c>
 8007134:	42a9      	cmp	r1, r5
 8007136:	d905      	bls.n	8007144 <_malloc_r+0x28>
 8007138:	230c      	movs	r3, #12
 800713a:	603b      	str	r3, [r7, #0]
 800713c:	2600      	movs	r6, #0
 800713e:	4630      	mov	r0, r6
 8007140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007144:	4e2e      	ldr	r6, [pc, #184]	; (8007200 <_malloc_r+0xe4>)
 8007146:	f000 f8af 	bl	80072a8 <__malloc_lock>
 800714a:	6833      	ldr	r3, [r6, #0]
 800714c:	461c      	mov	r4, r3
 800714e:	bb34      	cbnz	r4, 800719e <_malloc_r+0x82>
 8007150:	4629      	mov	r1, r5
 8007152:	4638      	mov	r0, r7
 8007154:	f7ff ffc2 	bl	80070dc <sbrk_aligned>
 8007158:	1c43      	adds	r3, r0, #1
 800715a:	4604      	mov	r4, r0
 800715c:	d14d      	bne.n	80071fa <_malloc_r+0xde>
 800715e:	6834      	ldr	r4, [r6, #0]
 8007160:	4626      	mov	r6, r4
 8007162:	2e00      	cmp	r6, #0
 8007164:	d140      	bne.n	80071e8 <_malloc_r+0xcc>
 8007166:	6823      	ldr	r3, [r4, #0]
 8007168:	4631      	mov	r1, r6
 800716a:	4638      	mov	r0, r7
 800716c:	eb04 0803 	add.w	r8, r4, r3
 8007170:	f000 f848 	bl	8007204 <_sbrk_r>
 8007174:	4580      	cmp	r8, r0
 8007176:	d13a      	bne.n	80071ee <_malloc_r+0xd2>
 8007178:	6821      	ldr	r1, [r4, #0]
 800717a:	3503      	adds	r5, #3
 800717c:	1a6d      	subs	r5, r5, r1
 800717e:	f025 0503 	bic.w	r5, r5, #3
 8007182:	3508      	adds	r5, #8
 8007184:	2d0c      	cmp	r5, #12
 8007186:	bf38      	it	cc
 8007188:	250c      	movcc	r5, #12
 800718a:	4629      	mov	r1, r5
 800718c:	4638      	mov	r0, r7
 800718e:	f7ff ffa5 	bl	80070dc <sbrk_aligned>
 8007192:	3001      	adds	r0, #1
 8007194:	d02b      	beq.n	80071ee <_malloc_r+0xd2>
 8007196:	6823      	ldr	r3, [r4, #0]
 8007198:	442b      	add	r3, r5
 800719a:	6023      	str	r3, [r4, #0]
 800719c:	e00e      	b.n	80071bc <_malloc_r+0xa0>
 800719e:	6822      	ldr	r2, [r4, #0]
 80071a0:	1b52      	subs	r2, r2, r5
 80071a2:	d41e      	bmi.n	80071e2 <_malloc_r+0xc6>
 80071a4:	2a0b      	cmp	r2, #11
 80071a6:	d916      	bls.n	80071d6 <_malloc_r+0xba>
 80071a8:	1961      	adds	r1, r4, r5
 80071aa:	42a3      	cmp	r3, r4
 80071ac:	6025      	str	r5, [r4, #0]
 80071ae:	bf18      	it	ne
 80071b0:	6059      	strne	r1, [r3, #4]
 80071b2:	6863      	ldr	r3, [r4, #4]
 80071b4:	bf08      	it	eq
 80071b6:	6031      	streq	r1, [r6, #0]
 80071b8:	5162      	str	r2, [r4, r5]
 80071ba:	604b      	str	r3, [r1, #4]
 80071bc:	4638      	mov	r0, r7
 80071be:	f104 060b 	add.w	r6, r4, #11
 80071c2:	f000 f877 	bl	80072b4 <__malloc_unlock>
 80071c6:	f026 0607 	bic.w	r6, r6, #7
 80071ca:	1d23      	adds	r3, r4, #4
 80071cc:	1af2      	subs	r2, r6, r3
 80071ce:	d0b6      	beq.n	800713e <_malloc_r+0x22>
 80071d0:	1b9b      	subs	r3, r3, r6
 80071d2:	50a3      	str	r3, [r4, r2]
 80071d4:	e7b3      	b.n	800713e <_malloc_r+0x22>
 80071d6:	6862      	ldr	r2, [r4, #4]
 80071d8:	42a3      	cmp	r3, r4
 80071da:	bf0c      	ite	eq
 80071dc:	6032      	streq	r2, [r6, #0]
 80071de:	605a      	strne	r2, [r3, #4]
 80071e0:	e7ec      	b.n	80071bc <_malloc_r+0xa0>
 80071e2:	4623      	mov	r3, r4
 80071e4:	6864      	ldr	r4, [r4, #4]
 80071e6:	e7b2      	b.n	800714e <_malloc_r+0x32>
 80071e8:	4634      	mov	r4, r6
 80071ea:	6876      	ldr	r6, [r6, #4]
 80071ec:	e7b9      	b.n	8007162 <_malloc_r+0x46>
 80071ee:	230c      	movs	r3, #12
 80071f0:	603b      	str	r3, [r7, #0]
 80071f2:	4638      	mov	r0, r7
 80071f4:	f000 f85e 	bl	80072b4 <__malloc_unlock>
 80071f8:	e7a1      	b.n	800713e <_malloc_r+0x22>
 80071fa:	6025      	str	r5, [r4, #0]
 80071fc:	e7de      	b.n	80071bc <_malloc_r+0xa0>
 80071fe:	bf00      	nop
 8007200:	20000518 	.word	0x20000518

08007204 <_sbrk_r>:
 8007204:	b538      	push	{r3, r4, r5, lr}
 8007206:	4d06      	ldr	r5, [pc, #24]	; (8007220 <_sbrk_r+0x1c>)
 8007208:	2300      	movs	r3, #0
 800720a:	4604      	mov	r4, r0
 800720c:	4608      	mov	r0, r1
 800720e:	602b      	str	r3, [r5, #0]
 8007210:	f7fa fcde 	bl	8001bd0 <_sbrk>
 8007214:	1c43      	adds	r3, r0, #1
 8007216:	d102      	bne.n	800721e <_sbrk_r+0x1a>
 8007218:	682b      	ldr	r3, [r5, #0]
 800721a:	b103      	cbz	r3, 800721e <_sbrk_r+0x1a>
 800721c:	6023      	str	r3, [r4, #0]
 800721e:	bd38      	pop	{r3, r4, r5, pc}
 8007220:	20000520 	.word	0x20000520

08007224 <__assert_func>:
 8007224:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007226:	4614      	mov	r4, r2
 8007228:	461a      	mov	r2, r3
 800722a:	4b09      	ldr	r3, [pc, #36]	; (8007250 <__assert_func+0x2c>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4605      	mov	r5, r0
 8007230:	68d8      	ldr	r0, [r3, #12]
 8007232:	b14c      	cbz	r4, 8007248 <__assert_func+0x24>
 8007234:	4b07      	ldr	r3, [pc, #28]	; (8007254 <__assert_func+0x30>)
 8007236:	9100      	str	r1, [sp, #0]
 8007238:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800723c:	4906      	ldr	r1, [pc, #24]	; (8007258 <__assert_func+0x34>)
 800723e:	462b      	mov	r3, r5
 8007240:	f000 f80e 	bl	8007260 <fiprintf>
 8007244:	f000 fa64 	bl	8007710 <abort>
 8007248:	4b04      	ldr	r3, [pc, #16]	; (800725c <__assert_func+0x38>)
 800724a:	461c      	mov	r4, r3
 800724c:	e7f3      	b.n	8007236 <__assert_func+0x12>
 800724e:	bf00      	nop
 8007250:	2000000c 	.word	0x2000000c
 8007254:	08008dd4 	.word	0x08008dd4
 8007258:	08008de1 	.word	0x08008de1
 800725c:	08008e0f 	.word	0x08008e0f

08007260 <fiprintf>:
 8007260:	b40e      	push	{r1, r2, r3}
 8007262:	b503      	push	{r0, r1, lr}
 8007264:	4601      	mov	r1, r0
 8007266:	ab03      	add	r3, sp, #12
 8007268:	4805      	ldr	r0, [pc, #20]	; (8007280 <fiprintf+0x20>)
 800726a:	f853 2b04 	ldr.w	r2, [r3], #4
 800726e:	6800      	ldr	r0, [r0, #0]
 8007270:	9301      	str	r3, [sp, #4]
 8007272:	f000 f84f 	bl	8007314 <_vfiprintf_r>
 8007276:	b002      	add	sp, #8
 8007278:	f85d eb04 	ldr.w	lr, [sp], #4
 800727c:	b003      	add	sp, #12
 800727e:	4770      	bx	lr
 8007280:	2000000c 	.word	0x2000000c

08007284 <__ascii_mbtowc>:
 8007284:	b082      	sub	sp, #8
 8007286:	b901      	cbnz	r1, 800728a <__ascii_mbtowc+0x6>
 8007288:	a901      	add	r1, sp, #4
 800728a:	b142      	cbz	r2, 800729e <__ascii_mbtowc+0x1a>
 800728c:	b14b      	cbz	r3, 80072a2 <__ascii_mbtowc+0x1e>
 800728e:	7813      	ldrb	r3, [r2, #0]
 8007290:	600b      	str	r3, [r1, #0]
 8007292:	7812      	ldrb	r2, [r2, #0]
 8007294:	1e10      	subs	r0, r2, #0
 8007296:	bf18      	it	ne
 8007298:	2001      	movne	r0, #1
 800729a:	b002      	add	sp, #8
 800729c:	4770      	bx	lr
 800729e:	4610      	mov	r0, r2
 80072a0:	e7fb      	b.n	800729a <__ascii_mbtowc+0x16>
 80072a2:	f06f 0001 	mvn.w	r0, #1
 80072a6:	e7f8      	b.n	800729a <__ascii_mbtowc+0x16>

080072a8 <__malloc_lock>:
 80072a8:	4801      	ldr	r0, [pc, #4]	; (80072b0 <__malloc_lock+0x8>)
 80072aa:	f000 bbf1 	b.w	8007a90 <__retarget_lock_acquire_recursive>
 80072ae:	bf00      	nop
 80072b0:	20000524 	.word	0x20000524

080072b4 <__malloc_unlock>:
 80072b4:	4801      	ldr	r0, [pc, #4]	; (80072bc <__malloc_unlock+0x8>)
 80072b6:	f000 bbec 	b.w	8007a92 <__retarget_lock_release_recursive>
 80072ba:	bf00      	nop
 80072bc:	20000524 	.word	0x20000524

080072c0 <__sfputc_r>:
 80072c0:	6893      	ldr	r3, [r2, #8]
 80072c2:	3b01      	subs	r3, #1
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	b410      	push	{r4}
 80072c8:	6093      	str	r3, [r2, #8]
 80072ca:	da08      	bge.n	80072de <__sfputc_r+0x1e>
 80072cc:	6994      	ldr	r4, [r2, #24]
 80072ce:	42a3      	cmp	r3, r4
 80072d0:	db01      	blt.n	80072d6 <__sfputc_r+0x16>
 80072d2:	290a      	cmp	r1, #10
 80072d4:	d103      	bne.n	80072de <__sfputc_r+0x1e>
 80072d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072da:	f000 b94b 	b.w	8007574 <__swbuf_r>
 80072de:	6813      	ldr	r3, [r2, #0]
 80072e0:	1c58      	adds	r0, r3, #1
 80072e2:	6010      	str	r0, [r2, #0]
 80072e4:	7019      	strb	r1, [r3, #0]
 80072e6:	4608      	mov	r0, r1
 80072e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072ec:	4770      	bx	lr

080072ee <__sfputs_r>:
 80072ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072f0:	4606      	mov	r6, r0
 80072f2:	460f      	mov	r7, r1
 80072f4:	4614      	mov	r4, r2
 80072f6:	18d5      	adds	r5, r2, r3
 80072f8:	42ac      	cmp	r4, r5
 80072fa:	d101      	bne.n	8007300 <__sfputs_r+0x12>
 80072fc:	2000      	movs	r0, #0
 80072fe:	e007      	b.n	8007310 <__sfputs_r+0x22>
 8007300:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007304:	463a      	mov	r2, r7
 8007306:	4630      	mov	r0, r6
 8007308:	f7ff ffda 	bl	80072c0 <__sfputc_r>
 800730c:	1c43      	adds	r3, r0, #1
 800730e:	d1f3      	bne.n	80072f8 <__sfputs_r+0xa>
 8007310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007314 <_vfiprintf_r>:
 8007314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007318:	460d      	mov	r5, r1
 800731a:	b09d      	sub	sp, #116	; 0x74
 800731c:	4614      	mov	r4, r2
 800731e:	4698      	mov	r8, r3
 8007320:	4606      	mov	r6, r0
 8007322:	b118      	cbz	r0, 800732c <_vfiprintf_r+0x18>
 8007324:	6983      	ldr	r3, [r0, #24]
 8007326:	b90b      	cbnz	r3, 800732c <_vfiprintf_r+0x18>
 8007328:	f000 fb14 	bl	8007954 <__sinit>
 800732c:	4b89      	ldr	r3, [pc, #548]	; (8007554 <_vfiprintf_r+0x240>)
 800732e:	429d      	cmp	r5, r3
 8007330:	d11b      	bne.n	800736a <_vfiprintf_r+0x56>
 8007332:	6875      	ldr	r5, [r6, #4]
 8007334:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007336:	07d9      	lsls	r1, r3, #31
 8007338:	d405      	bmi.n	8007346 <_vfiprintf_r+0x32>
 800733a:	89ab      	ldrh	r3, [r5, #12]
 800733c:	059a      	lsls	r2, r3, #22
 800733e:	d402      	bmi.n	8007346 <_vfiprintf_r+0x32>
 8007340:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007342:	f000 fba5 	bl	8007a90 <__retarget_lock_acquire_recursive>
 8007346:	89ab      	ldrh	r3, [r5, #12]
 8007348:	071b      	lsls	r3, r3, #28
 800734a:	d501      	bpl.n	8007350 <_vfiprintf_r+0x3c>
 800734c:	692b      	ldr	r3, [r5, #16]
 800734e:	b9eb      	cbnz	r3, 800738c <_vfiprintf_r+0x78>
 8007350:	4629      	mov	r1, r5
 8007352:	4630      	mov	r0, r6
 8007354:	f000 f96e 	bl	8007634 <__swsetup_r>
 8007358:	b1c0      	cbz	r0, 800738c <_vfiprintf_r+0x78>
 800735a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800735c:	07dc      	lsls	r4, r3, #31
 800735e:	d50e      	bpl.n	800737e <_vfiprintf_r+0x6a>
 8007360:	f04f 30ff 	mov.w	r0, #4294967295
 8007364:	b01d      	add	sp, #116	; 0x74
 8007366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736a:	4b7b      	ldr	r3, [pc, #492]	; (8007558 <_vfiprintf_r+0x244>)
 800736c:	429d      	cmp	r5, r3
 800736e:	d101      	bne.n	8007374 <_vfiprintf_r+0x60>
 8007370:	68b5      	ldr	r5, [r6, #8]
 8007372:	e7df      	b.n	8007334 <_vfiprintf_r+0x20>
 8007374:	4b79      	ldr	r3, [pc, #484]	; (800755c <_vfiprintf_r+0x248>)
 8007376:	429d      	cmp	r5, r3
 8007378:	bf08      	it	eq
 800737a:	68f5      	ldreq	r5, [r6, #12]
 800737c:	e7da      	b.n	8007334 <_vfiprintf_r+0x20>
 800737e:	89ab      	ldrh	r3, [r5, #12]
 8007380:	0598      	lsls	r0, r3, #22
 8007382:	d4ed      	bmi.n	8007360 <_vfiprintf_r+0x4c>
 8007384:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007386:	f000 fb84 	bl	8007a92 <__retarget_lock_release_recursive>
 800738a:	e7e9      	b.n	8007360 <_vfiprintf_r+0x4c>
 800738c:	2300      	movs	r3, #0
 800738e:	9309      	str	r3, [sp, #36]	; 0x24
 8007390:	2320      	movs	r3, #32
 8007392:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007396:	f8cd 800c 	str.w	r8, [sp, #12]
 800739a:	2330      	movs	r3, #48	; 0x30
 800739c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007560 <_vfiprintf_r+0x24c>
 80073a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073a4:	f04f 0901 	mov.w	r9, #1
 80073a8:	4623      	mov	r3, r4
 80073aa:	469a      	mov	sl, r3
 80073ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073b0:	b10a      	cbz	r2, 80073b6 <_vfiprintf_r+0xa2>
 80073b2:	2a25      	cmp	r2, #37	; 0x25
 80073b4:	d1f9      	bne.n	80073aa <_vfiprintf_r+0x96>
 80073b6:	ebba 0b04 	subs.w	fp, sl, r4
 80073ba:	d00b      	beq.n	80073d4 <_vfiprintf_r+0xc0>
 80073bc:	465b      	mov	r3, fp
 80073be:	4622      	mov	r2, r4
 80073c0:	4629      	mov	r1, r5
 80073c2:	4630      	mov	r0, r6
 80073c4:	f7ff ff93 	bl	80072ee <__sfputs_r>
 80073c8:	3001      	adds	r0, #1
 80073ca:	f000 80aa 	beq.w	8007522 <_vfiprintf_r+0x20e>
 80073ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073d0:	445a      	add	r2, fp
 80073d2:	9209      	str	r2, [sp, #36]	; 0x24
 80073d4:	f89a 3000 	ldrb.w	r3, [sl]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	f000 80a2 	beq.w	8007522 <_vfiprintf_r+0x20e>
 80073de:	2300      	movs	r3, #0
 80073e0:	f04f 32ff 	mov.w	r2, #4294967295
 80073e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073e8:	f10a 0a01 	add.w	sl, sl, #1
 80073ec:	9304      	str	r3, [sp, #16]
 80073ee:	9307      	str	r3, [sp, #28]
 80073f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073f4:	931a      	str	r3, [sp, #104]	; 0x68
 80073f6:	4654      	mov	r4, sl
 80073f8:	2205      	movs	r2, #5
 80073fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073fe:	4858      	ldr	r0, [pc, #352]	; (8007560 <_vfiprintf_r+0x24c>)
 8007400:	f7f8 fef6 	bl	80001f0 <memchr>
 8007404:	9a04      	ldr	r2, [sp, #16]
 8007406:	b9d8      	cbnz	r0, 8007440 <_vfiprintf_r+0x12c>
 8007408:	06d1      	lsls	r1, r2, #27
 800740a:	bf44      	itt	mi
 800740c:	2320      	movmi	r3, #32
 800740e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007412:	0713      	lsls	r3, r2, #28
 8007414:	bf44      	itt	mi
 8007416:	232b      	movmi	r3, #43	; 0x2b
 8007418:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800741c:	f89a 3000 	ldrb.w	r3, [sl]
 8007420:	2b2a      	cmp	r3, #42	; 0x2a
 8007422:	d015      	beq.n	8007450 <_vfiprintf_r+0x13c>
 8007424:	9a07      	ldr	r2, [sp, #28]
 8007426:	4654      	mov	r4, sl
 8007428:	2000      	movs	r0, #0
 800742a:	f04f 0c0a 	mov.w	ip, #10
 800742e:	4621      	mov	r1, r4
 8007430:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007434:	3b30      	subs	r3, #48	; 0x30
 8007436:	2b09      	cmp	r3, #9
 8007438:	d94e      	bls.n	80074d8 <_vfiprintf_r+0x1c4>
 800743a:	b1b0      	cbz	r0, 800746a <_vfiprintf_r+0x156>
 800743c:	9207      	str	r2, [sp, #28]
 800743e:	e014      	b.n	800746a <_vfiprintf_r+0x156>
 8007440:	eba0 0308 	sub.w	r3, r0, r8
 8007444:	fa09 f303 	lsl.w	r3, r9, r3
 8007448:	4313      	orrs	r3, r2
 800744a:	9304      	str	r3, [sp, #16]
 800744c:	46a2      	mov	sl, r4
 800744e:	e7d2      	b.n	80073f6 <_vfiprintf_r+0xe2>
 8007450:	9b03      	ldr	r3, [sp, #12]
 8007452:	1d19      	adds	r1, r3, #4
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	9103      	str	r1, [sp, #12]
 8007458:	2b00      	cmp	r3, #0
 800745a:	bfbb      	ittet	lt
 800745c:	425b      	neglt	r3, r3
 800745e:	f042 0202 	orrlt.w	r2, r2, #2
 8007462:	9307      	strge	r3, [sp, #28]
 8007464:	9307      	strlt	r3, [sp, #28]
 8007466:	bfb8      	it	lt
 8007468:	9204      	strlt	r2, [sp, #16]
 800746a:	7823      	ldrb	r3, [r4, #0]
 800746c:	2b2e      	cmp	r3, #46	; 0x2e
 800746e:	d10c      	bne.n	800748a <_vfiprintf_r+0x176>
 8007470:	7863      	ldrb	r3, [r4, #1]
 8007472:	2b2a      	cmp	r3, #42	; 0x2a
 8007474:	d135      	bne.n	80074e2 <_vfiprintf_r+0x1ce>
 8007476:	9b03      	ldr	r3, [sp, #12]
 8007478:	1d1a      	adds	r2, r3, #4
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	9203      	str	r2, [sp, #12]
 800747e:	2b00      	cmp	r3, #0
 8007480:	bfb8      	it	lt
 8007482:	f04f 33ff 	movlt.w	r3, #4294967295
 8007486:	3402      	adds	r4, #2
 8007488:	9305      	str	r3, [sp, #20]
 800748a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007570 <_vfiprintf_r+0x25c>
 800748e:	7821      	ldrb	r1, [r4, #0]
 8007490:	2203      	movs	r2, #3
 8007492:	4650      	mov	r0, sl
 8007494:	f7f8 feac 	bl	80001f0 <memchr>
 8007498:	b140      	cbz	r0, 80074ac <_vfiprintf_r+0x198>
 800749a:	2340      	movs	r3, #64	; 0x40
 800749c:	eba0 000a 	sub.w	r0, r0, sl
 80074a0:	fa03 f000 	lsl.w	r0, r3, r0
 80074a4:	9b04      	ldr	r3, [sp, #16]
 80074a6:	4303      	orrs	r3, r0
 80074a8:	3401      	adds	r4, #1
 80074aa:	9304      	str	r3, [sp, #16]
 80074ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074b0:	482c      	ldr	r0, [pc, #176]	; (8007564 <_vfiprintf_r+0x250>)
 80074b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074b6:	2206      	movs	r2, #6
 80074b8:	f7f8 fe9a 	bl	80001f0 <memchr>
 80074bc:	2800      	cmp	r0, #0
 80074be:	d03f      	beq.n	8007540 <_vfiprintf_r+0x22c>
 80074c0:	4b29      	ldr	r3, [pc, #164]	; (8007568 <_vfiprintf_r+0x254>)
 80074c2:	bb1b      	cbnz	r3, 800750c <_vfiprintf_r+0x1f8>
 80074c4:	9b03      	ldr	r3, [sp, #12]
 80074c6:	3307      	adds	r3, #7
 80074c8:	f023 0307 	bic.w	r3, r3, #7
 80074cc:	3308      	adds	r3, #8
 80074ce:	9303      	str	r3, [sp, #12]
 80074d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d2:	443b      	add	r3, r7
 80074d4:	9309      	str	r3, [sp, #36]	; 0x24
 80074d6:	e767      	b.n	80073a8 <_vfiprintf_r+0x94>
 80074d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80074dc:	460c      	mov	r4, r1
 80074de:	2001      	movs	r0, #1
 80074e0:	e7a5      	b.n	800742e <_vfiprintf_r+0x11a>
 80074e2:	2300      	movs	r3, #0
 80074e4:	3401      	adds	r4, #1
 80074e6:	9305      	str	r3, [sp, #20]
 80074e8:	4619      	mov	r1, r3
 80074ea:	f04f 0c0a 	mov.w	ip, #10
 80074ee:	4620      	mov	r0, r4
 80074f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074f4:	3a30      	subs	r2, #48	; 0x30
 80074f6:	2a09      	cmp	r2, #9
 80074f8:	d903      	bls.n	8007502 <_vfiprintf_r+0x1ee>
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d0c5      	beq.n	800748a <_vfiprintf_r+0x176>
 80074fe:	9105      	str	r1, [sp, #20]
 8007500:	e7c3      	b.n	800748a <_vfiprintf_r+0x176>
 8007502:	fb0c 2101 	mla	r1, ip, r1, r2
 8007506:	4604      	mov	r4, r0
 8007508:	2301      	movs	r3, #1
 800750a:	e7f0      	b.n	80074ee <_vfiprintf_r+0x1da>
 800750c:	ab03      	add	r3, sp, #12
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	462a      	mov	r2, r5
 8007512:	4b16      	ldr	r3, [pc, #88]	; (800756c <_vfiprintf_r+0x258>)
 8007514:	a904      	add	r1, sp, #16
 8007516:	4630      	mov	r0, r6
 8007518:	f7fd ff9c 	bl	8005454 <_printf_float>
 800751c:	4607      	mov	r7, r0
 800751e:	1c78      	adds	r0, r7, #1
 8007520:	d1d6      	bne.n	80074d0 <_vfiprintf_r+0x1bc>
 8007522:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007524:	07d9      	lsls	r1, r3, #31
 8007526:	d405      	bmi.n	8007534 <_vfiprintf_r+0x220>
 8007528:	89ab      	ldrh	r3, [r5, #12]
 800752a:	059a      	lsls	r2, r3, #22
 800752c:	d402      	bmi.n	8007534 <_vfiprintf_r+0x220>
 800752e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007530:	f000 faaf 	bl	8007a92 <__retarget_lock_release_recursive>
 8007534:	89ab      	ldrh	r3, [r5, #12]
 8007536:	065b      	lsls	r3, r3, #25
 8007538:	f53f af12 	bmi.w	8007360 <_vfiprintf_r+0x4c>
 800753c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800753e:	e711      	b.n	8007364 <_vfiprintf_r+0x50>
 8007540:	ab03      	add	r3, sp, #12
 8007542:	9300      	str	r3, [sp, #0]
 8007544:	462a      	mov	r2, r5
 8007546:	4b09      	ldr	r3, [pc, #36]	; (800756c <_vfiprintf_r+0x258>)
 8007548:	a904      	add	r1, sp, #16
 800754a:	4630      	mov	r0, r6
 800754c:	f7fe fa26 	bl	800599c <_printf_i>
 8007550:	e7e4      	b.n	800751c <_vfiprintf_r+0x208>
 8007552:	bf00      	nop
 8007554:	08008f4c 	.word	0x08008f4c
 8007558:	08008f6c 	.word	0x08008f6c
 800755c:	08008f2c 	.word	0x08008f2c
 8007560:	08008e1a 	.word	0x08008e1a
 8007564:	08008e24 	.word	0x08008e24
 8007568:	08005455 	.word	0x08005455
 800756c:	080072ef 	.word	0x080072ef
 8007570:	08008e20 	.word	0x08008e20

08007574 <__swbuf_r>:
 8007574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007576:	460e      	mov	r6, r1
 8007578:	4614      	mov	r4, r2
 800757a:	4605      	mov	r5, r0
 800757c:	b118      	cbz	r0, 8007586 <__swbuf_r+0x12>
 800757e:	6983      	ldr	r3, [r0, #24]
 8007580:	b90b      	cbnz	r3, 8007586 <__swbuf_r+0x12>
 8007582:	f000 f9e7 	bl	8007954 <__sinit>
 8007586:	4b21      	ldr	r3, [pc, #132]	; (800760c <__swbuf_r+0x98>)
 8007588:	429c      	cmp	r4, r3
 800758a:	d12b      	bne.n	80075e4 <__swbuf_r+0x70>
 800758c:	686c      	ldr	r4, [r5, #4]
 800758e:	69a3      	ldr	r3, [r4, #24]
 8007590:	60a3      	str	r3, [r4, #8]
 8007592:	89a3      	ldrh	r3, [r4, #12]
 8007594:	071a      	lsls	r2, r3, #28
 8007596:	d52f      	bpl.n	80075f8 <__swbuf_r+0x84>
 8007598:	6923      	ldr	r3, [r4, #16]
 800759a:	b36b      	cbz	r3, 80075f8 <__swbuf_r+0x84>
 800759c:	6923      	ldr	r3, [r4, #16]
 800759e:	6820      	ldr	r0, [r4, #0]
 80075a0:	1ac0      	subs	r0, r0, r3
 80075a2:	6963      	ldr	r3, [r4, #20]
 80075a4:	b2f6      	uxtb	r6, r6
 80075a6:	4283      	cmp	r3, r0
 80075a8:	4637      	mov	r7, r6
 80075aa:	dc04      	bgt.n	80075b6 <__swbuf_r+0x42>
 80075ac:	4621      	mov	r1, r4
 80075ae:	4628      	mov	r0, r5
 80075b0:	f000 f93c 	bl	800782c <_fflush_r>
 80075b4:	bb30      	cbnz	r0, 8007604 <__swbuf_r+0x90>
 80075b6:	68a3      	ldr	r3, [r4, #8]
 80075b8:	3b01      	subs	r3, #1
 80075ba:	60a3      	str	r3, [r4, #8]
 80075bc:	6823      	ldr	r3, [r4, #0]
 80075be:	1c5a      	adds	r2, r3, #1
 80075c0:	6022      	str	r2, [r4, #0]
 80075c2:	701e      	strb	r6, [r3, #0]
 80075c4:	6963      	ldr	r3, [r4, #20]
 80075c6:	3001      	adds	r0, #1
 80075c8:	4283      	cmp	r3, r0
 80075ca:	d004      	beq.n	80075d6 <__swbuf_r+0x62>
 80075cc:	89a3      	ldrh	r3, [r4, #12]
 80075ce:	07db      	lsls	r3, r3, #31
 80075d0:	d506      	bpl.n	80075e0 <__swbuf_r+0x6c>
 80075d2:	2e0a      	cmp	r6, #10
 80075d4:	d104      	bne.n	80075e0 <__swbuf_r+0x6c>
 80075d6:	4621      	mov	r1, r4
 80075d8:	4628      	mov	r0, r5
 80075da:	f000 f927 	bl	800782c <_fflush_r>
 80075de:	b988      	cbnz	r0, 8007604 <__swbuf_r+0x90>
 80075e0:	4638      	mov	r0, r7
 80075e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075e4:	4b0a      	ldr	r3, [pc, #40]	; (8007610 <__swbuf_r+0x9c>)
 80075e6:	429c      	cmp	r4, r3
 80075e8:	d101      	bne.n	80075ee <__swbuf_r+0x7a>
 80075ea:	68ac      	ldr	r4, [r5, #8]
 80075ec:	e7cf      	b.n	800758e <__swbuf_r+0x1a>
 80075ee:	4b09      	ldr	r3, [pc, #36]	; (8007614 <__swbuf_r+0xa0>)
 80075f0:	429c      	cmp	r4, r3
 80075f2:	bf08      	it	eq
 80075f4:	68ec      	ldreq	r4, [r5, #12]
 80075f6:	e7ca      	b.n	800758e <__swbuf_r+0x1a>
 80075f8:	4621      	mov	r1, r4
 80075fa:	4628      	mov	r0, r5
 80075fc:	f000 f81a 	bl	8007634 <__swsetup_r>
 8007600:	2800      	cmp	r0, #0
 8007602:	d0cb      	beq.n	800759c <__swbuf_r+0x28>
 8007604:	f04f 37ff 	mov.w	r7, #4294967295
 8007608:	e7ea      	b.n	80075e0 <__swbuf_r+0x6c>
 800760a:	bf00      	nop
 800760c:	08008f4c 	.word	0x08008f4c
 8007610:	08008f6c 	.word	0x08008f6c
 8007614:	08008f2c 	.word	0x08008f2c

08007618 <__ascii_wctomb>:
 8007618:	b149      	cbz	r1, 800762e <__ascii_wctomb+0x16>
 800761a:	2aff      	cmp	r2, #255	; 0xff
 800761c:	bf85      	ittet	hi
 800761e:	238a      	movhi	r3, #138	; 0x8a
 8007620:	6003      	strhi	r3, [r0, #0]
 8007622:	700a      	strbls	r2, [r1, #0]
 8007624:	f04f 30ff 	movhi.w	r0, #4294967295
 8007628:	bf98      	it	ls
 800762a:	2001      	movls	r0, #1
 800762c:	4770      	bx	lr
 800762e:	4608      	mov	r0, r1
 8007630:	4770      	bx	lr
	...

08007634 <__swsetup_r>:
 8007634:	4b32      	ldr	r3, [pc, #200]	; (8007700 <__swsetup_r+0xcc>)
 8007636:	b570      	push	{r4, r5, r6, lr}
 8007638:	681d      	ldr	r5, [r3, #0]
 800763a:	4606      	mov	r6, r0
 800763c:	460c      	mov	r4, r1
 800763e:	b125      	cbz	r5, 800764a <__swsetup_r+0x16>
 8007640:	69ab      	ldr	r3, [r5, #24]
 8007642:	b913      	cbnz	r3, 800764a <__swsetup_r+0x16>
 8007644:	4628      	mov	r0, r5
 8007646:	f000 f985 	bl	8007954 <__sinit>
 800764a:	4b2e      	ldr	r3, [pc, #184]	; (8007704 <__swsetup_r+0xd0>)
 800764c:	429c      	cmp	r4, r3
 800764e:	d10f      	bne.n	8007670 <__swsetup_r+0x3c>
 8007650:	686c      	ldr	r4, [r5, #4]
 8007652:	89a3      	ldrh	r3, [r4, #12]
 8007654:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007658:	0719      	lsls	r1, r3, #28
 800765a:	d42c      	bmi.n	80076b6 <__swsetup_r+0x82>
 800765c:	06dd      	lsls	r5, r3, #27
 800765e:	d411      	bmi.n	8007684 <__swsetup_r+0x50>
 8007660:	2309      	movs	r3, #9
 8007662:	6033      	str	r3, [r6, #0]
 8007664:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007668:	81a3      	strh	r3, [r4, #12]
 800766a:	f04f 30ff 	mov.w	r0, #4294967295
 800766e:	e03e      	b.n	80076ee <__swsetup_r+0xba>
 8007670:	4b25      	ldr	r3, [pc, #148]	; (8007708 <__swsetup_r+0xd4>)
 8007672:	429c      	cmp	r4, r3
 8007674:	d101      	bne.n	800767a <__swsetup_r+0x46>
 8007676:	68ac      	ldr	r4, [r5, #8]
 8007678:	e7eb      	b.n	8007652 <__swsetup_r+0x1e>
 800767a:	4b24      	ldr	r3, [pc, #144]	; (800770c <__swsetup_r+0xd8>)
 800767c:	429c      	cmp	r4, r3
 800767e:	bf08      	it	eq
 8007680:	68ec      	ldreq	r4, [r5, #12]
 8007682:	e7e6      	b.n	8007652 <__swsetup_r+0x1e>
 8007684:	0758      	lsls	r0, r3, #29
 8007686:	d512      	bpl.n	80076ae <__swsetup_r+0x7a>
 8007688:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800768a:	b141      	cbz	r1, 800769e <__swsetup_r+0x6a>
 800768c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007690:	4299      	cmp	r1, r3
 8007692:	d002      	beq.n	800769a <__swsetup_r+0x66>
 8007694:	4630      	mov	r0, r6
 8007696:	f7ff fcd5 	bl	8007044 <_free_r>
 800769a:	2300      	movs	r3, #0
 800769c:	6363      	str	r3, [r4, #52]	; 0x34
 800769e:	89a3      	ldrh	r3, [r4, #12]
 80076a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80076a4:	81a3      	strh	r3, [r4, #12]
 80076a6:	2300      	movs	r3, #0
 80076a8:	6063      	str	r3, [r4, #4]
 80076aa:	6923      	ldr	r3, [r4, #16]
 80076ac:	6023      	str	r3, [r4, #0]
 80076ae:	89a3      	ldrh	r3, [r4, #12]
 80076b0:	f043 0308 	orr.w	r3, r3, #8
 80076b4:	81a3      	strh	r3, [r4, #12]
 80076b6:	6923      	ldr	r3, [r4, #16]
 80076b8:	b94b      	cbnz	r3, 80076ce <__swsetup_r+0x9a>
 80076ba:	89a3      	ldrh	r3, [r4, #12]
 80076bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80076c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076c4:	d003      	beq.n	80076ce <__swsetup_r+0x9a>
 80076c6:	4621      	mov	r1, r4
 80076c8:	4630      	mov	r0, r6
 80076ca:	f000 fa09 	bl	8007ae0 <__smakebuf_r>
 80076ce:	89a0      	ldrh	r0, [r4, #12]
 80076d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076d4:	f010 0301 	ands.w	r3, r0, #1
 80076d8:	d00a      	beq.n	80076f0 <__swsetup_r+0xbc>
 80076da:	2300      	movs	r3, #0
 80076dc:	60a3      	str	r3, [r4, #8]
 80076de:	6963      	ldr	r3, [r4, #20]
 80076e0:	425b      	negs	r3, r3
 80076e2:	61a3      	str	r3, [r4, #24]
 80076e4:	6923      	ldr	r3, [r4, #16]
 80076e6:	b943      	cbnz	r3, 80076fa <__swsetup_r+0xc6>
 80076e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80076ec:	d1ba      	bne.n	8007664 <__swsetup_r+0x30>
 80076ee:	bd70      	pop	{r4, r5, r6, pc}
 80076f0:	0781      	lsls	r1, r0, #30
 80076f2:	bf58      	it	pl
 80076f4:	6963      	ldrpl	r3, [r4, #20]
 80076f6:	60a3      	str	r3, [r4, #8]
 80076f8:	e7f4      	b.n	80076e4 <__swsetup_r+0xb0>
 80076fa:	2000      	movs	r0, #0
 80076fc:	e7f7      	b.n	80076ee <__swsetup_r+0xba>
 80076fe:	bf00      	nop
 8007700:	2000000c 	.word	0x2000000c
 8007704:	08008f4c 	.word	0x08008f4c
 8007708:	08008f6c 	.word	0x08008f6c
 800770c:	08008f2c 	.word	0x08008f2c

08007710 <abort>:
 8007710:	b508      	push	{r3, lr}
 8007712:	2006      	movs	r0, #6
 8007714:	f000 fa4c 	bl	8007bb0 <raise>
 8007718:	2001      	movs	r0, #1
 800771a:	f7fa f9e1 	bl	8001ae0 <_exit>
	...

08007720 <__sflush_r>:
 8007720:	898a      	ldrh	r2, [r1, #12]
 8007722:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007726:	4605      	mov	r5, r0
 8007728:	0710      	lsls	r0, r2, #28
 800772a:	460c      	mov	r4, r1
 800772c:	d458      	bmi.n	80077e0 <__sflush_r+0xc0>
 800772e:	684b      	ldr	r3, [r1, #4]
 8007730:	2b00      	cmp	r3, #0
 8007732:	dc05      	bgt.n	8007740 <__sflush_r+0x20>
 8007734:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007736:	2b00      	cmp	r3, #0
 8007738:	dc02      	bgt.n	8007740 <__sflush_r+0x20>
 800773a:	2000      	movs	r0, #0
 800773c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007740:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007742:	2e00      	cmp	r6, #0
 8007744:	d0f9      	beq.n	800773a <__sflush_r+0x1a>
 8007746:	2300      	movs	r3, #0
 8007748:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800774c:	682f      	ldr	r7, [r5, #0]
 800774e:	602b      	str	r3, [r5, #0]
 8007750:	d032      	beq.n	80077b8 <__sflush_r+0x98>
 8007752:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007754:	89a3      	ldrh	r3, [r4, #12]
 8007756:	075a      	lsls	r2, r3, #29
 8007758:	d505      	bpl.n	8007766 <__sflush_r+0x46>
 800775a:	6863      	ldr	r3, [r4, #4]
 800775c:	1ac0      	subs	r0, r0, r3
 800775e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007760:	b10b      	cbz	r3, 8007766 <__sflush_r+0x46>
 8007762:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007764:	1ac0      	subs	r0, r0, r3
 8007766:	2300      	movs	r3, #0
 8007768:	4602      	mov	r2, r0
 800776a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800776c:	6a21      	ldr	r1, [r4, #32]
 800776e:	4628      	mov	r0, r5
 8007770:	47b0      	blx	r6
 8007772:	1c43      	adds	r3, r0, #1
 8007774:	89a3      	ldrh	r3, [r4, #12]
 8007776:	d106      	bne.n	8007786 <__sflush_r+0x66>
 8007778:	6829      	ldr	r1, [r5, #0]
 800777a:	291d      	cmp	r1, #29
 800777c:	d82c      	bhi.n	80077d8 <__sflush_r+0xb8>
 800777e:	4a2a      	ldr	r2, [pc, #168]	; (8007828 <__sflush_r+0x108>)
 8007780:	40ca      	lsrs	r2, r1
 8007782:	07d6      	lsls	r6, r2, #31
 8007784:	d528      	bpl.n	80077d8 <__sflush_r+0xb8>
 8007786:	2200      	movs	r2, #0
 8007788:	6062      	str	r2, [r4, #4]
 800778a:	04d9      	lsls	r1, r3, #19
 800778c:	6922      	ldr	r2, [r4, #16]
 800778e:	6022      	str	r2, [r4, #0]
 8007790:	d504      	bpl.n	800779c <__sflush_r+0x7c>
 8007792:	1c42      	adds	r2, r0, #1
 8007794:	d101      	bne.n	800779a <__sflush_r+0x7a>
 8007796:	682b      	ldr	r3, [r5, #0]
 8007798:	b903      	cbnz	r3, 800779c <__sflush_r+0x7c>
 800779a:	6560      	str	r0, [r4, #84]	; 0x54
 800779c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800779e:	602f      	str	r7, [r5, #0]
 80077a0:	2900      	cmp	r1, #0
 80077a2:	d0ca      	beq.n	800773a <__sflush_r+0x1a>
 80077a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077a8:	4299      	cmp	r1, r3
 80077aa:	d002      	beq.n	80077b2 <__sflush_r+0x92>
 80077ac:	4628      	mov	r0, r5
 80077ae:	f7ff fc49 	bl	8007044 <_free_r>
 80077b2:	2000      	movs	r0, #0
 80077b4:	6360      	str	r0, [r4, #52]	; 0x34
 80077b6:	e7c1      	b.n	800773c <__sflush_r+0x1c>
 80077b8:	6a21      	ldr	r1, [r4, #32]
 80077ba:	2301      	movs	r3, #1
 80077bc:	4628      	mov	r0, r5
 80077be:	47b0      	blx	r6
 80077c0:	1c41      	adds	r1, r0, #1
 80077c2:	d1c7      	bne.n	8007754 <__sflush_r+0x34>
 80077c4:	682b      	ldr	r3, [r5, #0]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d0c4      	beq.n	8007754 <__sflush_r+0x34>
 80077ca:	2b1d      	cmp	r3, #29
 80077cc:	d001      	beq.n	80077d2 <__sflush_r+0xb2>
 80077ce:	2b16      	cmp	r3, #22
 80077d0:	d101      	bne.n	80077d6 <__sflush_r+0xb6>
 80077d2:	602f      	str	r7, [r5, #0]
 80077d4:	e7b1      	b.n	800773a <__sflush_r+0x1a>
 80077d6:	89a3      	ldrh	r3, [r4, #12]
 80077d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077dc:	81a3      	strh	r3, [r4, #12]
 80077de:	e7ad      	b.n	800773c <__sflush_r+0x1c>
 80077e0:	690f      	ldr	r7, [r1, #16]
 80077e2:	2f00      	cmp	r7, #0
 80077e4:	d0a9      	beq.n	800773a <__sflush_r+0x1a>
 80077e6:	0793      	lsls	r3, r2, #30
 80077e8:	680e      	ldr	r6, [r1, #0]
 80077ea:	bf08      	it	eq
 80077ec:	694b      	ldreq	r3, [r1, #20]
 80077ee:	600f      	str	r7, [r1, #0]
 80077f0:	bf18      	it	ne
 80077f2:	2300      	movne	r3, #0
 80077f4:	eba6 0807 	sub.w	r8, r6, r7
 80077f8:	608b      	str	r3, [r1, #8]
 80077fa:	f1b8 0f00 	cmp.w	r8, #0
 80077fe:	dd9c      	ble.n	800773a <__sflush_r+0x1a>
 8007800:	6a21      	ldr	r1, [r4, #32]
 8007802:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007804:	4643      	mov	r3, r8
 8007806:	463a      	mov	r2, r7
 8007808:	4628      	mov	r0, r5
 800780a:	47b0      	blx	r6
 800780c:	2800      	cmp	r0, #0
 800780e:	dc06      	bgt.n	800781e <__sflush_r+0xfe>
 8007810:	89a3      	ldrh	r3, [r4, #12]
 8007812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007816:	81a3      	strh	r3, [r4, #12]
 8007818:	f04f 30ff 	mov.w	r0, #4294967295
 800781c:	e78e      	b.n	800773c <__sflush_r+0x1c>
 800781e:	4407      	add	r7, r0
 8007820:	eba8 0800 	sub.w	r8, r8, r0
 8007824:	e7e9      	b.n	80077fa <__sflush_r+0xda>
 8007826:	bf00      	nop
 8007828:	20400001 	.word	0x20400001

0800782c <_fflush_r>:
 800782c:	b538      	push	{r3, r4, r5, lr}
 800782e:	690b      	ldr	r3, [r1, #16]
 8007830:	4605      	mov	r5, r0
 8007832:	460c      	mov	r4, r1
 8007834:	b913      	cbnz	r3, 800783c <_fflush_r+0x10>
 8007836:	2500      	movs	r5, #0
 8007838:	4628      	mov	r0, r5
 800783a:	bd38      	pop	{r3, r4, r5, pc}
 800783c:	b118      	cbz	r0, 8007846 <_fflush_r+0x1a>
 800783e:	6983      	ldr	r3, [r0, #24]
 8007840:	b90b      	cbnz	r3, 8007846 <_fflush_r+0x1a>
 8007842:	f000 f887 	bl	8007954 <__sinit>
 8007846:	4b14      	ldr	r3, [pc, #80]	; (8007898 <_fflush_r+0x6c>)
 8007848:	429c      	cmp	r4, r3
 800784a:	d11b      	bne.n	8007884 <_fflush_r+0x58>
 800784c:	686c      	ldr	r4, [r5, #4]
 800784e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d0ef      	beq.n	8007836 <_fflush_r+0xa>
 8007856:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007858:	07d0      	lsls	r0, r2, #31
 800785a:	d404      	bmi.n	8007866 <_fflush_r+0x3a>
 800785c:	0599      	lsls	r1, r3, #22
 800785e:	d402      	bmi.n	8007866 <_fflush_r+0x3a>
 8007860:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007862:	f000 f915 	bl	8007a90 <__retarget_lock_acquire_recursive>
 8007866:	4628      	mov	r0, r5
 8007868:	4621      	mov	r1, r4
 800786a:	f7ff ff59 	bl	8007720 <__sflush_r>
 800786e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007870:	07da      	lsls	r2, r3, #31
 8007872:	4605      	mov	r5, r0
 8007874:	d4e0      	bmi.n	8007838 <_fflush_r+0xc>
 8007876:	89a3      	ldrh	r3, [r4, #12]
 8007878:	059b      	lsls	r3, r3, #22
 800787a:	d4dd      	bmi.n	8007838 <_fflush_r+0xc>
 800787c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800787e:	f000 f908 	bl	8007a92 <__retarget_lock_release_recursive>
 8007882:	e7d9      	b.n	8007838 <_fflush_r+0xc>
 8007884:	4b05      	ldr	r3, [pc, #20]	; (800789c <_fflush_r+0x70>)
 8007886:	429c      	cmp	r4, r3
 8007888:	d101      	bne.n	800788e <_fflush_r+0x62>
 800788a:	68ac      	ldr	r4, [r5, #8]
 800788c:	e7df      	b.n	800784e <_fflush_r+0x22>
 800788e:	4b04      	ldr	r3, [pc, #16]	; (80078a0 <_fflush_r+0x74>)
 8007890:	429c      	cmp	r4, r3
 8007892:	bf08      	it	eq
 8007894:	68ec      	ldreq	r4, [r5, #12]
 8007896:	e7da      	b.n	800784e <_fflush_r+0x22>
 8007898:	08008f4c 	.word	0x08008f4c
 800789c:	08008f6c 	.word	0x08008f6c
 80078a0:	08008f2c 	.word	0x08008f2c

080078a4 <std>:
 80078a4:	2300      	movs	r3, #0
 80078a6:	b510      	push	{r4, lr}
 80078a8:	4604      	mov	r4, r0
 80078aa:	e9c0 3300 	strd	r3, r3, [r0]
 80078ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078b2:	6083      	str	r3, [r0, #8]
 80078b4:	8181      	strh	r1, [r0, #12]
 80078b6:	6643      	str	r3, [r0, #100]	; 0x64
 80078b8:	81c2      	strh	r2, [r0, #14]
 80078ba:	6183      	str	r3, [r0, #24]
 80078bc:	4619      	mov	r1, r3
 80078be:	2208      	movs	r2, #8
 80078c0:	305c      	adds	r0, #92	; 0x5c
 80078c2:	f7fd fd1f 	bl	8005304 <memset>
 80078c6:	4b05      	ldr	r3, [pc, #20]	; (80078dc <std+0x38>)
 80078c8:	6263      	str	r3, [r4, #36]	; 0x24
 80078ca:	4b05      	ldr	r3, [pc, #20]	; (80078e0 <std+0x3c>)
 80078cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80078ce:	4b05      	ldr	r3, [pc, #20]	; (80078e4 <std+0x40>)
 80078d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80078d2:	4b05      	ldr	r3, [pc, #20]	; (80078e8 <std+0x44>)
 80078d4:	6224      	str	r4, [r4, #32]
 80078d6:	6323      	str	r3, [r4, #48]	; 0x30
 80078d8:	bd10      	pop	{r4, pc}
 80078da:	bf00      	nop
 80078dc:	08007be9 	.word	0x08007be9
 80078e0:	08007c0b 	.word	0x08007c0b
 80078e4:	08007c43 	.word	0x08007c43
 80078e8:	08007c67 	.word	0x08007c67

080078ec <_cleanup_r>:
 80078ec:	4901      	ldr	r1, [pc, #4]	; (80078f4 <_cleanup_r+0x8>)
 80078ee:	f000 b8af 	b.w	8007a50 <_fwalk_reent>
 80078f2:	bf00      	nop
 80078f4:	0800782d 	.word	0x0800782d

080078f8 <__sfmoreglue>:
 80078f8:	b570      	push	{r4, r5, r6, lr}
 80078fa:	2268      	movs	r2, #104	; 0x68
 80078fc:	1e4d      	subs	r5, r1, #1
 80078fe:	4355      	muls	r5, r2
 8007900:	460e      	mov	r6, r1
 8007902:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007906:	f7ff fc09 	bl	800711c <_malloc_r>
 800790a:	4604      	mov	r4, r0
 800790c:	b140      	cbz	r0, 8007920 <__sfmoreglue+0x28>
 800790e:	2100      	movs	r1, #0
 8007910:	e9c0 1600 	strd	r1, r6, [r0]
 8007914:	300c      	adds	r0, #12
 8007916:	60a0      	str	r0, [r4, #8]
 8007918:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800791c:	f7fd fcf2 	bl	8005304 <memset>
 8007920:	4620      	mov	r0, r4
 8007922:	bd70      	pop	{r4, r5, r6, pc}

08007924 <__sfp_lock_acquire>:
 8007924:	4801      	ldr	r0, [pc, #4]	; (800792c <__sfp_lock_acquire+0x8>)
 8007926:	f000 b8b3 	b.w	8007a90 <__retarget_lock_acquire_recursive>
 800792a:	bf00      	nop
 800792c:	20000525 	.word	0x20000525

08007930 <__sfp_lock_release>:
 8007930:	4801      	ldr	r0, [pc, #4]	; (8007938 <__sfp_lock_release+0x8>)
 8007932:	f000 b8ae 	b.w	8007a92 <__retarget_lock_release_recursive>
 8007936:	bf00      	nop
 8007938:	20000525 	.word	0x20000525

0800793c <__sinit_lock_acquire>:
 800793c:	4801      	ldr	r0, [pc, #4]	; (8007944 <__sinit_lock_acquire+0x8>)
 800793e:	f000 b8a7 	b.w	8007a90 <__retarget_lock_acquire_recursive>
 8007942:	bf00      	nop
 8007944:	20000526 	.word	0x20000526

08007948 <__sinit_lock_release>:
 8007948:	4801      	ldr	r0, [pc, #4]	; (8007950 <__sinit_lock_release+0x8>)
 800794a:	f000 b8a2 	b.w	8007a92 <__retarget_lock_release_recursive>
 800794e:	bf00      	nop
 8007950:	20000526 	.word	0x20000526

08007954 <__sinit>:
 8007954:	b510      	push	{r4, lr}
 8007956:	4604      	mov	r4, r0
 8007958:	f7ff fff0 	bl	800793c <__sinit_lock_acquire>
 800795c:	69a3      	ldr	r3, [r4, #24]
 800795e:	b11b      	cbz	r3, 8007968 <__sinit+0x14>
 8007960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007964:	f7ff bff0 	b.w	8007948 <__sinit_lock_release>
 8007968:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800796c:	6523      	str	r3, [r4, #80]	; 0x50
 800796e:	4b13      	ldr	r3, [pc, #76]	; (80079bc <__sinit+0x68>)
 8007970:	4a13      	ldr	r2, [pc, #76]	; (80079c0 <__sinit+0x6c>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	62a2      	str	r2, [r4, #40]	; 0x28
 8007976:	42a3      	cmp	r3, r4
 8007978:	bf04      	itt	eq
 800797a:	2301      	moveq	r3, #1
 800797c:	61a3      	streq	r3, [r4, #24]
 800797e:	4620      	mov	r0, r4
 8007980:	f000 f820 	bl	80079c4 <__sfp>
 8007984:	6060      	str	r0, [r4, #4]
 8007986:	4620      	mov	r0, r4
 8007988:	f000 f81c 	bl	80079c4 <__sfp>
 800798c:	60a0      	str	r0, [r4, #8]
 800798e:	4620      	mov	r0, r4
 8007990:	f000 f818 	bl	80079c4 <__sfp>
 8007994:	2200      	movs	r2, #0
 8007996:	60e0      	str	r0, [r4, #12]
 8007998:	2104      	movs	r1, #4
 800799a:	6860      	ldr	r0, [r4, #4]
 800799c:	f7ff ff82 	bl	80078a4 <std>
 80079a0:	68a0      	ldr	r0, [r4, #8]
 80079a2:	2201      	movs	r2, #1
 80079a4:	2109      	movs	r1, #9
 80079a6:	f7ff ff7d 	bl	80078a4 <std>
 80079aa:	68e0      	ldr	r0, [r4, #12]
 80079ac:	2202      	movs	r2, #2
 80079ae:	2112      	movs	r1, #18
 80079b0:	f7ff ff78 	bl	80078a4 <std>
 80079b4:	2301      	movs	r3, #1
 80079b6:	61a3      	str	r3, [r4, #24]
 80079b8:	e7d2      	b.n	8007960 <__sinit+0xc>
 80079ba:	bf00      	nop
 80079bc:	08008bb0 	.word	0x08008bb0
 80079c0:	080078ed 	.word	0x080078ed

080079c4 <__sfp>:
 80079c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c6:	4607      	mov	r7, r0
 80079c8:	f7ff ffac 	bl	8007924 <__sfp_lock_acquire>
 80079cc:	4b1e      	ldr	r3, [pc, #120]	; (8007a48 <__sfp+0x84>)
 80079ce:	681e      	ldr	r6, [r3, #0]
 80079d0:	69b3      	ldr	r3, [r6, #24]
 80079d2:	b913      	cbnz	r3, 80079da <__sfp+0x16>
 80079d4:	4630      	mov	r0, r6
 80079d6:	f7ff ffbd 	bl	8007954 <__sinit>
 80079da:	3648      	adds	r6, #72	; 0x48
 80079dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80079e0:	3b01      	subs	r3, #1
 80079e2:	d503      	bpl.n	80079ec <__sfp+0x28>
 80079e4:	6833      	ldr	r3, [r6, #0]
 80079e6:	b30b      	cbz	r3, 8007a2c <__sfp+0x68>
 80079e8:	6836      	ldr	r6, [r6, #0]
 80079ea:	e7f7      	b.n	80079dc <__sfp+0x18>
 80079ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80079f0:	b9d5      	cbnz	r5, 8007a28 <__sfp+0x64>
 80079f2:	4b16      	ldr	r3, [pc, #88]	; (8007a4c <__sfp+0x88>)
 80079f4:	60e3      	str	r3, [r4, #12]
 80079f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80079fa:	6665      	str	r5, [r4, #100]	; 0x64
 80079fc:	f000 f847 	bl	8007a8e <__retarget_lock_init_recursive>
 8007a00:	f7ff ff96 	bl	8007930 <__sfp_lock_release>
 8007a04:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007a08:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007a0c:	6025      	str	r5, [r4, #0]
 8007a0e:	61a5      	str	r5, [r4, #24]
 8007a10:	2208      	movs	r2, #8
 8007a12:	4629      	mov	r1, r5
 8007a14:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007a18:	f7fd fc74 	bl	8005304 <memset>
 8007a1c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007a20:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007a24:	4620      	mov	r0, r4
 8007a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a28:	3468      	adds	r4, #104	; 0x68
 8007a2a:	e7d9      	b.n	80079e0 <__sfp+0x1c>
 8007a2c:	2104      	movs	r1, #4
 8007a2e:	4638      	mov	r0, r7
 8007a30:	f7ff ff62 	bl	80078f8 <__sfmoreglue>
 8007a34:	4604      	mov	r4, r0
 8007a36:	6030      	str	r0, [r6, #0]
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	d1d5      	bne.n	80079e8 <__sfp+0x24>
 8007a3c:	f7ff ff78 	bl	8007930 <__sfp_lock_release>
 8007a40:	230c      	movs	r3, #12
 8007a42:	603b      	str	r3, [r7, #0]
 8007a44:	e7ee      	b.n	8007a24 <__sfp+0x60>
 8007a46:	bf00      	nop
 8007a48:	08008bb0 	.word	0x08008bb0
 8007a4c:	ffff0001 	.word	0xffff0001

08007a50 <_fwalk_reent>:
 8007a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a54:	4606      	mov	r6, r0
 8007a56:	4688      	mov	r8, r1
 8007a58:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007a5c:	2700      	movs	r7, #0
 8007a5e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a62:	f1b9 0901 	subs.w	r9, r9, #1
 8007a66:	d505      	bpl.n	8007a74 <_fwalk_reent+0x24>
 8007a68:	6824      	ldr	r4, [r4, #0]
 8007a6a:	2c00      	cmp	r4, #0
 8007a6c:	d1f7      	bne.n	8007a5e <_fwalk_reent+0xe>
 8007a6e:	4638      	mov	r0, r7
 8007a70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a74:	89ab      	ldrh	r3, [r5, #12]
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d907      	bls.n	8007a8a <_fwalk_reent+0x3a>
 8007a7a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	d003      	beq.n	8007a8a <_fwalk_reent+0x3a>
 8007a82:	4629      	mov	r1, r5
 8007a84:	4630      	mov	r0, r6
 8007a86:	47c0      	blx	r8
 8007a88:	4307      	orrs	r7, r0
 8007a8a:	3568      	adds	r5, #104	; 0x68
 8007a8c:	e7e9      	b.n	8007a62 <_fwalk_reent+0x12>

08007a8e <__retarget_lock_init_recursive>:
 8007a8e:	4770      	bx	lr

08007a90 <__retarget_lock_acquire_recursive>:
 8007a90:	4770      	bx	lr

08007a92 <__retarget_lock_release_recursive>:
 8007a92:	4770      	bx	lr

08007a94 <__swhatbuf_r>:
 8007a94:	b570      	push	{r4, r5, r6, lr}
 8007a96:	460e      	mov	r6, r1
 8007a98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9c:	2900      	cmp	r1, #0
 8007a9e:	b096      	sub	sp, #88	; 0x58
 8007aa0:	4614      	mov	r4, r2
 8007aa2:	461d      	mov	r5, r3
 8007aa4:	da08      	bge.n	8007ab8 <__swhatbuf_r+0x24>
 8007aa6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	602a      	str	r2, [r5, #0]
 8007aae:	061a      	lsls	r2, r3, #24
 8007ab0:	d410      	bmi.n	8007ad4 <__swhatbuf_r+0x40>
 8007ab2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ab6:	e00e      	b.n	8007ad6 <__swhatbuf_r+0x42>
 8007ab8:	466a      	mov	r2, sp
 8007aba:	f000 f8fb 	bl	8007cb4 <_fstat_r>
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	dbf1      	blt.n	8007aa6 <__swhatbuf_r+0x12>
 8007ac2:	9a01      	ldr	r2, [sp, #4]
 8007ac4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007ac8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007acc:	425a      	negs	r2, r3
 8007ace:	415a      	adcs	r2, r3
 8007ad0:	602a      	str	r2, [r5, #0]
 8007ad2:	e7ee      	b.n	8007ab2 <__swhatbuf_r+0x1e>
 8007ad4:	2340      	movs	r3, #64	; 0x40
 8007ad6:	2000      	movs	r0, #0
 8007ad8:	6023      	str	r3, [r4, #0]
 8007ada:	b016      	add	sp, #88	; 0x58
 8007adc:	bd70      	pop	{r4, r5, r6, pc}
	...

08007ae0 <__smakebuf_r>:
 8007ae0:	898b      	ldrh	r3, [r1, #12]
 8007ae2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007ae4:	079d      	lsls	r5, r3, #30
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	460c      	mov	r4, r1
 8007aea:	d507      	bpl.n	8007afc <__smakebuf_r+0x1c>
 8007aec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007af0:	6023      	str	r3, [r4, #0]
 8007af2:	6123      	str	r3, [r4, #16]
 8007af4:	2301      	movs	r3, #1
 8007af6:	6163      	str	r3, [r4, #20]
 8007af8:	b002      	add	sp, #8
 8007afa:	bd70      	pop	{r4, r5, r6, pc}
 8007afc:	ab01      	add	r3, sp, #4
 8007afe:	466a      	mov	r2, sp
 8007b00:	f7ff ffc8 	bl	8007a94 <__swhatbuf_r>
 8007b04:	9900      	ldr	r1, [sp, #0]
 8007b06:	4605      	mov	r5, r0
 8007b08:	4630      	mov	r0, r6
 8007b0a:	f7ff fb07 	bl	800711c <_malloc_r>
 8007b0e:	b948      	cbnz	r0, 8007b24 <__smakebuf_r+0x44>
 8007b10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b14:	059a      	lsls	r2, r3, #22
 8007b16:	d4ef      	bmi.n	8007af8 <__smakebuf_r+0x18>
 8007b18:	f023 0303 	bic.w	r3, r3, #3
 8007b1c:	f043 0302 	orr.w	r3, r3, #2
 8007b20:	81a3      	strh	r3, [r4, #12]
 8007b22:	e7e3      	b.n	8007aec <__smakebuf_r+0xc>
 8007b24:	4b0d      	ldr	r3, [pc, #52]	; (8007b5c <__smakebuf_r+0x7c>)
 8007b26:	62b3      	str	r3, [r6, #40]	; 0x28
 8007b28:	89a3      	ldrh	r3, [r4, #12]
 8007b2a:	6020      	str	r0, [r4, #0]
 8007b2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b30:	81a3      	strh	r3, [r4, #12]
 8007b32:	9b00      	ldr	r3, [sp, #0]
 8007b34:	6163      	str	r3, [r4, #20]
 8007b36:	9b01      	ldr	r3, [sp, #4]
 8007b38:	6120      	str	r0, [r4, #16]
 8007b3a:	b15b      	cbz	r3, 8007b54 <__smakebuf_r+0x74>
 8007b3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b40:	4630      	mov	r0, r6
 8007b42:	f000 f8c9 	bl	8007cd8 <_isatty_r>
 8007b46:	b128      	cbz	r0, 8007b54 <__smakebuf_r+0x74>
 8007b48:	89a3      	ldrh	r3, [r4, #12]
 8007b4a:	f023 0303 	bic.w	r3, r3, #3
 8007b4e:	f043 0301 	orr.w	r3, r3, #1
 8007b52:	81a3      	strh	r3, [r4, #12]
 8007b54:	89a0      	ldrh	r0, [r4, #12]
 8007b56:	4305      	orrs	r5, r0
 8007b58:	81a5      	strh	r5, [r4, #12]
 8007b5a:	e7cd      	b.n	8007af8 <__smakebuf_r+0x18>
 8007b5c:	080078ed 	.word	0x080078ed

08007b60 <_raise_r>:
 8007b60:	291f      	cmp	r1, #31
 8007b62:	b538      	push	{r3, r4, r5, lr}
 8007b64:	4604      	mov	r4, r0
 8007b66:	460d      	mov	r5, r1
 8007b68:	d904      	bls.n	8007b74 <_raise_r+0x14>
 8007b6a:	2316      	movs	r3, #22
 8007b6c:	6003      	str	r3, [r0, #0]
 8007b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b72:	bd38      	pop	{r3, r4, r5, pc}
 8007b74:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007b76:	b112      	cbz	r2, 8007b7e <_raise_r+0x1e>
 8007b78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b7c:	b94b      	cbnz	r3, 8007b92 <_raise_r+0x32>
 8007b7e:	4620      	mov	r0, r4
 8007b80:	f000 f830 	bl	8007be4 <_getpid_r>
 8007b84:	462a      	mov	r2, r5
 8007b86:	4601      	mov	r1, r0
 8007b88:	4620      	mov	r0, r4
 8007b8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b8e:	f000 b817 	b.w	8007bc0 <_kill_r>
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d00a      	beq.n	8007bac <_raise_r+0x4c>
 8007b96:	1c59      	adds	r1, r3, #1
 8007b98:	d103      	bne.n	8007ba2 <_raise_r+0x42>
 8007b9a:	2316      	movs	r3, #22
 8007b9c:	6003      	str	r3, [r0, #0]
 8007b9e:	2001      	movs	r0, #1
 8007ba0:	e7e7      	b.n	8007b72 <_raise_r+0x12>
 8007ba2:	2400      	movs	r4, #0
 8007ba4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007ba8:	4628      	mov	r0, r5
 8007baa:	4798      	blx	r3
 8007bac:	2000      	movs	r0, #0
 8007bae:	e7e0      	b.n	8007b72 <_raise_r+0x12>

08007bb0 <raise>:
 8007bb0:	4b02      	ldr	r3, [pc, #8]	; (8007bbc <raise+0xc>)
 8007bb2:	4601      	mov	r1, r0
 8007bb4:	6818      	ldr	r0, [r3, #0]
 8007bb6:	f7ff bfd3 	b.w	8007b60 <_raise_r>
 8007bba:	bf00      	nop
 8007bbc:	2000000c 	.word	0x2000000c

08007bc0 <_kill_r>:
 8007bc0:	b538      	push	{r3, r4, r5, lr}
 8007bc2:	4d07      	ldr	r5, [pc, #28]	; (8007be0 <_kill_r+0x20>)
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	4604      	mov	r4, r0
 8007bc8:	4608      	mov	r0, r1
 8007bca:	4611      	mov	r1, r2
 8007bcc:	602b      	str	r3, [r5, #0]
 8007bce:	f7f9 ff77 	bl	8001ac0 <_kill>
 8007bd2:	1c43      	adds	r3, r0, #1
 8007bd4:	d102      	bne.n	8007bdc <_kill_r+0x1c>
 8007bd6:	682b      	ldr	r3, [r5, #0]
 8007bd8:	b103      	cbz	r3, 8007bdc <_kill_r+0x1c>
 8007bda:	6023      	str	r3, [r4, #0]
 8007bdc:	bd38      	pop	{r3, r4, r5, pc}
 8007bde:	bf00      	nop
 8007be0:	20000520 	.word	0x20000520

08007be4 <_getpid_r>:
 8007be4:	f7f9 bf64 	b.w	8001ab0 <_getpid>

08007be8 <__sread>:
 8007be8:	b510      	push	{r4, lr}
 8007bea:	460c      	mov	r4, r1
 8007bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bf0:	f000 f894 	bl	8007d1c <_read_r>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	bfab      	itete	ge
 8007bf8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007bfa:	89a3      	ldrhlt	r3, [r4, #12]
 8007bfc:	181b      	addge	r3, r3, r0
 8007bfe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007c02:	bfac      	ite	ge
 8007c04:	6563      	strge	r3, [r4, #84]	; 0x54
 8007c06:	81a3      	strhlt	r3, [r4, #12]
 8007c08:	bd10      	pop	{r4, pc}

08007c0a <__swrite>:
 8007c0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c0e:	461f      	mov	r7, r3
 8007c10:	898b      	ldrh	r3, [r1, #12]
 8007c12:	05db      	lsls	r3, r3, #23
 8007c14:	4605      	mov	r5, r0
 8007c16:	460c      	mov	r4, r1
 8007c18:	4616      	mov	r6, r2
 8007c1a:	d505      	bpl.n	8007c28 <__swrite+0x1e>
 8007c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c20:	2302      	movs	r3, #2
 8007c22:	2200      	movs	r2, #0
 8007c24:	f000 f868 	bl	8007cf8 <_lseek_r>
 8007c28:	89a3      	ldrh	r3, [r4, #12]
 8007c2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c32:	81a3      	strh	r3, [r4, #12]
 8007c34:	4632      	mov	r2, r6
 8007c36:	463b      	mov	r3, r7
 8007c38:	4628      	mov	r0, r5
 8007c3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c3e:	f000 b817 	b.w	8007c70 <_write_r>

08007c42 <__sseek>:
 8007c42:	b510      	push	{r4, lr}
 8007c44:	460c      	mov	r4, r1
 8007c46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c4a:	f000 f855 	bl	8007cf8 <_lseek_r>
 8007c4e:	1c43      	adds	r3, r0, #1
 8007c50:	89a3      	ldrh	r3, [r4, #12]
 8007c52:	bf15      	itete	ne
 8007c54:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c5e:	81a3      	strheq	r3, [r4, #12]
 8007c60:	bf18      	it	ne
 8007c62:	81a3      	strhne	r3, [r4, #12]
 8007c64:	bd10      	pop	{r4, pc}

08007c66 <__sclose>:
 8007c66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c6a:	f000 b813 	b.w	8007c94 <_close_r>
	...

08007c70 <_write_r>:
 8007c70:	b538      	push	{r3, r4, r5, lr}
 8007c72:	4d07      	ldr	r5, [pc, #28]	; (8007c90 <_write_r+0x20>)
 8007c74:	4604      	mov	r4, r0
 8007c76:	4608      	mov	r0, r1
 8007c78:	4611      	mov	r1, r2
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	602a      	str	r2, [r5, #0]
 8007c7e:	461a      	mov	r2, r3
 8007c80:	f7f9 ff55 	bl	8001b2e <_write>
 8007c84:	1c43      	adds	r3, r0, #1
 8007c86:	d102      	bne.n	8007c8e <_write_r+0x1e>
 8007c88:	682b      	ldr	r3, [r5, #0]
 8007c8a:	b103      	cbz	r3, 8007c8e <_write_r+0x1e>
 8007c8c:	6023      	str	r3, [r4, #0]
 8007c8e:	bd38      	pop	{r3, r4, r5, pc}
 8007c90:	20000520 	.word	0x20000520

08007c94 <_close_r>:
 8007c94:	b538      	push	{r3, r4, r5, lr}
 8007c96:	4d06      	ldr	r5, [pc, #24]	; (8007cb0 <_close_r+0x1c>)
 8007c98:	2300      	movs	r3, #0
 8007c9a:	4604      	mov	r4, r0
 8007c9c:	4608      	mov	r0, r1
 8007c9e:	602b      	str	r3, [r5, #0]
 8007ca0:	f7f9 ff61 	bl	8001b66 <_close>
 8007ca4:	1c43      	adds	r3, r0, #1
 8007ca6:	d102      	bne.n	8007cae <_close_r+0x1a>
 8007ca8:	682b      	ldr	r3, [r5, #0]
 8007caa:	b103      	cbz	r3, 8007cae <_close_r+0x1a>
 8007cac:	6023      	str	r3, [r4, #0]
 8007cae:	bd38      	pop	{r3, r4, r5, pc}
 8007cb0:	20000520 	.word	0x20000520

08007cb4 <_fstat_r>:
 8007cb4:	b538      	push	{r3, r4, r5, lr}
 8007cb6:	4d07      	ldr	r5, [pc, #28]	; (8007cd4 <_fstat_r+0x20>)
 8007cb8:	2300      	movs	r3, #0
 8007cba:	4604      	mov	r4, r0
 8007cbc:	4608      	mov	r0, r1
 8007cbe:	4611      	mov	r1, r2
 8007cc0:	602b      	str	r3, [r5, #0]
 8007cc2:	f7f9 ff5c 	bl	8001b7e <_fstat>
 8007cc6:	1c43      	adds	r3, r0, #1
 8007cc8:	d102      	bne.n	8007cd0 <_fstat_r+0x1c>
 8007cca:	682b      	ldr	r3, [r5, #0]
 8007ccc:	b103      	cbz	r3, 8007cd0 <_fstat_r+0x1c>
 8007cce:	6023      	str	r3, [r4, #0]
 8007cd0:	bd38      	pop	{r3, r4, r5, pc}
 8007cd2:	bf00      	nop
 8007cd4:	20000520 	.word	0x20000520

08007cd8 <_isatty_r>:
 8007cd8:	b538      	push	{r3, r4, r5, lr}
 8007cda:	4d06      	ldr	r5, [pc, #24]	; (8007cf4 <_isatty_r+0x1c>)
 8007cdc:	2300      	movs	r3, #0
 8007cde:	4604      	mov	r4, r0
 8007ce0:	4608      	mov	r0, r1
 8007ce2:	602b      	str	r3, [r5, #0]
 8007ce4:	f7f9 ff5b 	bl	8001b9e <_isatty>
 8007ce8:	1c43      	adds	r3, r0, #1
 8007cea:	d102      	bne.n	8007cf2 <_isatty_r+0x1a>
 8007cec:	682b      	ldr	r3, [r5, #0]
 8007cee:	b103      	cbz	r3, 8007cf2 <_isatty_r+0x1a>
 8007cf0:	6023      	str	r3, [r4, #0]
 8007cf2:	bd38      	pop	{r3, r4, r5, pc}
 8007cf4:	20000520 	.word	0x20000520

08007cf8 <_lseek_r>:
 8007cf8:	b538      	push	{r3, r4, r5, lr}
 8007cfa:	4d07      	ldr	r5, [pc, #28]	; (8007d18 <_lseek_r+0x20>)
 8007cfc:	4604      	mov	r4, r0
 8007cfe:	4608      	mov	r0, r1
 8007d00:	4611      	mov	r1, r2
 8007d02:	2200      	movs	r2, #0
 8007d04:	602a      	str	r2, [r5, #0]
 8007d06:	461a      	mov	r2, r3
 8007d08:	f7f9 ff54 	bl	8001bb4 <_lseek>
 8007d0c:	1c43      	adds	r3, r0, #1
 8007d0e:	d102      	bne.n	8007d16 <_lseek_r+0x1e>
 8007d10:	682b      	ldr	r3, [r5, #0]
 8007d12:	b103      	cbz	r3, 8007d16 <_lseek_r+0x1e>
 8007d14:	6023      	str	r3, [r4, #0]
 8007d16:	bd38      	pop	{r3, r4, r5, pc}
 8007d18:	20000520 	.word	0x20000520

08007d1c <_read_r>:
 8007d1c:	b538      	push	{r3, r4, r5, lr}
 8007d1e:	4d07      	ldr	r5, [pc, #28]	; (8007d3c <_read_r+0x20>)
 8007d20:	4604      	mov	r4, r0
 8007d22:	4608      	mov	r0, r1
 8007d24:	4611      	mov	r1, r2
 8007d26:	2200      	movs	r2, #0
 8007d28:	602a      	str	r2, [r5, #0]
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	f7f9 fee2 	bl	8001af4 <_read>
 8007d30:	1c43      	adds	r3, r0, #1
 8007d32:	d102      	bne.n	8007d3a <_read_r+0x1e>
 8007d34:	682b      	ldr	r3, [r5, #0]
 8007d36:	b103      	cbz	r3, 8007d3a <_read_r+0x1e>
 8007d38:	6023      	str	r3, [r4, #0]
 8007d3a:	bd38      	pop	{r3, r4, r5, pc}
 8007d3c:	20000520 	.word	0x20000520

08007d40 <pow>:
 8007d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d42:	ed2d 8b02 	vpush	{d8}
 8007d46:	eeb0 8a40 	vmov.f32	s16, s0
 8007d4a:	eef0 8a60 	vmov.f32	s17, s1
 8007d4e:	ec55 4b11 	vmov	r4, r5, d1
 8007d52:	f000 f865 	bl	8007e20 <__ieee754_pow>
 8007d56:	4622      	mov	r2, r4
 8007d58:	462b      	mov	r3, r5
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	4629      	mov	r1, r5
 8007d5e:	ec57 6b10 	vmov	r6, r7, d0
 8007d62:	f7f8 feeb 	bl	8000b3c <__aeabi_dcmpun>
 8007d66:	2800      	cmp	r0, #0
 8007d68:	d13b      	bne.n	8007de2 <pow+0xa2>
 8007d6a:	ec51 0b18 	vmov	r0, r1, d8
 8007d6e:	2200      	movs	r2, #0
 8007d70:	2300      	movs	r3, #0
 8007d72:	f7f8 feb1 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d76:	b1b8      	cbz	r0, 8007da8 <pow+0x68>
 8007d78:	2200      	movs	r2, #0
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	4629      	mov	r1, r5
 8007d80:	f7f8 feaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	d146      	bne.n	8007e16 <pow+0xd6>
 8007d88:	ec45 4b10 	vmov	d0, r4, r5
 8007d8c:	f000 fe61 	bl	8008a52 <finite>
 8007d90:	b338      	cbz	r0, 8007de2 <pow+0xa2>
 8007d92:	2200      	movs	r2, #0
 8007d94:	2300      	movs	r3, #0
 8007d96:	4620      	mov	r0, r4
 8007d98:	4629      	mov	r1, r5
 8007d9a:	f7f8 fea7 	bl	8000aec <__aeabi_dcmplt>
 8007d9e:	b300      	cbz	r0, 8007de2 <pow+0xa2>
 8007da0:	f7fd fa86 	bl	80052b0 <__errno>
 8007da4:	2322      	movs	r3, #34	; 0x22
 8007da6:	e01b      	b.n	8007de0 <pow+0xa0>
 8007da8:	ec47 6b10 	vmov	d0, r6, r7
 8007dac:	f000 fe51 	bl	8008a52 <finite>
 8007db0:	b9e0      	cbnz	r0, 8007dec <pow+0xac>
 8007db2:	eeb0 0a48 	vmov.f32	s0, s16
 8007db6:	eef0 0a68 	vmov.f32	s1, s17
 8007dba:	f000 fe4a 	bl	8008a52 <finite>
 8007dbe:	b1a8      	cbz	r0, 8007dec <pow+0xac>
 8007dc0:	ec45 4b10 	vmov	d0, r4, r5
 8007dc4:	f000 fe45 	bl	8008a52 <finite>
 8007dc8:	b180      	cbz	r0, 8007dec <pow+0xac>
 8007dca:	4632      	mov	r2, r6
 8007dcc:	463b      	mov	r3, r7
 8007dce:	4630      	mov	r0, r6
 8007dd0:	4639      	mov	r1, r7
 8007dd2:	f7f8 feb3 	bl	8000b3c <__aeabi_dcmpun>
 8007dd6:	2800      	cmp	r0, #0
 8007dd8:	d0e2      	beq.n	8007da0 <pow+0x60>
 8007dda:	f7fd fa69 	bl	80052b0 <__errno>
 8007dde:	2321      	movs	r3, #33	; 0x21
 8007de0:	6003      	str	r3, [r0, #0]
 8007de2:	ecbd 8b02 	vpop	{d8}
 8007de6:	ec47 6b10 	vmov	d0, r6, r7
 8007dea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dec:	2200      	movs	r2, #0
 8007dee:	2300      	movs	r3, #0
 8007df0:	4630      	mov	r0, r6
 8007df2:	4639      	mov	r1, r7
 8007df4:	f7f8 fe70 	bl	8000ad8 <__aeabi_dcmpeq>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	d0f2      	beq.n	8007de2 <pow+0xa2>
 8007dfc:	eeb0 0a48 	vmov.f32	s0, s16
 8007e00:	eef0 0a68 	vmov.f32	s1, s17
 8007e04:	f000 fe25 	bl	8008a52 <finite>
 8007e08:	2800      	cmp	r0, #0
 8007e0a:	d0ea      	beq.n	8007de2 <pow+0xa2>
 8007e0c:	ec45 4b10 	vmov	d0, r4, r5
 8007e10:	f000 fe1f 	bl	8008a52 <finite>
 8007e14:	e7c3      	b.n	8007d9e <pow+0x5e>
 8007e16:	4f01      	ldr	r7, [pc, #4]	; (8007e1c <pow+0xdc>)
 8007e18:	2600      	movs	r6, #0
 8007e1a:	e7e2      	b.n	8007de2 <pow+0xa2>
 8007e1c:	3ff00000 	.word	0x3ff00000

08007e20 <__ieee754_pow>:
 8007e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e24:	ed2d 8b06 	vpush	{d8-d10}
 8007e28:	b089      	sub	sp, #36	; 0x24
 8007e2a:	ed8d 1b00 	vstr	d1, [sp]
 8007e2e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8007e32:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8007e36:	ea58 0102 	orrs.w	r1, r8, r2
 8007e3a:	ec57 6b10 	vmov	r6, r7, d0
 8007e3e:	d115      	bne.n	8007e6c <__ieee754_pow+0x4c>
 8007e40:	19b3      	adds	r3, r6, r6
 8007e42:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8007e46:	4152      	adcs	r2, r2
 8007e48:	4299      	cmp	r1, r3
 8007e4a:	4b89      	ldr	r3, [pc, #548]	; (8008070 <__ieee754_pow+0x250>)
 8007e4c:	4193      	sbcs	r3, r2
 8007e4e:	f080 84d2 	bcs.w	80087f6 <__ieee754_pow+0x9d6>
 8007e52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e56:	4630      	mov	r0, r6
 8007e58:	4639      	mov	r1, r7
 8007e5a:	f7f8 fa1f 	bl	800029c <__adddf3>
 8007e5e:	ec41 0b10 	vmov	d0, r0, r1
 8007e62:	b009      	add	sp, #36	; 0x24
 8007e64:	ecbd 8b06 	vpop	{d8-d10}
 8007e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e6c:	4b81      	ldr	r3, [pc, #516]	; (8008074 <__ieee754_pow+0x254>)
 8007e6e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007e72:	429c      	cmp	r4, r3
 8007e74:	ee10 aa10 	vmov	sl, s0
 8007e78:	463d      	mov	r5, r7
 8007e7a:	dc06      	bgt.n	8007e8a <__ieee754_pow+0x6a>
 8007e7c:	d101      	bne.n	8007e82 <__ieee754_pow+0x62>
 8007e7e:	2e00      	cmp	r6, #0
 8007e80:	d1e7      	bne.n	8007e52 <__ieee754_pow+0x32>
 8007e82:	4598      	cmp	r8, r3
 8007e84:	dc01      	bgt.n	8007e8a <__ieee754_pow+0x6a>
 8007e86:	d10f      	bne.n	8007ea8 <__ieee754_pow+0x88>
 8007e88:	b172      	cbz	r2, 8007ea8 <__ieee754_pow+0x88>
 8007e8a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8007e8e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8007e92:	ea55 050a 	orrs.w	r5, r5, sl
 8007e96:	d1dc      	bne.n	8007e52 <__ieee754_pow+0x32>
 8007e98:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007e9c:	18db      	adds	r3, r3, r3
 8007e9e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8007ea2:	4152      	adcs	r2, r2
 8007ea4:	429d      	cmp	r5, r3
 8007ea6:	e7d0      	b.n	8007e4a <__ieee754_pow+0x2a>
 8007ea8:	2d00      	cmp	r5, #0
 8007eaa:	da3b      	bge.n	8007f24 <__ieee754_pow+0x104>
 8007eac:	4b72      	ldr	r3, [pc, #456]	; (8008078 <__ieee754_pow+0x258>)
 8007eae:	4598      	cmp	r8, r3
 8007eb0:	dc51      	bgt.n	8007f56 <__ieee754_pow+0x136>
 8007eb2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007eb6:	4598      	cmp	r8, r3
 8007eb8:	f340 84ac 	ble.w	8008814 <__ieee754_pow+0x9f4>
 8007ebc:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007ec0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007ec4:	2b14      	cmp	r3, #20
 8007ec6:	dd0f      	ble.n	8007ee8 <__ieee754_pow+0xc8>
 8007ec8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007ecc:	fa22 f103 	lsr.w	r1, r2, r3
 8007ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	f040 849d 	bne.w	8008814 <__ieee754_pow+0x9f4>
 8007eda:	f001 0101 	and.w	r1, r1, #1
 8007ede:	f1c1 0302 	rsb	r3, r1, #2
 8007ee2:	9304      	str	r3, [sp, #16]
 8007ee4:	b182      	cbz	r2, 8007f08 <__ieee754_pow+0xe8>
 8007ee6:	e05f      	b.n	8007fa8 <__ieee754_pow+0x188>
 8007ee8:	2a00      	cmp	r2, #0
 8007eea:	d15b      	bne.n	8007fa4 <__ieee754_pow+0x184>
 8007eec:	f1c3 0314 	rsb	r3, r3, #20
 8007ef0:	fa48 f103 	asr.w	r1, r8, r3
 8007ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8007ef8:	4543      	cmp	r3, r8
 8007efa:	f040 8488 	bne.w	800880e <__ieee754_pow+0x9ee>
 8007efe:	f001 0101 	and.w	r1, r1, #1
 8007f02:	f1c1 0302 	rsb	r3, r1, #2
 8007f06:	9304      	str	r3, [sp, #16]
 8007f08:	4b5c      	ldr	r3, [pc, #368]	; (800807c <__ieee754_pow+0x25c>)
 8007f0a:	4598      	cmp	r8, r3
 8007f0c:	d132      	bne.n	8007f74 <__ieee754_pow+0x154>
 8007f0e:	f1b9 0f00 	cmp.w	r9, #0
 8007f12:	f280 8478 	bge.w	8008806 <__ieee754_pow+0x9e6>
 8007f16:	4959      	ldr	r1, [pc, #356]	; (800807c <__ieee754_pow+0x25c>)
 8007f18:	4632      	mov	r2, r6
 8007f1a:	463b      	mov	r3, r7
 8007f1c:	2000      	movs	r0, #0
 8007f1e:	f7f8 fc9d 	bl	800085c <__aeabi_ddiv>
 8007f22:	e79c      	b.n	8007e5e <__ieee754_pow+0x3e>
 8007f24:	2300      	movs	r3, #0
 8007f26:	9304      	str	r3, [sp, #16]
 8007f28:	2a00      	cmp	r2, #0
 8007f2a:	d13d      	bne.n	8007fa8 <__ieee754_pow+0x188>
 8007f2c:	4b51      	ldr	r3, [pc, #324]	; (8008074 <__ieee754_pow+0x254>)
 8007f2e:	4598      	cmp	r8, r3
 8007f30:	d1ea      	bne.n	8007f08 <__ieee754_pow+0xe8>
 8007f32:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8007f36:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8007f3a:	ea53 030a 	orrs.w	r3, r3, sl
 8007f3e:	f000 845a 	beq.w	80087f6 <__ieee754_pow+0x9d6>
 8007f42:	4b4f      	ldr	r3, [pc, #316]	; (8008080 <__ieee754_pow+0x260>)
 8007f44:	429c      	cmp	r4, r3
 8007f46:	dd08      	ble.n	8007f5a <__ieee754_pow+0x13a>
 8007f48:	f1b9 0f00 	cmp.w	r9, #0
 8007f4c:	f2c0 8457 	blt.w	80087fe <__ieee754_pow+0x9de>
 8007f50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f54:	e783      	b.n	8007e5e <__ieee754_pow+0x3e>
 8007f56:	2302      	movs	r3, #2
 8007f58:	e7e5      	b.n	8007f26 <__ieee754_pow+0x106>
 8007f5a:	f1b9 0f00 	cmp.w	r9, #0
 8007f5e:	f04f 0000 	mov.w	r0, #0
 8007f62:	f04f 0100 	mov.w	r1, #0
 8007f66:	f6bf af7a 	bge.w	8007e5e <__ieee754_pow+0x3e>
 8007f6a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007f6e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007f72:	e774      	b.n	8007e5e <__ieee754_pow+0x3e>
 8007f74:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007f78:	d106      	bne.n	8007f88 <__ieee754_pow+0x168>
 8007f7a:	4632      	mov	r2, r6
 8007f7c:	463b      	mov	r3, r7
 8007f7e:	4630      	mov	r0, r6
 8007f80:	4639      	mov	r1, r7
 8007f82:	f7f8 fb41 	bl	8000608 <__aeabi_dmul>
 8007f86:	e76a      	b.n	8007e5e <__ieee754_pow+0x3e>
 8007f88:	4b3e      	ldr	r3, [pc, #248]	; (8008084 <__ieee754_pow+0x264>)
 8007f8a:	4599      	cmp	r9, r3
 8007f8c:	d10c      	bne.n	8007fa8 <__ieee754_pow+0x188>
 8007f8e:	2d00      	cmp	r5, #0
 8007f90:	db0a      	blt.n	8007fa8 <__ieee754_pow+0x188>
 8007f92:	ec47 6b10 	vmov	d0, r6, r7
 8007f96:	b009      	add	sp, #36	; 0x24
 8007f98:	ecbd 8b06 	vpop	{d8-d10}
 8007f9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa0:	f000 bc6c 	b.w	800887c <__ieee754_sqrt>
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	9304      	str	r3, [sp, #16]
 8007fa8:	ec47 6b10 	vmov	d0, r6, r7
 8007fac:	f000 fd48 	bl	8008a40 <fabs>
 8007fb0:	ec51 0b10 	vmov	r0, r1, d0
 8007fb4:	f1ba 0f00 	cmp.w	sl, #0
 8007fb8:	d129      	bne.n	800800e <__ieee754_pow+0x1ee>
 8007fba:	b124      	cbz	r4, 8007fc6 <__ieee754_pow+0x1a6>
 8007fbc:	4b2f      	ldr	r3, [pc, #188]	; (800807c <__ieee754_pow+0x25c>)
 8007fbe:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d123      	bne.n	800800e <__ieee754_pow+0x1ee>
 8007fc6:	f1b9 0f00 	cmp.w	r9, #0
 8007fca:	da05      	bge.n	8007fd8 <__ieee754_pow+0x1b8>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	460b      	mov	r3, r1
 8007fd0:	2000      	movs	r0, #0
 8007fd2:	492a      	ldr	r1, [pc, #168]	; (800807c <__ieee754_pow+0x25c>)
 8007fd4:	f7f8 fc42 	bl	800085c <__aeabi_ddiv>
 8007fd8:	2d00      	cmp	r5, #0
 8007fda:	f6bf af40 	bge.w	8007e5e <__ieee754_pow+0x3e>
 8007fde:	9b04      	ldr	r3, [sp, #16]
 8007fe0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007fe4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007fe8:	4323      	orrs	r3, r4
 8007fea:	d108      	bne.n	8007ffe <__ieee754_pow+0x1de>
 8007fec:	4602      	mov	r2, r0
 8007fee:	460b      	mov	r3, r1
 8007ff0:	4610      	mov	r0, r2
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	f7f8 f950 	bl	8000298 <__aeabi_dsub>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	460b      	mov	r3, r1
 8007ffc:	e78f      	b.n	8007f1e <__ieee754_pow+0xfe>
 8007ffe:	9b04      	ldr	r3, [sp, #16]
 8008000:	2b01      	cmp	r3, #1
 8008002:	f47f af2c 	bne.w	8007e5e <__ieee754_pow+0x3e>
 8008006:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800800a:	4619      	mov	r1, r3
 800800c:	e727      	b.n	8007e5e <__ieee754_pow+0x3e>
 800800e:	0feb      	lsrs	r3, r5, #31
 8008010:	3b01      	subs	r3, #1
 8008012:	9306      	str	r3, [sp, #24]
 8008014:	9a06      	ldr	r2, [sp, #24]
 8008016:	9b04      	ldr	r3, [sp, #16]
 8008018:	4313      	orrs	r3, r2
 800801a:	d102      	bne.n	8008022 <__ieee754_pow+0x202>
 800801c:	4632      	mov	r2, r6
 800801e:	463b      	mov	r3, r7
 8008020:	e7e6      	b.n	8007ff0 <__ieee754_pow+0x1d0>
 8008022:	4b19      	ldr	r3, [pc, #100]	; (8008088 <__ieee754_pow+0x268>)
 8008024:	4598      	cmp	r8, r3
 8008026:	f340 80fb 	ble.w	8008220 <__ieee754_pow+0x400>
 800802a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800802e:	4598      	cmp	r8, r3
 8008030:	4b13      	ldr	r3, [pc, #76]	; (8008080 <__ieee754_pow+0x260>)
 8008032:	dd0c      	ble.n	800804e <__ieee754_pow+0x22e>
 8008034:	429c      	cmp	r4, r3
 8008036:	dc0f      	bgt.n	8008058 <__ieee754_pow+0x238>
 8008038:	f1b9 0f00 	cmp.w	r9, #0
 800803c:	da0f      	bge.n	800805e <__ieee754_pow+0x23e>
 800803e:	2000      	movs	r0, #0
 8008040:	b009      	add	sp, #36	; 0x24
 8008042:	ecbd 8b06 	vpop	{d8-d10}
 8008046:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800804a:	f000 bcf0 	b.w	8008a2e <__math_oflow>
 800804e:	429c      	cmp	r4, r3
 8008050:	dbf2      	blt.n	8008038 <__ieee754_pow+0x218>
 8008052:	4b0a      	ldr	r3, [pc, #40]	; (800807c <__ieee754_pow+0x25c>)
 8008054:	429c      	cmp	r4, r3
 8008056:	dd19      	ble.n	800808c <__ieee754_pow+0x26c>
 8008058:	f1b9 0f00 	cmp.w	r9, #0
 800805c:	dcef      	bgt.n	800803e <__ieee754_pow+0x21e>
 800805e:	2000      	movs	r0, #0
 8008060:	b009      	add	sp, #36	; 0x24
 8008062:	ecbd 8b06 	vpop	{d8-d10}
 8008066:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800806a:	f000 bcd7 	b.w	8008a1c <__math_uflow>
 800806e:	bf00      	nop
 8008070:	fff00000 	.word	0xfff00000
 8008074:	7ff00000 	.word	0x7ff00000
 8008078:	433fffff 	.word	0x433fffff
 800807c:	3ff00000 	.word	0x3ff00000
 8008080:	3fefffff 	.word	0x3fefffff
 8008084:	3fe00000 	.word	0x3fe00000
 8008088:	41e00000 	.word	0x41e00000
 800808c:	4b60      	ldr	r3, [pc, #384]	; (8008210 <__ieee754_pow+0x3f0>)
 800808e:	2200      	movs	r2, #0
 8008090:	f7f8 f902 	bl	8000298 <__aeabi_dsub>
 8008094:	a354      	add	r3, pc, #336	; (adr r3, 80081e8 <__ieee754_pow+0x3c8>)
 8008096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809a:	4604      	mov	r4, r0
 800809c:	460d      	mov	r5, r1
 800809e:	f7f8 fab3 	bl	8000608 <__aeabi_dmul>
 80080a2:	a353      	add	r3, pc, #332	; (adr r3, 80081f0 <__ieee754_pow+0x3d0>)
 80080a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a8:	4606      	mov	r6, r0
 80080aa:	460f      	mov	r7, r1
 80080ac:	4620      	mov	r0, r4
 80080ae:	4629      	mov	r1, r5
 80080b0:	f7f8 faaa 	bl	8000608 <__aeabi_dmul>
 80080b4:	4b57      	ldr	r3, [pc, #348]	; (8008214 <__ieee754_pow+0x3f4>)
 80080b6:	4682      	mov	sl, r0
 80080b8:	468b      	mov	fp, r1
 80080ba:	2200      	movs	r2, #0
 80080bc:	4620      	mov	r0, r4
 80080be:	4629      	mov	r1, r5
 80080c0:	f7f8 faa2 	bl	8000608 <__aeabi_dmul>
 80080c4:	4602      	mov	r2, r0
 80080c6:	460b      	mov	r3, r1
 80080c8:	a14b      	add	r1, pc, #300	; (adr r1, 80081f8 <__ieee754_pow+0x3d8>)
 80080ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080ce:	f7f8 f8e3 	bl	8000298 <__aeabi_dsub>
 80080d2:	4622      	mov	r2, r4
 80080d4:	462b      	mov	r3, r5
 80080d6:	f7f8 fa97 	bl	8000608 <__aeabi_dmul>
 80080da:	4602      	mov	r2, r0
 80080dc:	460b      	mov	r3, r1
 80080de:	2000      	movs	r0, #0
 80080e0:	494d      	ldr	r1, [pc, #308]	; (8008218 <__ieee754_pow+0x3f8>)
 80080e2:	f7f8 f8d9 	bl	8000298 <__aeabi_dsub>
 80080e6:	4622      	mov	r2, r4
 80080e8:	4680      	mov	r8, r0
 80080ea:	4689      	mov	r9, r1
 80080ec:	462b      	mov	r3, r5
 80080ee:	4620      	mov	r0, r4
 80080f0:	4629      	mov	r1, r5
 80080f2:	f7f8 fa89 	bl	8000608 <__aeabi_dmul>
 80080f6:	4602      	mov	r2, r0
 80080f8:	460b      	mov	r3, r1
 80080fa:	4640      	mov	r0, r8
 80080fc:	4649      	mov	r1, r9
 80080fe:	f7f8 fa83 	bl	8000608 <__aeabi_dmul>
 8008102:	a33f      	add	r3, pc, #252	; (adr r3, 8008200 <__ieee754_pow+0x3e0>)
 8008104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008108:	f7f8 fa7e 	bl	8000608 <__aeabi_dmul>
 800810c:	4602      	mov	r2, r0
 800810e:	460b      	mov	r3, r1
 8008110:	4650      	mov	r0, sl
 8008112:	4659      	mov	r1, fp
 8008114:	f7f8 f8c0 	bl	8000298 <__aeabi_dsub>
 8008118:	4602      	mov	r2, r0
 800811a:	460b      	mov	r3, r1
 800811c:	4680      	mov	r8, r0
 800811e:	4689      	mov	r9, r1
 8008120:	4630      	mov	r0, r6
 8008122:	4639      	mov	r1, r7
 8008124:	f7f8 f8ba 	bl	800029c <__adddf3>
 8008128:	2000      	movs	r0, #0
 800812a:	4632      	mov	r2, r6
 800812c:	463b      	mov	r3, r7
 800812e:	4604      	mov	r4, r0
 8008130:	460d      	mov	r5, r1
 8008132:	f7f8 f8b1 	bl	8000298 <__aeabi_dsub>
 8008136:	4602      	mov	r2, r0
 8008138:	460b      	mov	r3, r1
 800813a:	4640      	mov	r0, r8
 800813c:	4649      	mov	r1, r9
 800813e:	f7f8 f8ab 	bl	8000298 <__aeabi_dsub>
 8008142:	9b04      	ldr	r3, [sp, #16]
 8008144:	9a06      	ldr	r2, [sp, #24]
 8008146:	3b01      	subs	r3, #1
 8008148:	4313      	orrs	r3, r2
 800814a:	4682      	mov	sl, r0
 800814c:	468b      	mov	fp, r1
 800814e:	f040 81e7 	bne.w	8008520 <__ieee754_pow+0x700>
 8008152:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8008208 <__ieee754_pow+0x3e8>
 8008156:	eeb0 8a47 	vmov.f32	s16, s14
 800815a:	eef0 8a67 	vmov.f32	s17, s15
 800815e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008162:	2600      	movs	r6, #0
 8008164:	4632      	mov	r2, r6
 8008166:	463b      	mov	r3, r7
 8008168:	e9dd 0100 	ldrd	r0, r1, [sp]
 800816c:	f7f8 f894 	bl	8000298 <__aeabi_dsub>
 8008170:	4622      	mov	r2, r4
 8008172:	462b      	mov	r3, r5
 8008174:	f7f8 fa48 	bl	8000608 <__aeabi_dmul>
 8008178:	e9dd 2300 	ldrd	r2, r3, [sp]
 800817c:	4680      	mov	r8, r0
 800817e:	4689      	mov	r9, r1
 8008180:	4650      	mov	r0, sl
 8008182:	4659      	mov	r1, fp
 8008184:	f7f8 fa40 	bl	8000608 <__aeabi_dmul>
 8008188:	4602      	mov	r2, r0
 800818a:	460b      	mov	r3, r1
 800818c:	4640      	mov	r0, r8
 800818e:	4649      	mov	r1, r9
 8008190:	f7f8 f884 	bl	800029c <__adddf3>
 8008194:	4632      	mov	r2, r6
 8008196:	463b      	mov	r3, r7
 8008198:	4680      	mov	r8, r0
 800819a:	4689      	mov	r9, r1
 800819c:	4620      	mov	r0, r4
 800819e:	4629      	mov	r1, r5
 80081a0:	f7f8 fa32 	bl	8000608 <__aeabi_dmul>
 80081a4:	460b      	mov	r3, r1
 80081a6:	4604      	mov	r4, r0
 80081a8:	460d      	mov	r5, r1
 80081aa:	4602      	mov	r2, r0
 80081ac:	4649      	mov	r1, r9
 80081ae:	4640      	mov	r0, r8
 80081b0:	f7f8 f874 	bl	800029c <__adddf3>
 80081b4:	4b19      	ldr	r3, [pc, #100]	; (800821c <__ieee754_pow+0x3fc>)
 80081b6:	4299      	cmp	r1, r3
 80081b8:	ec45 4b19 	vmov	d9, r4, r5
 80081bc:	4606      	mov	r6, r0
 80081be:	460f      	mov	r7, r1
 80081c0:	468b      	mov	fp, r1
 80081c2:	f340 82f1 	ble.w	80087a8 <__ieee754_pow+0x988>
 80081c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80081ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80081ce:	4303      	orrs	r3, r0
 80081d0:	f000 81e4 	beq.w	800859c <__ieee754_pow+0x77c>
 80081d4:	ec51 0b18 	vmov	r0, r1, d8
 80081d8:	2200      	movs	r2, #0
 80081da:	2300      	movs	r3, #0
 80081dc:	f7f8 fc86 	bl	8000aec <__aeabi_dcmplt>
 80081e0:	3800      	subs	r0, #0
 80081e2:	bf18      	it	ne
 80081e4:	2001      	movne	r0, #1
 80081e6:	e72b      	b.n	8008040 <__ieee754_pow+0x220>
 80081e8:	60000000 	.word	0x60000000
 80081ec:	3ff71547 	.word	0x3ff71547
 80081f0:	f85ddf44 	.word	0xf85ddf44
 80081f4:	3e54ae0b 	.word	0x3e54ae0b
 80081f8:	55555555 	.word	0x55555555
 80081fc:	3fd55555 	.word	0x3fd55555
 8008200:	652b82fe 	.word	0x652b82fe
 8008204:	3ff71547 	.word	0x3ff71547
 8008208:	00000000 	.word	0x00000000
 800820c:	bff00000 	.word	0xbff00000
 8008210:	3ff00000 	.word	0x3ff00000
 8008214:	3fd00000 	.word	0x3fd00000
 8008218:	3fe00000 	.word	0x3fe00000
 800821c:	408fffff 	.word	0x408fffff
 8008220:	4bd5      	ldr	r3, [pc, #852]	; (8008578 <__ieee754_pow+0x758>)
 8008222:	402b      	ands	r3, r5
 8008224:	2200      	movs	r2, #0
 8008226:	b92b      	cbnz	r3, 8008234 <__ieee754_pow+0x414>
 8008228:	4bd4      	ldr	r3, [pc, #848]	; (800857c <__ieee754_pow+0x75c>)
 800822a:	f7f8 f9ed 	bl	8000608 <__aeabi_dmul>
 800822e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008232:	460c      	mov	r4, r1
 8008234:	1523      	asrs	r3, r4, #20
 8008236:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800823a:	4413      	add	r3, r2
 800823c:	9305      	str	r3, [sp, #20]
 800823e:	4bd0      	ldr	r3, [pc, #832]	; (8008580 <__ieee754_pow+0x760>)
 8008240:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008244:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008248:	429c      	cmp	r4, r3
 800824a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800824e:	dd08      	ble.n	8008262 <__ieee754_pow+0x442>
 8008250:	4bcc      	ldr	r3, [pc, #816]	; (8008584 <__ieee754_pow+0x764>)
 8008252:	429c      	cmp	r4, r3
 8008254:	f340 8162 	ble.w	800851c <__ieee754_pow+0x6fc>
 8008258:	9b05      	ldr	r3, [sp, #20]
 800825a:	3301      	adds	r3, #1
 800825c:	9305      	str	r3, [sp, #20]
 800825e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008262:	2400      	movs	r4, #0
 8008264:	00e3      	lsls	r3, r4, #3
 8008266:	9307      	str	r3, [sp, #28]
 8008268:	4bc7      	ldr	r3, [pc, #796]	; (8008588 <__ieee754_pow+0x768>)
 800826a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800826e:	ed93 7b00 	vldr	d7, [r3]
 8008272:	4629      	mov	r1, r5
 8008274:	ec53 2b17 	vmov	r2, r3, d7
 8008278:	eeb0 9a47 	vmov.f32	s18, s14
 800827c:	eef0 9a67 	vmov.f32	s19, s15
 8008280:	4682      	mov	sl, r0
 8008282:	f7f8 f809 	bl	8000298 <__aeabi_dsub>
 8008286:	4652      	mov	r2, sl
 8008288:	4606      	mov	r6, r0
 800828a:	460f      	mov	r7, r1
 800828c:	462b      	mov	r3, r5
 800828e:	ec51 0b19 	vmov	r0, r1, d9
 8008292:	f7f8 f803 	bl	800029c <__adddf3>
 8008296:	4602      	mov	r2, r0
 8008298:	460b      	mov	r3, r1
 800829a:	2000      	movs	r0, #0
 800829c:	49bb      	ldr	r1, [pc, #748]	; (800858c <__ieee754_pow+0x76c>)
 800829e:	f7f8 fadd 	bl	800085c <__aeabi_ddiv>
 80082a2:	ec41 0b1a 	vmov	d10, r0, r1
 80082a6:	4602      	mov	r2, r0
 80082a8:	460b      	mov	r3, r1
 80082aa:	4630      	mov	r0, r6
 80082ac:	4639      	mov	r1, r7
 80082ae:	f7f8 f9ab 	bl	8000608 <__aeabi_dmul>
 80082b2:	2300      	movs	r3, #0
 80082b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082b8:	9302      	str	r3, [sp, #8]
 80082ba:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80082be:	46ab      	mov	fp, r5
 80082c0:	106d      	asrs	r5, r5, #1
 80082c2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80082c6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80082ca:	ec41 0b18 	vmov	d8, r0, r1
 80082ce:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80082d2:	2200      	movs	r2, #0
 80082d4:	4640      	mov	r0, r8
 80082d6:	4649      	mov	r1, r9
 80082d8:	4614      	mov	r4, r2
 80082da:	461d      	mov	r5, r3
 80082dc:	f7f8 f994 	bl	8000608 <__aeabi_dmul>
 80082e0:	4602      	mov	r2, r0
 80082e2:	460b      	mov	r3, r1
 80082e4:	4630      	mov	r0, r6
 80082e6:	4639      	mov	r1, r7
 80082e8:	f7f7 ffd6 	bl	8000298 <__aeabi_dsub>
 80082ec:	ec53 2b19 	vmov	r2, r3, d9
 80082f0:	4606      	mov	r6, r0
 80082f2:	460f      	mov	r7, r1
 80082f4:	4620      	mov	r0, r4
 80082f6:	4629      	mov	r1, r5
 80082f8:	f7f7 ffce 	bl	8000298 <__aeabi_dsub>
 80082fc:	4602      	mov	r2, r0
 80082fe:	460b      	mov	r3, r1
 8008300:	4650      	mov	r0, sl
 8008302:	4659      	mov	r1, fp
 8008304:	f7f7 ffc8 	bl	8000298 <__aeabi_dsub>
 8008308:	4642      	mov	r2, r8
 800830a:	464b      	mov	r3, r9
 800830c:	f7f8 f97c 	bl	8000608 <__aeabi_dmul>
 8008310:	4602      	mov	r2, r0
 8008312:	460b      	mov	r3, r1
 8008314:	4630      	mov	r0, r6
 8008316:	4639      	mov	r1, r7
 8008318:	f7f7 ffbe 	bl	8000298 <__aeabi_dsub>
 800831c:	ec53 2b1a 	vmov	r2, r3, d10
 8008320:	f7f8 f972 	bl	8000608 <__aeabi_dmul>
 8008324:	ec53 2b18 	vmov	r2, r3, d8
 8008328:	ec41 0b19 	vmov	d9, r0, r1
 800832c:	ec51 0b18 	vmov	r0, r1, d8
 8008330:	f7f8 f96a 	bl	8000608 <__aeabi_dmul>
 8008334:	a37c      	add	r3, pc, #496	; (adr r3, 8008528 <__ieee754_pow+0x708>)
 8008336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833a:	4604      	mov	r4, r0
 800833c:	460d      	mov	r5, r1
 800833e:	f7f8 f963 	bl	8000608 <__aeabi_dmul>
 8008342:	a37b      	add	r3, pc, #492	; (adr r3, 8008530 <__ieee754_pow+0x710>)
 8008344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008348:	f7f7 ffa8 	bl	800029c <__adddf3>
 800834c:	4622      	mov	r2, r4
 800834e:	462b      	mov	r3, r5
 8008350:	f7f8 f95a 	bl	8000608 <__aeabi_dmul>
 8008354:	a378      	add	r3, pc, #480	; (adr r3, 8008538 <__ieee754_pow+0x718>)
 8008356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800835a:	f7f7 ff9f 	bl	800029c <__adddf3>
 800835e:	4622      	mov	r2, r4
 8008360:	462b      	mov	r3, r5
 8008362:	f7f8 f951 	bl	8000608 <__aeabi_dmul>
 8008366:	a376      	add	r3, pc, #472	; (adr r3, 8008540 <__ieee754_pow+0x720>)
 8008368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836c:	f7f7 ff96 	bl	800029c <__adddf3>
 8008370:	4622      	mov	r2, r4
 8008372:	462b      	mov	r3, r5
 8008374:	f7f8 f948 	bl	8000608 <__aeabi_dmul>
 8008378:	a373      	add	r3, pc, #460	; (adr r3, 8008548 <__ieee754_pow+0x728>)
 800837a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837e:	f7f7 ff8d 	bl	800029c <__adddf3>
 8008382:	4622      	mov	r2, r4
 8008384:	462b      	mov	r3, r5
 8008386:	f7f8 f93f 	bl	8000608 <__aeabi_dmul>
 800838a:	a371      	add	r3, pc, #452	; (adr r3, 8008550 <__ieee754_pow+0x730>)
 800838c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008390:	f7f7 ff84 	bl	800029c <__adddf3>
 8008394:	4622      	mov	r2, r4
 8008396:	4606      	mov	r6, r0
 8008398:	460f      	mov	r7, r1
 800839a:	462b      	mov	r3, r5
 800839c:	4620      	mov	r0, r4
 800839e:	4629      	mov	r1, r5
 80083a0:	f7f8 f932 	bl	8000608 <__aeabi_dmul>
 80083a4:	4602      	mov	r2, r0
 80083a6:	460b      	mov	r3, r1
 80083a8:	4630      	mov	r0, r6
 80083aa:	4639      	mov	r1, r7
 80083ac:	f7f8 f92c 	bl	8000608 <__aeabi_dmul>
 80083b0:	4642      	mov	r2, r8
 80083b2:	4604      	mov	r4, r0
 80083b4:	460d      	mov	r5, r1
 80083b6:	464b      	mov	r3, r9
 80083b8:	ec51 0b18 	vmov	r0, r1, d8
 80083bc:	f7f7 ff6e 	bl	800029c <__adddf3>
 80083c0:	ec53 2b19 	vmov	r2, r3, d9
 80083c4:	f7f8 f920 	bl	8000608 <__aeabi_dmul>
 80083c8:	4622      	mov	r2, r4
 80083ca:	462b      	mov	r3, r5
 80083cc:	f7f7 ff66 	bl	800029c <__adddf3>
 80083d0:	4642      	mov	r2, r8
 80083d2:	4682      	mov	sl, r0
 80083d4:	468b      	mov	fp, r1
 80083d6:	464b      	mov	r3, r9
 80083d8:	4640      	mov	r0, r8
 80083da:	4649      	mov	r1, r9
 80083dc:	f7f8 f914 	bl	8000608 <__aeabi_dmul>
 80083e0:	4b6b      	ldr	r3, [pc, #428]	; (8008590 <__ieee754_pow+0x770>)
 80083e2:	2200      	movs	r2, #0
 80083e4:	4606      	mov	r6, r0
 80083e6:	460f      	mov	r7, r1
 80083e8:	f7f7 ff58 	bl	800029c <__adddf3>
 80083ec:	4652      	mov	r2, sl
 80083ee:	465b      	mov	r3, fp
 80083f0:	f7f7 ff54 	bl	800029c <__adddf3>
 80083f4:	2000      	movs	r0, #0
 80083f6:	4604      	mov	r4, r0
 80083f8:	460d      	mov	r5, r1
 80083fa:	4602      	mov	r2, r0
 80083fc:	460b      	mov	r3, r1
 80083fe:	4640      	mov	r0, r8
 8008400:	4649      	mov	r1, r9
 8008402:	f7f8 f901 	bl	8000608 <__aeabi_dmul>
 8008406:	4b62      	ldr	r3, [pc, #392]	; (8008590 <__ieee754_pow+0x770>)
 8008408:	4680      	mov	r8, r0
 800840a:	4689      	mov	r9, r1
 800840c:	2200      	movs	r2, #0
 800840e:	4620      	mov	r0, r4
 8008410:	4629      	mov	r1, r5
 8008412:	f7f7 ff41 	bl	8000298 <__aeabi_dsub>
 8008416:	4632      	mov	r2, r6
 8008418:	463b      	mov	r3, r7
 800841a:	f7f7 ff3d 	bl	8000298 <__aeabi_dsub>
 800841e:	4602      	mov	r2, r0
 8008420:	460b      	mov	r3, r1
 8008422:	4650      	mov	r0, sl
 8008424:	4659      	mov	r1, fp
 8008426:	f7f7 ff37 	bl	8000298 <__aeabi_dsub>
 800842a:	ec53 2b18 	vmov	r2, r3, d8
 800842e:	f7f8 f8eb 	bl	8000608 <__aeabi_dmul>
 8008432:	4622      	mov	r2, r4
 8008434:	4606      	mov	r6, r0
 8008436:	460f      	mov	r7, r1
 8008438:	462b      	mov	r3, r5
 800843a:	ec51 0b19 	vmov	r0, r1, d9
 800843e:	f7f8 f8e3 	bl	8000608 <__aeabi_dmul>
 8008442:	4602      	mov	r2, r0
 8008444:	460b      	mov	r3, r1
 8008446:	4630      	mov	r0, r6
 8008448:	4639      	mov	r1, r7
 800844a:	f7f7 ff27 	bl	800029c <__adddf3>
 800844e:	4606      	mov	r6, r0
 8008450:	460f      	mov	r7, r1
 8008452:	4602      	mov	r2, r0
 8008454:	460b      	mov	r3, r1
 8008456:	4640      	mov	r0, r8
 8008458:	4649      	mov	r1, r9
 800845a:	f7f7 ff1f 	bl	800029c <__adddf3>
 800845e:	a33e      	add	r3, pc, #248	; (adr r3, 8008558 <__ieee754_pow+0x738>)
 8008460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008464:	2000      	movs	r0, #0
 8008466:	4604      	mov	r4, r0
 8008468:	460d      	mov	r5, r1
 800846a:	f7f8 f8cd 	bl	8000608 <__aeabi_dmul>
 800846e:	4642      	mov	r2, r8
 8008470:	ec41 0b18 	vmov	d8, r0, r1
 8008474:	464b      	mov	r3, r9
 8008476:	4620      	mov	r0, r4
 8008478:	4629      	mov	r1, r5
 800847a:	f7f7 ff0d 	bl	8000298 <__aeabi_dsub>
 800847e:	4602      	mov	r2, r0
 8008480:	460b      	mov	r3, r1
 8008482:	4630      	mov	r0, r6
 8008484:	4639      	mov	r1, r7
 8008486:	f7f7 ff07 	bl	8000298 <__aeabi_dsub>
 800848a:	a335      	add	r3, pc, #212	; (adr r3, 8008560 <__ieee754_pow+0x740>)
 800848c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008490:	f7f8 f8ba 	bl	8000608 <__aeabi_dmul>
 8008494:	a334      	add	r3, pc, #208	; (adr r3, 8008568 <__ieee754_pow+0x748>)
 8008496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849a:	4606      	mov	r6, r0
 800849c:	460f      	mov	r7, r1
 800849e:	4620      	mov	r0, r4
 80084a0:	4629      	mov	r1, r5
 80084a2:	f7f8 f8b1 	bl	8000608 <__aeabi_dmul>
 80084a6:	4602      	mov	r2, r0
 80084a8:	460b      	mov	r3, r1
 80084aa:	4630      	mov	r0, r6
 80084ac:	4639      	mov	r1, r7
 80084ae:	f7f7 fef5 	bl	800029c <__adddf3>
 80084b2:	9a07      	ldr	r2, [sp, #28]
 80084b4:	4b37      	ldr	r3, [pc, #220]	; (8008594 <__ieee754_pow+0x774>)
 80084b6:	4413      	add	r3, r2
 80084b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084bc:	f7f7 feee 	bl	800029c <__adddf3>
 80084c0:	4682      	mov	sl, r0
 80084c2:	9805      	ldr	r0, [sp, #20]
 80084c4:	468b      	mov	fp, r1
 80084c6:	f7f8 f835 	bl	8000534 <__aeabi_i2d>
 80084ca:	9a07      	ldr	r2, [sp, #28]
 80084cc:	4b32      	ldr	r3, [pc, #200]	; (8008598 <__ieee754_pow+0x778>)
 80084ce:	4413      	add	r3, r2
 80084d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80084d4:	4606      	mov	r6, r0
 80084d6:	460f      	mov	r7, r1
 80084d8:	4652      	mov	r2, sl
 80084da:	465b      	mov	r3, fp
 80084dc:	ec51 0b18 	vmov	r0, r1, d8
 80084e0:	f7f7 fedc 	bl	800029c <__adddf3>
 80084e4:	4642      	mov	r2, r8
 80084e6:	464b      	mov	r3, r9
 80084e8:	f7f7 fed8 	bl	800029c <__adddf3>
 80084ec:	4632      	mov	r2, r6
 80084ee:	463b      	mov	r3, r7
 80084f0:	f7f7 fed4 	bl	800029c <__adddf3>
 80084f4:	2000      	movs	r0, #0
 80084f6:	4632      	mov	r2, r6
 80084f8:	463b      	mov	r3, r7
 80084fa:	4604      	mov	r4, r0
 80084fc:	460d      	mov	r5, r1
 80084fe:	f7f7 fecb 	bl	8000298 <__aeabi_dsub>
 8008502:	4642      	mov	r2, r8
 8008504:	464b      	mov	r3, r9
 8008506:	f7f7 fec7 	bl	8000298 <__aeabi_dsub>
 800850a:	ec53 2b18 	vmov	r2, r3, d8
 800850e:	f7f7 fec3 	bl	8000298 <__aeabi_dsub>
 8008512:	4602      	mov	r2, r0
 8008514:	460b      	mov	r3, r1
 8008516:	4650      	mov	r0, sl
 8008518:	4659      	mov	r1, fp
 800851a:	e610      	b.n	800813e <__ieee754_pow+0x31e>
 800851c:	2401      	movs	r4, #1
 800851e:	e6a1      	b.n	8008264 <__ieee754_pow+0x444>
 8008520:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008570 <__ieee754_pow+0x750>
 8008524:	e617      	b.n	8008156 <__ieee754_pow+0x336>
 8008526:	bf00      	nop
 8008528:	4a454eef 	.word	0x4a454eef
 800852c:	3fca7e28 	.word	0x3fca7e28
 8008530:	93c9db65 	.word	0x93c9db65
 8008534:	3fcd864a 	.word	0x3fcd864a
 8008538:	a91d4101 	.word	0xa91d4101
 800853c:	3fd17460 	.word	0x3fd17460
 8008540:	518f264d 	.word	0x518f264d
 8008544:	3fd55555 	.word	0x3fd55555
 8008548:	db6fabff 	.word	0xdb6fabff
 800854c:	3fdb6db6 	.word	0x3fdb6db6
 8008550:	33333303 	.word	0x33333303
 8008554:	3fe33333 	.word	0x3fe33333
 8008558:	e0000000 	.word	0xe0000000
 800855c:	3feec709 	.word	0x3feec709
 8008560:	dc3a03fd 	.word	0xdc3a03fd
 8008564:	3feec709 	.word	0x3feec709
 8008568:	145b01f5 	.word	0x145b01f5
 800856c:	be3e2fe0 	.word	0xbe3e2fe0
 8008570:	00000000 	.word	0x00000000
 8008574:	3ff00000 	.word	0x3ff00000
 8008578:	7ff00000 	.word	0x7ff00000
 800857c:	43400000 	.word	0x43400000
 8008580:	0003988e 	.word	0x0003988e
 8008584:	000bb679 	.word	0x000bb679
 8008588:	08008f90 	.word	0x08008f90
 800858c:	3ff00000 	.word	0x3ff00000
 8008590:	40080000 	.word	0x40080000
 8008594:	08008fb0 	.word	0x08008fb0
 8008598:	08008fa0 	.word	0x08008fa0
 800859c:	a3b5      	add	r3, pc, #724	; (adr r3, 8008874 <__ieee754_pow+0xa54>)
 800859e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a2:	4640      	mov	r0, r8
 80085a4:	4649      	mov	r1, r9
 80085a6:	f7f7 fe79 	bl	800029c <__adddf3>
 80085aa:	4622      	mov	r2, r4
 80085ac:	ec41 0b1a 	vmov	d10, r0, r1
 80085b0:	462b      	mov	r3, r5
 80085b2:	4630      	mov	r0, r6
 80085b4:	4639      	mov	r1, r7
 80085b6:	f7f7 fe6f 	bl	8000298 <__aeabi_dsub>
 80085ba:	4602      	mov	r2, r0
 80085bc:	460b      	mov	r3, r1
 80085be:	ec51 0b1a 	vmov	r0, r1, d10
 80085c2:	f7f8 fab1 	bl	8000b28 <__aeabi_dcmpgt>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	f47f ae04 	bne.w	80081d4 <__ieee754_pow+0x3b4>
 80085cc:	4aa4      	ldr	r2, [pc, #656]	; (8008860 <__ieee754_pow+0xa40>)
 80085ce:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80085d2:	4293      	cmp	r3, r2
 80085d4:	f340 8108 	ble.w	80087e8 <__ieee754_pow+0x9c8>
 80085d8:	151b      	asrs	r3, r3, #20
 80085da:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80085de:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80085e2:	fa4a f303 	asr.w	r3, sl, r3
 80085e6:	445b      	add	r3, fp
 80085e8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80085ec:	4e9d      	ldr	r6, [pc, #628]	; (8008864 <__ieee754_pow+0xa44>)
 80085ee:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80085f2:	4116      	asrs	r6, r2
 80085f4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80085f8:	2000      	movs	r0, #0
 80085fa:	ea23 0106 	bic.w	r1, r3, r6
 80085fe:	f1c2 0214 	rsb	r2, r2, #20
 8008602:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008606:	fa4a fa02 	asr.w	sl, sl, r2
 800860a:	f1bb 0f00 	cmp.w	fp, #0
 800860e:	4602      	mov	r2, r0
 8008610:	460b      	mov	r3, r1
 8008612:	4620      	mov	r0, r4
 8008614:	4629      	mov	r1, r5
 8008616:	bfb8      	it	lt
 8008618:	f1ca 0a00 	rsblt	sl, sl, #0
 800861c:	f7f7 fe3c 	bl	8000298 <__aeabi_dsub>
 8008620:	ec41 0b19 	vmov	d9, r0, r1
 8008624:	4642      	mov	r2, r8
 8008626:	464b      	mov	r3, r9
 8008628:	ec51 0b19 	vmov	r0, r1, d9
 800862c:	f7f7 fe36 	bl	800029c <__adddf3>
 8008630:	a37b      	add	r3, pc, #492	; (adr r3, 8008820 <__ieee754_pow+0xa00>)
 8008632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008636:	2000      	movs	r0, #0
 8008638:	4604      	mov	r4, r0
 800863a:	460d      	mov	r5, r1
 800863c:	f7f7 ffe4 	bl	8000608 <__aeabi_dmul>
 8008640:	ec53 2b19 	vmov	r2, r3, d9
 8008644:	4606      	mov	r6, r0
 8008646:	460f      	mov	r7, r1
 8008648:	4620      	mov	r0, r4
 800864a:	4629      	mov	r1, r5
 800864c:	f7f7 fe24 	bl	8000298 <__aeabi_dsub>
 8008650:	4602      	mov	r2, r0
 8008652:	460b      	mov	r3, r1
 8008654:	4640      	mov	r0, r8
 8008656:	4649      	mov	r1, r9
 8008658:	f7f7 fe1e 	bl	8000298 <__aeabi_dsub>
 800865c:	a372      	add	r3, pc, #456	; (adr r3, 8008828 <__ieee754_pow+0xa08>)
 800865e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008662:	f7f7 ffd1 	bl	8000608 <__aeabi_dmul>
 8008666:	a372      	add	r3, pc, #456	; (adr r3, 8008830 <__ieee754_pow+0xa10>)
 8008668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866c:	4680      	mov	r8, r0
 800866e:	4689      	mov	r9, r1
 8008670:	4620      	mov	r0, r4
 8008672:	4629      	mov	r1, r5
 8008674:	f7f7 ffc8 	bl	8000608 <__aeabi_dmul>
 8008678:	4602      	mov	r2, r0
 800867a:	460b      	mov	r3, r1
 800867c:	4640      	mov	r0, r8
 800867e:	4649      	mov	r1, r9
 8008680:	f7f7 fe0c 	bl	800029c <__adddf3>
 8008684:	4604      	mov	r4, r0
 8008686:	460d      	mov	r5, r1
 8008688:	4602      	mov	r2, r0
 800868a:	460b      	mov	r3, r1
 800868c:	4630      	mov	r0, r6
 800868e:	4639      	mov	r1, r7
 8008690:	f7f7 fe04 	bl	800029c <__adddf3>
 8008694:	4632      	mov	r2, r6
 8008696:	463b      	mov	r3, r7
 8008698:	4680      	mov	r8, r0
 800869a:	4689      	mov	r9, r1
 800869c:	f7f7 fdfc 	bl	8000298 <__aeabi_dsub>
 80086a0:	4602      	mov	r2, r0
 80086a2:	460b      	mov	r3, r1
 80086a4:	4620      	mov	r0, r4
 80086a6:	4629      	mov	r1, r5
 80086a8:	f7f7 fdf6 	bl	8000298 <__aeabi_dsub>
 80086ac:	4642      	mov	r2, r8
 80086ae:	4606      	mov	r6, r0
 80086b0:	460f      	mov	r7, r1
 80086b2:	464b      	mov	r3, r9
 80086b4:	4640      	mov	r0, r8
 80086b6:	4649      	mov	r1, r9
 80086b8:	f7f7 ffa6 	bl	8000608 <__aeabi_dmul>
 80086bc:	a35e      	add	r3, pc, #376	; (adr r3, 8008838 <__ieee754_pow+0xa18>)
 80086be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c2:	4604      	mov	r4, r0
 80086c4:	460d      	mov	r5, r1
 80086c6:	f7f7 ff9f 	bl	8000608 <__aeabi_dmul>
 80086ca:	a35d      	add	r3, pc, #372	; (adr r3, 8008840 <__ieee754_pow+0xa20>)
 80086cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d0:	f7f7 fde2 	bl	8000298 <__aeabi_dsub>
 80086d4:	4622      	mov	r2, r4
 80086d6:	462b      	mov	r3, r5
 80086d8:	f7f7 ff96 	bl	8000608 <__aeabi_dmul>
 80086dc:	a35a      	add	r3, pc, #360	; (adr r3, 8008848 <__ieee754_pow+0xa28>)
 80086de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e2:	f7f7 fddb 	bl	800029c <__adddf3>
 80086e6:	4622      	mov	r2, r4
 80086e8:	462b      	mov	r3, r5
 80086ea:	f7f7 ff8d 	bl	8000608 <__aeabi_dmul>
 80086ee:	a358      	add	r3, pc, #352	; (adr r3, 8008850 <__ieee754_pow+0xa30>)
 80086f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f4:	f7f7 fdd0 	bl	8000298 <__aeabi_dsub>
 80086f8:	4622      	mov	r2, r4
 80086fa:	462b      	mov	r3, r5
 80086fc:	f7f7 ff84 	bl	8000608 <__aeabi_dmul>
 8008700:	a355      	add	r3, pc, #340	; (adr r3, 8008858 <__ieee754_pow+0xa38>)
 8008702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008706:	f7f7 fdc9 	bl	800029c <__adddf3>
 800870a:	4622      	mov	r2, r4
 800870c:	462b      	mov	r3, r5
 800870e:	f7f7 ff7b 	bl	8000608 <__aeabi_dmul>
 8008712:	4602      	mov	r2, r0
 8008714:	460b      	mov	r3, r1
 8008716:	4640      	mov	r0, r8
 8008718:	4649      	mov	r1, r9
 800871a:	f7f7 fdbd 	bl	8000298 <__aeabi_dsub>
 800871e:	4604      	mov	r4, r0
 8008720:	460d      	mov	r5, r1
 8008722:	4602      	mov	r2, r0
 8008724:	460b      	mov	r3, r1
 8008726:	4640      	mov	r0, r8
 8008728:	4649      	mov	r1, r9
 800872a:	f7f7 ff6d 	bl	8000608 <__aeabi_dmul>
 800872e:	2200      	movs	r2, #0
 8008730:	ec41 0b19 	vmov	d9, r0, r1
 8008734:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008738:	4620      	mov	r0, r4
 800873a:	4629      	mov	r1, r5
 800873c:	f7f7 fdac 	bl	8000298 <__aeabi_dsub>
 8008740:	4602      	mov	r2, r0
 8008742:	460b      	mov	r3, r1
 8008744:	ec51 0b19 	vmov	r0, r1, d9
 8008748:	f7f8 f888 	bl	800085c <__aeabi_ddiv>
 800874c:	4632      	mov	r2, r6
 800874e:	4604      	mov	r4, r0
 8008750:	460d      	mov	r5, r1
 8008752:	463b      	mov	r3, r7
 8008754:	4640      	mov	r0, r8
 8008756:	4649      	mov	r1, r9
 8008758:	f7f7 ff56 	bl	8000608 <__aeabi_dmul>
 800875c:	4632      	mov	r2, r6
 800875e:	463b      	mov	r3, r7
 8008760:	f7f7 fd9c 	bl	800029c <__adddf3>
 8008764:	4602      	mov	r2, r0
 8008766:	460b      	mov	r3, r1
 8008768:	4620      	mov	r0, r4
 800876a:	4629      	mov	r1, r5
 800876c:	f7f7 fd94 	bl	8000298 <__aeabi_dsub>
 8008770:	4642      	mov	r2, r8
 8008772:	464b      	mov	r3, r9
 8008774:	f7f7 fd90 	bl	8000298 <__aeabi_dsub>
 8008778:	460b      	mov	r3, r1
 800877a:	4602      	mov	r2, r0
 800877c:	493a      	ldr	r1, [pc, #232]	; (8008868 <__ieee754_pow+0xa48>)
 800877e:	2000      	movs	r0, #0
 8008780:	f7f7 fd8a 	bl	8000298 <__aeabi_dsub>
 8008784:	ec41 0b10 	vmov	d0, r0, r1
 8008788:	ee10 3a90 	vmov	r3, s1
 800878c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008790:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008794:	da2b      	bge.n	80087ee <__ieee754_pow+0x9ce>
 8008796:	4650      	mov	r0, sl
 8008798:	f000 f966 	bl	8008a68 <scalbn>
 800879c:	ec51 0b10 	vmov	r0, r1, d0
 80087a0:	ec53 2b18 	vmov	r2, r3, d8
 80087a4:	f7ff bbed 	b.w	8007f82 <__ieee754_pow+0x162>
 80087a8:	4b30      	ldr	r3, [pc, #192]	; (800886c <__ieee754_pow+0xa4c>)
 80087aa:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80087ae:	429e      	cmp	r6, r3
 80087b0:	f77f af0c 	ble.w	80085cc <__ieee754_pow+0x7ac>
 80087b4:	4b2e      	ldr	r3, [pc, #184]	; (8008870 <__ieee754_pow+0xa50>)
 80087b6:	440b      	add	r3, r1
 80087b8:	4303      	orrs	r3, r0
 80087ba:	d009      	beq.n	80087d0 <__ieee754_pow+0x9b0>
 80087bc:	ec51 0b18 	vmov	r0, r1, d8
 80087c0:	2200      	movs	r2, #0
 80087c2:	2300      	movs	r3, #0
 80087c4:	f7f8 f992 	bl	8000aec <__aeabi_dcmplt>
 80087c8:	3800      	subs	r0, #0
 80087ca:	bf18      	it	ne
 80087cc:	2001      	movne	r0, #1
 80087ce:	e447      	b.n	8008060 <__ieee754_pow+0x240>
 80087d0:	4622      	mov	r2, r4
 80087d2:	462b      	mov	r3, r5
 80087d4:	f7f7 fd60 	bl	8000298 <__aeabi_dsub>
 80087d8:	4642      	mov	r2, r8
 80087da:	464b      	mov	r3, r9
 80087dc:	f7f8 f99a 	bl	8000b14 <__aeabi_dcmpge>
 80087e0:	2800      	cmp	r0, #0
 80087e2:	f43f aef3 	beq.w	80085cc <__ieee754_pow+0x7ac>
 80087e6:	e7e9      	b.n	80087bc <__ieee754_pow+0x99c>
 80087e8:	f04f 0a00 	mov.w	sl, #0
 80087ec:	e71a      	b.n	8008624 <__ieee754_pow+0x804>
 80087ee:	ec51 0b10 	vmov	r0, r1, d0
 80087f2:	4619      	mov	r1, r3
 80087f4:	e7d4      	b.n	80087a0 <__ieee754_pow+0x980>
 80087f6:	491c      	ldr	r1, [pc, #112]	; (8008868 <__ieee754_pow+0xa48>)
 80087f8:	2000      	movs	r0, #0
 80087fa:	f7ff bb30 	b.w	8007e5e <__ieee754_pow+0x3e>
 80087fe:	2000      	movs	r0, #0
 8008800:	2100      	movs	r1, #0
 8008802:	f7ff bb2c 	b.w	8007e5e <__ieee754_pow+0x3e>
 8008806:	4630      	mov	r0, r6
 8008808:	4639      	mov	r1, r7
 800880a:	f7ff bb28 	b.w	8007e5e <__ieee754_pow+0x3e>
 800880e:	9204      	str	r2, [sp, #16]
 8008810:	f7ff bb7a 	b.w	8007f08 <__ieee754_pow+0xe8>
 8008814:	2300      	movs	r3, #0
 8008816:	f7ff bb64 	b.w	8007ee2 <__ieee754_pow+0xc2>
 800881a:	bf00      	nop
 800881c:	f3af 8000 	nop.w
 8008820:	00000000 	.word	0x00000000
 8008824:	3fe62e43 	.word	0x3fe62e43
 8008828:	fefa39ef 	.word	0xfefa39ef
 800882c:	3fe62e42 	.word	0x3fe62e42
 8008830:	0ca86c39 	.word	0x0ca86c39
 8008834:	be205c61 	.word	0xbe205c61
 8008838:	72bea4d0 	.word	0x72bea4d0
 800883c:	3e663769 	.word	0x3e663769
 8008840:	c5d26bf1 	.word	0xc5d26bf1
 8008844:	3ebbbd41 	.word	0x3ebbbd41
 8008848:	af25de2c 	.word	0xaf25de2c
 800884c:	3f11566a 	.word	0x3f11566a
 8008850:	16bebd93 	.word	0x16bebd93
 8008854:	3f66c16c 	.word	0x3f66c16c
 8008858:	5555553e 	.word	0x5555553e
 800885c:	3fc55555 	.word	0x3fc55555
 8008860:	3fe00000 	.word	0x3fe00000
 8008864:	000fffff 	.word	0x000fffff
 8008868:	3ff00000 	.word	0x3ff00000
 800886c:	4090cbff 	.word	0x4090cbff
 8008870:	3f6f3400 	.word	0x3f6f3400
 8008874:	652b82fe 	.word	0x652b82fe
 8008878:	3c971547 	.word	0x3c971547

0800887c <__ieee754_sqrt>:
 800887c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008880:	ec55 4b10 	vmov	r4, r5, d0
 8008884:	4e55      	ldr	r6, [pc, #340]	; (80089dc <__ieee754_sqrt+0x160>)
 8008886:	43ae      	bics	r6, r5
 8008888:	ee10 0a10 	vmov	r0, s0
 800888c:	ee10 3a10 	vmov	r3, s0
 8008890:	462a      	mov	r2, r5
 8008892:	4629      	mov	r1, r5
 8008894:	d110      	bne.n	80088b8 <__ieee754_sqrt+0x3c>
 8008896:	ee10 2a10 	vmov	r2, s0
 800889a:	462b      	mov	r3, r5
 800889c:	f7f7 feb4 	bl	8000608 <__aeabi_dmul>
 80088a0:	4602      	mov	r2, r0
 80088a2:	460b      	mov	r3, r1
 80088a4:	4620      	mov	r0, r4
 80088a6:	4629      	mov	r1, r5
 80088a8:	f7f7 fcf8 	bl	800029c <__adddf3>
 80088ac:	4604      	mov	r4, r0
 80088ae:	460d      	mov	r5, r1
 80088b0:	ec45 4b10 	vmov	d0, r4, r5
 80088b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088b8:	2d00      	cmp	r5, #0
 80088ba:	dc10      	bgt.n	80088de <__ieee754_sqrt+0x62>
 80088bc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80088c0:	4330      	orrs	r0, r6
 80088c2:	d0f5      	beq.n	80088b0 <__ieee754_sqrt+0x34>
 80088c4:	b15d      	cbz	r5, 80088de <__ieee754_sqrt+0x62>
 80088c6:	ee10 2a10 	vmov	r2, s0
 80088ca:	462b      	mov	r3, r5
 80088cc:	ee10 0a10 	vmov	r0, s0
 80088d0:	f7f7 fce2 	bl	8000298 <__aeabi_dsub>
 80088d4:	4602      	mov	r2, r0
 80088d6:	460b      	mov	r3, r1
 80088d8:	f7f7 ffc0 	bl	800085c <__aeabi_ddiv>
 80088dc:	e7e6      	b.n	80088ac <__ieee754_sqrt+0x30>
 80088de:	1512      	asrs	r2, r2, #20
 80088e0:	d074      	beq.n	80089cc <__ieee754_sqrt+0x150>
 80088e2:	07d4      	lsls	r4, r2, #31
 80088e4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80088e8:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80088ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80088f0:	bf5e      	ittt	pl
 80088f2:	0fda      	lsrpl	r2, r3, #31
 80088f4:	005b      	lslpl	r3, r3, #1
 80088f6:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80088fa:	2400      	movs	r4, #0
 80088fc:	0fda      	lsrs	r2, r3, #31
 80088fe:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8008902:	107f      	asrs	r7, r7, #1
 8008904:	005b      	lsls	r3, r3, #1
 8008906:	2516      	movs	r5, #22
 8008908:	4620      	mov	r0, r4
 800890a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800890e:	1886      	adds	r6, r0, r2
 8008910:	428e      	cmp	r6, r1
 8008912:	bfde      	ittt	le
 8008914:	1b89      	suble	r1, r1, r6
 8008916:	18b0      	addle	r0, r6, r2
 8008918:	18a4      	addle	r4, r4, r2
 800891a:	0049      	lsls	r1, r1, #1
 800891c:	3d01      	subs	r5, #1
 800891e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8008922:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8008926:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800892a:	d1f0      	bne.n	800890e <__ieee754_sqrt+0x92>
 800892c:	462a      	mov	r2, r5
 800892e:	f04f 0e20 	mov.w	lr, #32
 8008932:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008936:	4281      	cmp	r1, r0
 8008938:	eb06 0c05 	add.w	ip, r6, r5
 800893c:	dc02      	bgt.n	8008944 <__ieee754_sqrt+0xc8>
 800893e:	d113      	bne.n	8008968 <__ieee754_sqrt+0xec>
 8008940:	459c      	cmp	ip, r3
 8008942:	d811      	bhi.n	8008968 <__ieee754_sqrt+0xec>
 8008944:	f1bc 0f00 	cmp.w	ip, #0
 8008948:	eb0c 0506 	add.w	r5, ip, r6
 800894c:	da43      	bge.n	80089d6 <__ieee754_sqrt+0x15a>
 800894e:	2d00      	cmp	r5, #0
 8008950:	db41      	blt.n	80089d6 <__ieee754_sqrt+0x15a>
 8008952:	f100 0801 	add.w	r8, r0, #1
 8008956:	1a09      	subs	r1, r1, r0
 8008958:	459c      	cmp	ip, r3
 800895a:	bf88      	it	hi
 800895c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8008960:	eba3 030c 	sub.w	r3, r3, ip
 8008964:	4432      	add	r2, r6
 8008966:	4640      	mov	r0, r8
 8008968:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800896c:	f1be 0e01 	subs.w	lr, lr, #1
 8008970:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8008974:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008978:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800897c:	d1db      	bne.n	8008936 <__ieee754_sqrt+0xba>
 800897e:	430b      	orrs	r3, r1
 8008980:	d006      	beq.n	8008990 <__ieee754_sqrt+0x114>
 8008982:	1c50      	adds	r0, r2, #1
 8008984:	bf13      	iteet	ne
 8008986:	3201      	addne	r2, #1
 8008988:	3401      	addeq	r4, #1
 800898a:	4672      	moveq	r2, lr
 800898c:	f022 0201 	bicne.w	r2, r2, #1
 8008990:	1063      	asrs	r3, r4, #1
 8008992:	0852      	lsrs	r2, r2, #1
 8008994:	07e1      	lsls	r1, r4, #31
 8008996:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800899a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800899e:	bf48      	it	mi
 80089a0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80089a4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80089a8:	4614      	mov	r4, r2
 80089aa:	e781      	b.n	80088b0 <__ieee754_sqrt+0x34>
 80089ac:	0ad9      	lsrs	r1, r3, #11
 80089ae:	3815      	subs	r0, #21
 80089b0:	055b      	lsls	r3, r3, #21
 80089b2:	2900      	cmp	r1, #0
 80089b4:	d0fa      	beq.n	80089ac <__ieee754_sqrt+0x130>
 80089b6:	02cd      	lsls	r5, r1, #11
 80089b8:	d50a      	bpl.n	80089d0 <__ieee754_sqrt+0x154>
 80089ba:	f1c2 0420 	rsb	r4, r2, #32
 80089be:	fa23 f404 	lsr.w	r4, r3, r4
 80089c2:	1e55      	subs	r5, r2, #1
 80089c4:	4093      	lsls	r3, r2
 80089c6:	4321      	orrs	r1, r4
 80089c8:	1b42      	subs	r2, r0, r5
 80089ca:	e78a      	b.n	80088e2 <__ieee754_sqrt+0x66>
 80089cc:	4610      	mov	r0, r2
 80089ce:	e7f0      	b.n	80089b2 <__ieee754_sqrt+0x136>
 80089d0:	0049      	lsls	r1, r1, #1
 80089d2:	3201      	adds	r2, #1
 80089d4:	e7ef      	b.n	80089b6 <__ieee754_sqrt+0x13a>
 80089d6:	4680      	mov	r8, r0
 80089d8:	e7bd      	b.n	8008956 <__ieee754_sqrt+0xda>
 80089da:	bf00      	nop
 80089dc:	7ff00000 	.word	0x7ff00000

080089e0 <with_errno>:
 80089e0:	b570      	push	{r4, r5, r6, lr}
 80089e2:	4604      	mov	r4, r0
 80089e4:	460d      	mov	r5, r1
 80089e6:	4616      	mov	r6, r2
 80089e8:	f7fc fc62 	bl	80052b0 <__errno>
 80089ec:	4629      	mov	r1, r5
 80089ee:	6006      	str	r6, [r0, #0]
 80089f0:	4620      	mov	r0, r4
 80089f2:	bd70      	pop	{r4, r5, r6, pc}

080089f4 <xflow>:
 80089f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80089f6:	4614      	mov	r4, r2
 80089f8:	461d      	mov	r5, r3
 80089fa:	b108      	cbz	r0, 8008a00 <xflow+0xc>
 80089fc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008a00:	e9cd 2300 	strd	r2, r3, [sp]
 8008a04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a08:	4620      	mov	r0, r4
 8008a0a:	4629      	mov	r1, r5
 8008a0c:	f7f7 fdfc 	bl	8000608 <__aeabi_dmul>
 8008a10:	2222      	movs	r2, #34	; 0x22
 8008a12:	b003      	add	sp, #12
 8008a14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a18:	f7ff bfe2 	b.w	80089e0 <with_errno>

08008a1c <__math_uflow>:
 8008a1c:	b508      	push	{r3, lr}
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008a24:	f7ff ffe6 	bl	80089f4 <xflow>
 8008a28:	ec41 0b10 	vmov	d0, r0, r1
 8008a2c:	bd08      	pop	{r3, pc}

08008a2e <__math_oflow>:
 8008a2e:	b508      	push	{r3, lr}
 8008a30:	2200      	movs	r2, #0
 8008a32:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8008a36:	f7ff ffdd 	bl	80089f4 <xflow>
 8008a3a:	ec41 0b10 	vmov	d0, r0, r1
 8008a3e:	bd08      	pop	{r3, pc}

08008a40 <fabs>:
 8008a40:	ec51 0b10 	vmov	r0, r1, d0
 8008a44:	ee10 2a10 	vmov	r2, s0
 8008a48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008a4c:	ec43 2b10 	vmov	d0, r2, r3
 8008a50:	4770      	bx	lr

08008a52 <finite>:
 8008a52:	b082      	sub	sp, #8
 8008a54:	ed8d 0b00 	vstr	d0, [sp]
 8008a58:	9801      	ldr	r0, [sp, #4]
 8008a5a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008a5e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008a62:	0fc0      	lsrs	r0, r0, #31
 8008a64:	b002      	add	sp, #8
 8008a66:	4770      	bx	lr

08008a68 <scalbn>:
 8008a68:	b570      	push	{r4, r5, r6, lr}
 8008a6a:	ec55 4b10 	vmov	r4, r5, d0
 8008a6e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008a72:	4606      	mov	r6, r0
 8008a74:	462b      	mov	r3, r5
 8008a76:	b99a      	cbnz	r2, 8008aa0 <scalbn+0x38>
 8008a78:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008a7c:	4323      	orrs	r3, r4
 8008a7e:	d036      	beq.n	8008aee <scalbn+0x86>
 8008a80:	4b39      	ldr	r3, [pc, #228]	; (8008b68 <scalbn+0x100>)
 8008a82:	4629      	mov	r1, r5
 8008a84:	ee10 0a10 	vmov	r0, s0
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f7f7 fdbd 	bl	8000608 <__aeabi_dmul>
 8008a8e:	4b37      	ldr	r3, [pc, #220]	; (8008b6c <scalbn+0x104>)
 8008a90:	429e      	cmp	r6, r3
 8008a92:	4604      	mov	r4, r0
 8008a94:	460d      	mov	r5, r1
 8008a96:	da10      	bge.n	8008aba <scalbn+0x52>
 8008a98:	a32b      	add	r3, pc, #172	; (adr r3, 8008b48 <scalbn+0xe0>)
 8008a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9e:	e03a      	b.n	8008b16 <scalbn+0xae>
 8008aa0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008aa4:	428a      	cmp	r2, r1
 8008aa6:	d10c      	bne.n	8008ac2 <scalbn+0x5a>
 8008aa8:	ee10 2a10 	vmov	r2, s0
 8008aac:	4620      	mov	r0, r4
 8008aae:	4629      	mov	r1, r5
 8008ab0:	f7f7 fbf4 	bl	800029c <__adddf3>
 8008ab4:	4604      	mov	r4, r0
 8008ab6:	460d      	mov	r5, r1
 8008ab8:	e019      	b.n	8008aee <scalbn+0x86>
 8008aba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008abe:	460b      	mov	r3, r1
 8008ac0:	3a36      	subs	r2, #54	; 0x36
 8008ac2:	4432      	add	r2, r6
 8008ac4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008ac8:	428a      	cmp	r2, r1
 8008aca:	dd08      	ble.n	8008ade <scalbn+0x76>
 8008acc:	2d00      	cmp	r5, #0
 8008ace:	a120      	add	r1, pc, #128	; (adr r1, 8008b50 <scalbn+0xe8>)
 8008ad0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ad4:	da1c      	bge.n	8008b10 <scalbn+0xa8>
 8008ad6:	a120      	add	r1, pc, #128	; (adr r1, 8008b58 <scalbn+0xf0>)
 8008ad8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008adc:	e018      	b.n	8008b10 <scalbn+0xa8>
 8008ade:	2a00      	cmp	r2, #0
 8008ae0:	dd08      	ble.n	8008af4 <scalbn+0x8c>
 8008ae2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008ae6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008aea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008aee:	ec45 4b10 	vmov	d0, r4, r5
 8008af2:	bd70      	pop	{r4, r5, r6, pc}
 8008af4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008af8:	da19      	bge.n	8008b2e <scalbn+0xc6>
 8008afa:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008afe:	429e      	cmp	r6, r3
 8008b00:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008b04:	dd0a      	ble.n	8008b1c <scalbn+0xb4>
 8008b06:	a112      	add	r1, pc, #72	; (adr r1, 8008b50 <scalbn+0xe8>)
 8008b08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d1e2      	bne.n	8008ad6 <scalbn+0x6e>
 8008b10:	a30f      	add	r3, pc, #60	; (adr r3, 8008b50 <scalbn+0xe8>)
 8008b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b16:	f7f7 fd77 	bl	8000608 <__aeabi_dmul>
 8008b1a:	e7cb      	b.n	8008ab4 <scalbn+0x4c>
 8008b1c:	a10a      	add	r1, pc, #40	; (adr r1, 8008b48 <scalbn+0xe0>)
 8008b1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d0b8      	beq.n	8008a98 <scalbn+0x30>
 8008b26:	a10e      	add	r1, pc, #56	; (adr r1, 8008b60 <scalbn+0xf8>)
 8008b28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b2c:	e7b4      	b.n	8008a98 <scalbn+0x30>
 8008b2e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b32:	3236      	adds	r2, #54	; 0x36
 8008b34:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008b38:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	4b0c      	ldr	r3, [pc, #48]	; (8008b70 <scalbn+0x108>)
 8008b40:	2200      	movs	r2, #0
 8008b42:	e7e8      	b.n	8008b16 <scalbn+0xae>
 8008b44:	f3af 8000 	nop.w
 8008b48:	c2f8f359 	.word	0xc2f8f359
 8008b4c:	01a56e1f 	.word	0x01a56e1f
 8008b50:	8800759c 	.word	0x8800759c
 8008b54:	7e37e43c 	.word	0x7e37e43c
 8008b58:	8800759c 	.word	0x8800759c
 8008b5c:	fe37e43c 	.word	0xfe37e43c
 8008b60:	c2f8f359 	.word	0xc2f8f359
 8008b64:	81a56e1f 	.word	0x81a56e1f
 8008b68:	43500000 	.word	0x43500000
 8008b6c:	ffff3cb0 	.word	0xffff3cb0
 8008b70:	3c900000 	.word	0x3c900000

08008b74 <_init>:
 8008b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b76:	bf00      	nop
 8008b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b7a:	bc08      	pop	{r3}
 8008b7c:	469e      	mov	lr, r3
 8008b7e:	4770      	bx	lr

08008b80 <_fini>:
 8008b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b82:	bf00      	nop
 8008b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b86:	bc08      	pop	{r3}
 8008b88:	469e      	mov	lr, r3
 8008b8a:	4770      	bx	lr
