============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Sat Jun 25 00:41:29 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(693)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1155)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/fifo2eight.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../../rtl/ethernet/fifo2eight.v(25)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../../rtl/ethernet/fifo2eight.v(26)
RUN-1001 : Project manager successfully analyzed 75 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.779013s wall, 1.593750s user + 0.171875s system = 1.765625s CPU (99.2%)

RUN-1004 : used memory is 346 MB, reserved memory is 318 MB, peak memory is 354 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 443 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 90 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13058 instances
RUN-0007 : 8393 luts, 3449 seqs, 705 mslices, 370 lslices, 76 pads, 22 brams, 29 dsps
RUN-1001 : There are total 15553 nets
RUN-1001 : 9206 nets have 2 pins
RUN-1001 : 4810 nets have [3 - 5] pins
RUN-1001 : 881 nets have [6 - 10] pins
RUN-1001 : 325 nets have [11 - 20] pins
RUN-1001 : 310 nets have [21 - 99] pins
RUN-1001 : 21 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     383     
RUN-1001 :   No   |  No   |  Yes  |     953     
RUN-1001 :   No   |  Yes  |  No   |     109     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1068     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |  88   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 107
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13056 instances, 8393 luts, 3449 seqs, 1075 slices, 189 macros(1075 instances: 705 mslices 370 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1529 pins
PHY-0007 : Cell area utilization is 53%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 64870, tnet num: 15254, tinst num: 13056, tnode num: 76888, tedge num: 107364.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15254 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.465660s wall, 1.343750s user + 0.125000s system = 1.468750s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.54332e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13056.
PHY-3001 : Level 1 #clusters 1856.
PHY-3001 : End clustering;  0.095986s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.33791e+06, overlap = 472.656
PHY-3002 : Step(2): len = 1.18259e+06, overlap = 457.719
PHY-3002 : Step(3): len = 851948, overlap = 606.156
PHY-3002 : Step(4): len = 705662, overlap = 657.094
PHY-3002 : Step(5): len = 576048, overlap = 756.031
PHY-3002 : Step(6): len = 486672, overlap = 874.406
PHY-3002 : Step(7): len = 401332, overlap = 973.594
PHY-3002 : Step(8): len = 338685, overlap = 1041.91
PHY-3002 : Step(9): len = 288769, overlap = 1057.16
PHY-3002 : Step(10): len = 261247, overlap = 1097.59
PHY-3002 : Step(11): len = 226665, overlap = 1180.03
PHY-3002 : Step(12): len = 202570, overlap = 1176.59
PHY-3002 : Step(13): len = 189284, overlap = 1224.34
PHY-3002 : Step(14): len = 168584, overlap = 1249.84
PHY-3002 : Step(15): len = 152395, overlap = 1278.16
PHY-3002 : Step(16): len = 142969, overlap = 1290.56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60929e-06
PHY-3002 : Step(17): len = 146042, overlap = 1288.38
PHY-3002 : Step(18): len = 184648, overlap = 1226.53
PHY-3002 : Step(19): len = 196706, overlap = 1164.88
PHY-3002 : Step(20): len = 212869, overlap = 1110.97
PHY-3002 : Step(21): len = 213577, overlap = 1053.88
PHY-3002 : Step(22): len = 218704, overlap = 1019.84
PHY-3002 : Step(23): len = 218228, overlap = 1022.19
PHY-3002 : Step(24): len = 217887, overlap = 1015.72
PHY-3002 : Step(25): len = 217370, overlap = 987.594
PHY-3002 : Step(26): len = 216229, overlap = 992.125
PHY-3002 : Step(27): len = 214812, overlap = 996.656
PHY-3002 : Step(28): len = 213681, overlap = 991.406
PHY-3002 : Step(29): len = 212734, overlap = 987.906
PHY-3002 : Step(30): len = 211048, overlap = 996.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.21858e-06
PHY-3002 : Step(31): len = 226746, overlap = 966.438
PHY-3002 : Step(32): len = 246390, overlap = 933.781
PHY-3002 : Step(33): len = 253925, overlap = 926.469
PHY-3002 : Step(34): len = 256861, overlap = 940.875
PHY-3002 : Step(35): len = 256835, overlap = 947.469
PHY-3002 : Step(36): len = 256424, overlap = 940.438
PHY-3002 : Step(37): len = 256009, overlap = 913.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.43717e-06
PHY-3002 : Step(38): len = 279757, overlap = 878.281
PHY-3002 : Step(39): len = 298160, overlap = 836.031
PHY-3002 : Step(40): len = 308091, overlap = 818.594
PHY-3002 : Step(41): len = 309385, overlap = 823.969
PHY-3002 : Step(42): len = 306428, overlap = 818.031
PHY-3002 : Step(43): len = 304392, overlap = 832.25
PHY-3002 : Step(44): len = 302916, overlap = 822.188
PHY-3002 : Step(45): len = 303821, overlap = 818.094
PHY-3002 : Step(46): len = 304351, overlap = 823.156
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.28743e-05
PHY-3002 : Step(47): len = 327142, overlap = 776.781
PHY-3002 : Step(48): len = 348032, overlap = 737.781
PHY-3002 : Step(49): len = 363044, overlap = 700.312
PHY-3002 : Step(50): len = 368610, overlap = 688.469
PHY-3002 : Step(51): len = 367606, overlap = 675.406
PHY-3002 : Step(52): len = 366617, overlap = 661.938
PHY-3002 : Step(53): len = 364335, overlap = 651.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.57487e-05
PHY-3002 : Step(54): len = 398092, overlap = 611.594
PHY-3002 : Step(55): len = 427157, overlap = 558.375
PHY-3002 : Step(56): len = 440324, overlap = 511.719
PHY-3002 : Step(57): len = 441566, overlap = 511.031
PHY-3002 : Step(58): len = 436890, overlap = 507.344
PHY-3002 : Step(59): len = 434724, overlap = 482.656
PHY-3002 : Step(60): len = 431844, overlap = 484.188
PHY-3002 : Step(61): len = 430952, overlap = 489.188
PHY-3002 : Step(62): len = 429314, overlap = 493.281
PHY-3002 : Step(63): len = 428831, overlap = 498.125
PHY-3002 : Step(64): len = 428828, overlap = 492.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.14973e-05
PHY-3002 : Step(65): len = 461531, overlap = 426.719
PHY-3002 : Step(66): len = 477883, overlap = 408.531
PHY-3002 : Step(67): len = 482403, overlap = 388.594
PHY-3002 : Step(68): len = 485857, overlap = 385.594
PHY-3002 : Step(69): len = 489499, overlap = 372.812
PHY-3002 : Step(70): len = 490821, overlap = 366.188
PHY-3002 : Step(71): len = 488806, overlap = 366.906
PHY-3002 : Step(72): len = 489265, overlap = 359.281
PHY-3002 : Step(73): len = 489559, overlap = 362.531
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000102995
PHY-3002 : Step(74): len = 515302, overlap = 333.938
PHY-3002 : Step(75): len = 531247, overlap = 314.406
PHY-3002 : Step(76): len = 534293, overlap = 307.438
PHY-3002 : Step(77): len = 537383, overlap = 293.344
PHY-3002 : Step(78): len = 540856, overlap = 283.062
PHY-3002 : Step(79): len = 542150, overlap = 273.625
PHY-3002 : Step(80): len = 540535, overlap = 283.094
PHY-3002 : Step(81): len = 541431, overlap = 280.781
PHY-3002 : Step(82): len = 543811, overlap = 278.062
PHY-3002 : Step(83): len = 544564, overlap = 274.844
PHY-3002 : Step(84): len = 543877, overlap = 268.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000203553
PHY-3002 : Step(85): len = 559449, overlap = 231.656
PHY-3002 : Step(86): len = 570117, overlap = 217.531
PHY-3002 : Step(87): len = 572944, overlap = 206.25
PHY-3002 : Step(88): len = 576013, overlap = 200.469
PHY-3002 : Step(89): len = 581159, overlap = 185.125
PHY-3002 : Step(90): len = 585606, overlap = 183.938
PHY-3002 : Step(91): len = 584324, overlap = 190.188
PHY-3002 : Step(92): len = 583857, overlap = 193.531
PHY-3002 : Step(93): len = 585074, overlap = 192.469
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000407105
PHY-3002 : Step(94): len = 596334, overlap = 189.188
PHY-3002 : Step(95): len = 606004, overlap = 177.781
PHY-3002 : Step(96): len = 610533, overlap = 174.719
PHY-3002 : Step(97): len = 613071, overlap = 181.031
PHY-3002 : Step(98): len = 614102, overlap = 186.094
PHY-3002 : Step(99): len = 615256, overlap = 184.188
PHY-3002 : Step(100): len = 614921, overlap = 182.188
PHY-3002 : Step(101): len = 615894, overlap = 188.875
PHY-3002 : Step(102): len = 617413, overlap = 188.656
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000814211
PHY-3002 : Step(103): len = 623455, overlap = 187.438
PHY-3002 : Step(104): len = 629504, overlap = 182.875
PHY-3002 : Step(105): len = 632137, overlap = 185.562
PHY-3002 : Step(106): len = 633754, overlap = 184.938
PHY-3002 : Step(107): len = 636328, overlap = 179.312
PHY-3002 : Step(108): len = 639320, overlap = 179.75
PHY-3002 : Step(109): len = 638461, overlap = 179.406
PHY-3002 : Step(110): len = 638529, overlap = 178.562
PHY-3002 : Step(111): len = 640116, overlap = 175.312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00158982
PHY-3002 : Step(112): len = 643722, overlap = 177.25
PHY-3002 : Step(113): len = 647012, overlap = 174.844
PHY-3002 : Step(114): len = 648001, overlap = 167.688
PHY-3002 : Step(115): len = 649390, overlap = 168.75
PHY-3002 : Step(116): len = 652329, overlap = 165.562
PHY-3002 : Step(117): len = 654426, overlap = 170.5
PHY-3002 : Step(118): len = 654395, overlap = 167.156
PHY-3002 : Step(119): len = 654589, overlap = 165.625
PHY-3002 : Step(120): len = 655778, overlap = 170.562
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00291729
PHY-3002 : Step(121): len = 657238, overlap = 164.094
PHY-3002 : Step(122): len = 659227, overlap = 161.312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021736s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (359.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15553.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 889768, over cnt = 2003(5%), over = 11156, worst = 84
PHY-1001 : End global iterations;  0.711479s wall, 1.093750s user + 0.109375s system = 1.203125s CPU (169.1%)

PHY-1001 : Congestion index: top1 = 105.93, top5 = 79.55, top10 = 68.30, top15 = 61.05.
PHY-3001 : End congestion estimation;  0.922967s wall, 1.296875s user + 0.109375s system = 1.406250s CPU (152.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15254 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.717774s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0001957
PHY-3002 : Step(123): len = 786036, overlap = 85.1562
PHY-3002 : Step(124): len = 779445, overlap = 65.1562
PHY-3002 : Step(125): len = 770803, overlap = 61.5625
PHY-3002 : Step(126): len = 766868, overlap = 55.4062
PHY-3002 : Step(127): len = 769486, overlap = 45.6875
PHY-3002 : Step(128): len = 770777, overlap = 52.1875
PHY-3002 : Step(129): len = 768863, overlap = 44.2188
PHY-3002 : Step(130): len = 765085, overlap = 48.4375
PHY-3002 : Step(131): len = 761429, overlap = 54.1875
PHY-3002 : Step(132): len = 758592, overlap = 47.3125
PHY-3002 : Step(133): len = 755892, overlap = 47.625
PHY-3002 : Step(134): len = 752239, overlap = 42.5
PHY-3002 : Step(135): len = 748023, overlap = 41.6875
PHY-3002 : Step(136): len = 744820, overlap = 40.1875
PHY-3002 : Step(137): len = 741867, overlap = 40.375
PHY-3002 : Step(138): len = 738805, overlap = 38
PHY-3002 : Step(139): len = 734219, overlap = 41.5625
PHY-3002 : Step(140): len = 731010, overlap = 38.9688
PHY-3002 : Step(141): len = 729946, overlap = 37.4062
PHY-3002 : Step(142): len = 727085, overlap = 42.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000391399
PHY-3002 : Step(143): len = 734549, overlap = 37.875
PHY-3002 : Step(144): len = 739049, overlap = 39.3125
PHY-3002 : Step(145): len = 748478, overlap = 36.9688
PHY-3002 : Step(146): len = 753746, overlap = 31.7812
PHY-3002 : Step(147): len = 755144, overlap = 36.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000782799
PHY-3002 : Step(148): len = 760494, overlap = 36.7812
PHY-3002 : Step(149): len = 762215, overlap = 36.8438
PHY-3002 : Step(150): len = 769869, overlap = 32.3438
PHY-3002 : Step(151): len = 774507, overlap = 31.7812
PHY-3002 : Step(152): len = 778032, overlap = 30
PHY-3002 : Step(153): len = 779611, overlap = 30.625
PHY-3002 : Step(154): len = 780861, overlap = 29.75
PHY-3002 : Step(155): len = 780249, overlap = 29.7812
PHY-3002 : Step(156): len = 779153, overlap = 32.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0015656
PHY-3002 : Step(157): len = 781745, overlap = 31.5938
PHY-3002 : Step(158): len = 783214, overlap = 32.6875
PHY-3002 : Step(159): len = 784723, overlap = 31.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00253462
PHY-3002 : Step(160): len = 786115, overlap = 31.9375
PHY-3002 : Step(161): len = 788257, overlap = 32.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 74/15553.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 909480, over cnt = 2882(8%), over = 12882, worst = 58
PHY-1001 : End global iterations;  1.173082s wall, 1.953125s user + 0.234375s system = 2.187500s CPU (186.5%)

PHY-1001 : Congestion index: top1 = 91.75, top5 = 74.74, top10 = 65.95, top15 = 60.16.
PHY-3001 : End congestion estimation;  1.468361s wall, 2.250000s user + 0.234375s system = 2.484375s CPU (169.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15254 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.887151s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (96.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000214728
PHY-3002 : Step(162): len = 780477, overlap = 142.188
PHY-3002 : Step(163): len = 767087, overlap = 121.125
PHY-3002 : Step(164): len = 750963, overlap = 107.625
PHY-3002 : Step(165): len = 736405, overlap = 107
PHY-3002 : Step(166): len = 725303, overlap = 107.969
PHY-3002 : Step(167): len = 714817, overlap = 107.406
PHY-3002 : Step(168): len = 707997, overlap = 110.75
PHY-3002 : Step(169): len = 701418, overlap = 123.438
PHY-3002 : Step(170): len = 696862, overlap = 117.656
PHY-3002 : Step(171): len = 691707, overlap = 115.781
PHY-3002 : Step(172): len = 688210, overlap = 117.25
PHY-3002 : Step(173): len = 683785, overlap = 113.594
PHY-3002 : Step(174): len = 678002, overlap = 119.281
PHY-3002 : Step(175): len = 674970, overlap = 123.25
PHY-3002 : Step(176): len = 673174, overlap = 131.156
PHY-3002 : Step(177): len = 671166, overlap = 138.906
PHY-3002 : Step(178): len = 669809, overlap = 141.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000429456
PHY-3002 : Step(179): len = 679498, overlap = 114.938
PHY-3002 : Step(180): len = 682413, overlap = 111.125
PHY-3002 : Step(181): len = 686782, overlap = 103.938
PHY-3002 : Step(182): len = 692370, overlap = 93.4688
PHY-3002 : Step(183): len = 696260, overlap = 93.4375
PHY-3002 : Step(184): len = 697711, overlap = 91.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000858912
PHY-3002 : Step(185): len = 704079, overlap = 83.4688
PHY-3002 : Step(186): len = 707267, overlap = 79.4375
PHY-3002 : Step(187): len = 712762, overlap = 79.6875
PHY-3002 : Step(188): len = 720423, overlap = 70.125
PHY-3002 : Step(189): len = 724901, overlap = 65.5312
PHY-3002 : Step(190): len = 725751, overlap = 66.0938
PHY-3002 : Step(191): len = 726073, overlap = 71.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00165372
PHY-3002 : Step(192): len = 728578, overlap = 64.4062
PHY-3002 : Step(193): len = 731454, overlap = 63.6875
PHY-3002 : Step(194): len = 735062, overlap = 60.25
PHY-3002 : Step(195): len = 737875, overlap = 60.5312
PHY-3002 : Step(196): len = 740628, overlap = 59.2812
PHY-3002 : Step(197): len = 744016, overlap = 58.3438
PHY-3002 : Step(198): len = 747448, overlap = 56.875
PHY-3002 : Step(199): len = 749012, overlap = 57.2812
PHY-3002 : Step(200): len = 750619, overlap = 55.5
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 64870, tnet num: 15254, tinst num: 13056, tnode num: 76888, tedge num: 107364.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.221188s wall, 1.109375s user + 0.109375s system = 1.218750s CPU (99.8%)

RUN-1004 : used memory is 545 MB, reserved memory is 527 MB, peak memory is 634 MB
OPT-1001 : Total overflow 337.28 peak overflow 3.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 305/15553.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 886744, over cnt = 3122(8%), over = 11683, worst = 35
PHY-1001 : End global iterations;  1.098455s wall, 1.703125s user + 0.125000s system = 1.828125s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 93.10, top5 = 71.30, top10 = 62.60, top15 = 57.61.
PHY-1001 : End incremental global routing;  1.335039s wall, 1.953125s user + 0.125000s system = 2.078125s CPU (155.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15254 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.663014s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (96.6%)

OPT-1001 : 23 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 76 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12945 has valid locations, 185 needs to be replaced
PHY-3001 : design contains 13218 instances, 8412 luts, 3592 seqs, 1075 slices, 189 macros(1075 instances: 705 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 766332
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13472/15715.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 897176, over cnt = 3140(8%), over = 11811, worst = 35
PHY-1001 : End global iterations;  0.202068s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (123.7%)

PHY-1001 : Congestion index: top1 = 93.66, top5 = 71.85, top10 = 63.19, top15 = 58.12.
PHY-3001 : End congestion estimation;  0.462804s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (108.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65484, tnet num: 15416, tinst num: 13218, tnode num: 77864, tedge num: 108268.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.278342s wall, 1.109375s user + 0.140625s system = 1.250000s CPU (97.8%)

RUN-1004 : used memory is 589 MB, reserved memory is 587 MB, peak memory is 645 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.995628s wall, 1.765625s user + 0.187500s system = 1.953125s CPU (97.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 765584, overlap = 0
PHY-3002 : Step(202): len = 765257, overlap = 0
PHY-3002 : Step(203): len = 765119, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13577/15715.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 895912, over cnt = 3147(8%), over = 11837, worst = 35
PHY-1001 : End global iterations;  0.163773s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (133.6%)

PHY-1001 : Congestion index: top1 = 93.49, top5 = 71.76, top10 = 63.12, top15 = 58.12.
PHY-3001 : End congestion estimation;  0.430714s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (108.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.741588s wall, 0.656250s user + 0.078125s system = 0.734375s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000699922
PHY-3002 : Step(204): len = 765079, overlap = 56.1875
PHY-3002 : Step(205): len = 765393, overlap = 56.5625
PHY-3001 : Final: Len = 765393, Over = 56.5625
PHY-3001 : End incremental placement;  4.120070s wall, 3.750000s user + 0.609375s system = 4.359375s CPU (105.8%)

OPT-1001 : Total overflow 339.66 peak overflow 3.62
OPT-1001 : End high-fanout net optimization;  6.569355s wall, 6.984375s user + 0.765625s system = 7.750000s CPU (118.0%)

OPT-1001 : Current memory(MB): used = 644, reserve = 629, peak = 658.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13551/15715.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 896672, over cnt = 3132(8%), over = 11291, worst = 35
PHY-1002 : len = 954184, over cnt = 2234(6%), over = 6092, worst = 35
PHY-1002 : len = 1.01214e+06, over cnt = 798(2%), over = 1774, worst = 17
PHY-1002 : len = 1.02129e+06, over cnt = 491(1%), over = 921, worst = 15
PHY-1002 : len = 1.03559e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.905175s wall, 2.640625s user + 0.109375s system = 2.750000s CPU (144.3%)

PHY-1001 : Congestion index: top1 = 73.25, top5 = 62.15, top10 = 56.92, top15 = 53.76.
OPT-1001 : End congestion update;  2.177599s wall, 2.906250s user + 0.109375s system = 3.015625s CPU (138.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15416 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.612357s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (99.5%)

OPT-0007 : Start: WNS -29754 TNS -326028 NUM_FEPS 11
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 645, reserve = 629, peak = 658.
OPT-1001 : End physical optimization;  10.838923s wall, 11.812500s user + 1.031250s system = 12.843750s CPU (118.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8412 LUT to BLE ...
SYN-4008 : Packed 8412 LUT and 1414 SEQ to BLE.
SYN-4003 : Packing 2178 remaining SEQ's ...
SYN-4005 : Packed 1930 SEQ with LUT/SLICE
SYN-4006 : 5149 single LUT's are left
SYN-4006 : 248 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8660/9882 primitive instances ...
PHY-3001 : End packing;  0.999917s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (98.4%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6143 instances
RUN-1001 : 3001 mslices, 3001 lslices, 76 pads, 22 brams, 29 dsps
RUN-1001 : There are total 14565 nets
RUN-1001 : 7435 nets have 2 pins
RUN-1001 : 5216 nets have [3 - 5] pins
RUN-1001 : 1075 nets have [6 - 10] pins
RUN-1001 : 391 nets have [11 - 20] pins
RUN-1001 : 442 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6141 instances, 6002 slices, 189 macros(1075 instances: 705 mslices 370 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 782625, Over = 194.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8295/14565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00468e+06, over cnt = 2157(6%), over = 3408, worst = 8
PHY-1002 : len = 1.01054e+06, over cnt = 1477(4%), over = 2043, worst = 8
PHY-1002 : len = 1.02667e+06, over cnt = 545(1%), over = 688, worst = 6
PHY-1002 : len = 1.03484e+06, over cnt = 92(0%), over = 106, worst = 4
PHY-1002 : len = 1.03675e+06, over cnt = 36(0%), over = 39, worst = 2
PHY-1001 : End global iterations;  1.757881s wall, 2.375000s user + 0.250000s system = 2.625000s CPU (149.3%)

PHY-1001 : Congestion index: top1 = 72.56, top5 = 62.48, top10 = 57.37, top15 = 54.15.
PHY-3001 : End congestion estimation;  2.108460s wall, 2.718750s user + 0.250000s system = 2.968750s CPU (140.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 63951, tnet num: 14266, tinst num: 6141, tnode num: 74036, tedge num: 109764.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.593087s wall, 1.437500s user + 0.140625s system = 1.578125s CPU (99.1%)

RUN-1004 : used memory is 602 MB, reserved memory is 589 MB, peak memory is 658 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.302519s wall, 2.125000s user + 0.156250s system = 2.281250s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.1979e-05
PHY-3002 : Step(206): len = 761854, overlap = 194.25
PHY-3002 : Step(207): len = 751555, overlap = 204.25
PHY-3002 : Step(208): len = 744347, overlap = 216.25
PHY-3002 : Step(209): len = 738500, overlap = 220
PHY-3002 : Step(210): len = 733976, overlap = 220
PHY-3002 : Step(211): len = 728765, overlap = 233.25
PHY-3002 : Step(212): len = 724193, overlap = 236
PHY-3002 : Step(213): len = 720456, overlap = 235
PHY-3002 : Step(214): len = 717716, overlap = 236
PHY-3002 : Step(215): len = 715000, overlap = 241.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143958
PHY-3002 : Step(216): len = 728132, overlap = 220.5
PHY-3002 : Step(217): len = 736656, overlap = 201.75
PHY-3002 : Step(218): len = 741837, overlap = 194.25
PHY-3002 : Step(219): len = 745892, overlap = 189.25
PHY-3002 : Step(220): len = 745731, overlap = 187.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287916
PHY-3002 : Step(221): len = 758971, overlap = 164.5
PHY-3002 : Step(222): len = 770563, overlap = 146.5
PHY-3002 : Step(223): len = 780301, overlap = 152.25
PHY-3002 : Step(224): len = 782385, overlap = 150.75
PHY-3002 : Step(225): len = 783753, overlap = 141.75
PHY-3002 : Step(226): len = 784270, overlap = 142.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000548158
PHY-3002 : Step(227): len = 795338, overlap = 134.25
PHY-3002 : Step(228): len = 802688, overlap = 132.5
PHY-3002 : Step(229): len = 810608, overlap = 130.25
PHY-3002 : Step(230): len = 817292, overlap = 125
PHY-3002 : Step(231): len = 821071, overlap = 122.75
PHY-3002 : Step(232): len = 823010, overlap = 121.5
PHY-3002 : Step(233): len = 824041, overlap = 116.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00108933
PHY-3002 : Step(234): len = 832565, overlap = 113.75
PHY-3002 : Step(235): len = 838400, overlap = 108.25
PHY-3002 : Step(236): len = 843560, overlap = 103.25
PHY-3002 : Step(237): len = 847682, overlap = 103.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00201748
PHY-3002 : Step(238): len = 851178, overlap = 102.25
PHY-3002 : Step(239): len = 855611, overlap = 100.75
PHY-3002 : Step(240): len = 861031, overlap = 101.25
PHY-3002 : Step(241): len = 864244, overlap = 102
PHY-3002 : Step(242): len = 867303, overlap = 101.5
PHY-3002 : Step(243): len = 871941, overlap = 101.25
PHY-3002 : Step(244): len = 876602, overlap = 100.25
PHY-3002 : Step(245): len = 878774, overlap = 101.25
PHY-3002 : Step(246): len = 882715, overlap = 103
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00367698
PHY-3002 : Step(247): len = 884477, overlap = 103.75
PHY-3002 : Step(248): len = 888791, overlap = 99.75
PHY-3002 : Step(249): len = 892335, overlap = 98.5
PHY-3002 : Step(250): len = 895025, overlap = 97.5
PHY-3002 : Step(251): len = 897933, overlap = 98.5
PHY-3002 : Step(252): len = 902002, overlap = 95.25
PHY-3002 : Step(253): len = 903889, overlap = 95.5
PHY-3002 : Step(254): len = 905451, overlap = 98.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00632017
PHY-3002 : Step(255): len = 906603, overlap = 95
PHY-3002 : Step(256): len = 910993, overlap = 96.25
PHY-3002 : Step(257): len = 913584, overlap = 94.75
PHY-3002 : Step(258): len = 914442, overlap = 93
PHY-3002 : Step(259): len = 915938, overlap = 93.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.475603s wall, 1.000000s user + 2.703125s system = 3.703125s CPU (251.0%)

PHY-3001 : Trial Legalized: Len = 945610
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 218/14565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12834e+06, over cnt = 2914(8%), over = 5117, worst = 10
PHY-1002 : len = 1.14708e+06, over cnt = 1823(5%), over = 2825, worst = 9
PHY-1002 : len = 1.16595e+06, over cnt = 822(2%), over = 1255, worst = 9
PHY-1002 : len = 1.1778e+06, over cnt = 277(0%), over = 410, worst = 5
PHY-1002 : len = 1.18397e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.386212s wall, 3.531250s user + 0.093750s system = 3.625000s CPU (151.9%)

PHY-1001 : Congestion index: top1 = 64.53, top5 = 58.22, top10 = 54.75, top15 = 52.41.
PHY-3001 : End congestion estimation;  2.750413s wall, 3.875000s user + 0.125000s system = 4.000000s CPU (145.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.744351s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000300874
PHY-3002 : Step(260): len = 901303, overlap = 38.5
PHY-3002 : Step(261): len = 882276, overlap = 47.5
PHY-3002 : Step(262): len = 863844, overlap = 68.25
PHY-3002 : Step(263): len = 850805, overlap = 81.5
PHY-3002 : Step(264): len = 840023, overlap = 93.75
PHY-3002 : Step(265): len = 833035, overlap = 103.25
PHY-3002 : Step(266): len = 827589, overlap = 103.75
PHY-3002 : Step(267): len = 824928, overlap = 104.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000596565
PHY-3002 : Step(268): len = 834591, overlap = 95
PHY-3002 : Step(269): len = 839483, overlap = 88.5
PHY-3002 : Step(270): len = 844428, overlap = 81
PHY-3002 : Step(271): len = 845871, overlap = 78.5
PHY-3002 : Step(272): len = 847266, overlap = 84
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022194s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.8%)

PHY-3001 : Legalized: Len = 861346, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.050556s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.7%)

PHY-3001 : 50 instances has been re-located, deltaX = 10, deltaY = 32, maxDist = 2.
PHY-3001 : Final: Len = 862026, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 63951, tnet num: 14266, tinst num: 6141, tnode num: 74036, tedge num: 109764.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.652671s wall, 1.562500s user + 0.078125s system = 1.640625s CPU (99.3%)

RUN-1004 : used memory is 629 MB, reserved memory is 633 MB, peak memory is 685 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3014/14565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.04534e+06, over cnt = 2783(7%), over = 4605, worst = 7
PHY-1002 : len = 1.0593e+06, over cnt = 1860(5%), over = 2770, worst = 6
PHY-1002 : len = 1.08792e+06, over cnt = 476(1%), over = 625, worst = 5
PHY-1002 : len = 1.09607e+06, over cnt = 70(0%), over = 83, worst = 4
PHY-1002 : len = 1.09817e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  2.252659s wall, 3.250000s user + 0.187500s system = 3.437500s CPU (152.6%)

PHY-1001 : Congestion index: top1 = 65.41, top5 = 59.39, top10 = 55.49, top15 = 52.75.
PHY-1001 : End incremental global routing;  2.578555s wall, 3.578125s user + 0.187500s system = 3.765625s CPU (146.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.713879s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (96.3%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 76 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6049 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 6156 instances, 6017 slices, 189 macros(1075 instances: 705 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 865048
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13339/14578.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10141e+06, over cnt = 90(0%), over = 102, worst = 3
PHY-1002 : len = 1.10161e+06, over cnt = 38(0%), over = 39, worst = 2
PHY-1002 : len = 1.10203e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1.10207e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1.10215e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.787981s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (101.1%)

PHY-1001 : Congestion index: top1 = 65.41, top5 = 59.39, top10 = 55.50, top15 = 52.81.
PHY-3001 : End congestion estimation;  1.132299s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (102.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 64100, tnet num: 14279, tinst num: 6156, tnode num: 74217, tedge num: 109982.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.892568s wall, 1.703125s user + 0.187500s system = 1.890625s CPU (99.9%)

RUN-1004 : used memory is 656 MB, reserved memory is 652 MB, peak memory is 697 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.640159s wall, 2.406250s user + 0.218750s system = 2.625000s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(273): len = 864079, overlap = 0
PHY-3002 : Step(274): len = 863565, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13333/14578.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09989e+06, over cnt = 50(0%), over = 65, worst = 5
PHY-1002 : len = 1.09989e+06, over cnt = 35(0%), over = 41, worst = 5
PHY-1002 : len = 1.10026e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.464088s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (97.6%)

PHY-1001 : Congestion index: top1 = 65.41, top5 = 59.40, top10 = 55.52, top15 = 52.77.
PHY-3001 : End congestion estimation;  0.821917s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.795158s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00033385
PHY-3002 : Step(275): len = 863403, overlap = 1.25
PHY-3002 : Step(276): len = 863279, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005429s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 863490, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.046043s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.8%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 863528, Over = 0
PHY-3001 : End incremental placement;  5.829231s wall, 5.421875s user + 0.421875s system = 5.843750s CPU (100.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  9.614672s wall, 10.156250s user + 0.640625s system = 10.796875s CPU (112.3%)

OPT-1001 : Current memory(MB): used = 707, reserve = 698, peak = 709.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13326/14578.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10046e+06, over cnt = 64(0%), over = 75, worst = 3
PHY-1002 : len = 1.10056e+06, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 1.10072e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 1.10075e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.690298s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (106.4%)

PHY-1001 : Congestion index: top1 = 65.41, top5 = 59.38, top10 = 55.48, top15 = 52.76.
OPT-1001 : End congestion update;  1.035446s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (104.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.617582s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.7%)

OPT-0007 : Start: WNS -27733 TNS -303097 NUM_FEPS 11
OPT-1001 : End path based optimization;  1.654932s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (102.0%)

OPT-1001 : Current memory(MB): used = 707, reserve = 698, peak = 709.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.634986s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (98.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13355/14578.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10075e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.131507s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.9%)

PHY-1001 : Congestion index: top1 = 65.41, top5 = 59.38, top10 = 55.48, top15 = 52.76.
PHY-1001 : End incremental global routing;  0.453556s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (99.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.723525s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (99.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13355/14578.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10075e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.137855s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (102.0%)

PHY-1001 : Congestion index: top1 = 65.41, top5 = 59.38, top10 = 55.48, top15 = 52.76.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.582680s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (96.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -27733 TNS -303097 NUM_FEPS 11
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 65.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -27733ps with too many logic level 62 
RUN-1001 :       #2 path slack -27718ps with too many logic level 62 
RUN-1001 :       #3 path slack -27683ps with too many logic level 62 
RUN-1001 :       #4 path slack -27668ps with too many logic level 62 
RUN-1001 :       #5 path slack -27633ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14578 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14578 nets
OPT-1001 : End physical optimization;  16.112883s wall, 16.562500s user + 0.921875s system = 17.484375s CPU (108.5%)

RUN-1003 : finish command "place" in  53.119816s wall, 82.875000s user + 17.453125s system = 100.328125s CPU (188.9%)

RUN-1004 : used memory is 609 MB, reserved memory is 603 MB, peak memory is 709 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  2.237195s wall, 3.671875s user + 0.109375s system = 3.781250s CPU (169.0%)

RUN-1004 : used memory is 609 MB, reserved memory is 603 MB, peak memory is 709 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6158 instances
RUN-1001 : 3013 mslices, 3004 lslices, 76 pads, 22 brams, 29 dsps
RUN-1001 : There are total 14578 nets
RUN-1001 : 7436 nets have 2 pins
RUN-1001 : 5211 nets have [3 - 5] pins
RUN-1001 : 1079 nets have [6 - 10] pins
RUN-1001 : 394 nets have [11 - 20] pins
RUN-1001 : 453 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 64100, tnet num: 14279, tinst num: 6156, tnode num: 74217, tedge num: 109982.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.263870s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (98.9%)

RUN-1004 : used memory is 610 MB, reserved memory is 596 MB, peak memory is 709 MB
PHY-1001 : 3013 mslices, 3004 lslices, 76 pads, 22 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02599e+06, over cnt = 2931(8%), over = 5295, worst = 9
PHY-1002 : len = 1.04466e+06, over cnt = 1984(5%), over = 3251, worst = 9
PHY-1002 : len = 1.06906e+06, over cnt = 833(2%), over = 1329, worst = 9
PHY-1002 : len = 1.09007e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 1.09055e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.053642s wall, 3.015625s user + 0.250000s system = 3.265625s CPU (159.0%)

PHY-1001 : Congestion index: top1 = 66.01, top5 = 59.34, top10 = 55.44, top15 = 52.66.
PHY-1001 : End global routing;  2.347507s wall, 3.296875s user + 0.250000s system = 3.546875s CPU (151.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 690, reserve = 685, peak = 709.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 951, reserve = 948, peak = 951.
PHY-1001 : End build detailed router design. 3.813754s wall, 3.625000s user + 0.125000s system = 3.750000s CPU (98.3%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 138024, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.257775s wall, 4.218750s user + 0.046875s system = 4.265625s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 986, reserve = 983, peak = 986.
PHY-1001 : End phase 1; 4.264297s wall, 4.218750s user + 0.046875s system = 4.265625s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7608 net; 16.034525s wall, 15.765625s user + 0.265625s system = 16.031250s CPU (100.0%)

PHY-1022 : len = 2.04685e+06, over cnt = 457(0%), over = 457, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 999, reserve = 993, peak = 999.
PHY-1001 : End initial routed; 49.506315s wall, 66.468750s user + 1.593750s system = 68.062500s CPU (137.5%)

PHY-1001 : Update timing.....
PHY-1001 : 2974/13376(22%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -43.275  |  -2429.187  |  756  
RUN-1001 :   Hold   |   0.138   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.448991s wall, 2.359375s user + 0.078125s system = 2.437500s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 1005, reserve = 1001, peak = 1005.
PHY-1001 : End phase 2; 51.955362s wall, 68.828125s user + 1.671875s system = 70.500000s CPU (135.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1433 nets with SWNS -42.205ns STNS -2143.189ns FEP 729.
PHY-1001 : End OPT Iter 1; 0.685370s wall, 3.921875s user + 0.031250s system = 3.953125s CPU (576.8%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 835 nets with SWNS -39.932ns STNS -1089.429ns FEP 539.
PHY-1001 : End OPT Iter 2; 1.998301s wall, 4.234375s user + 0.078125s system = 4.312500s CPU (215.8%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 314 nets with SWNS -39.062ns STNS -819.971ns FEP 425.
PHY-1001 : End OPT Iter 3; 1.229717s wall, 2.578125s user + 0.062500s system = 2.640625s CPU (214.7%)

PHY-1001 : ===== OPT Iter 4 =====
PHY-1001 : Processed 53 pins with SWNS -38.808ns STNS -817.177ns FEP 425.
PHY-1001 : End OPT Iter 4; 0.355180s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.8%)

PHY-1022 : len = 2.0845e+06, over cnt = 3416(0%), over = 3454, worst = 2, crit = 1
PHY-1001 : End optimize timing; 4.480553s wall, 11.281250s user + 0.187500s system = 11.468750s CPU (256.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03486e+06, over cnt = 285(0%), over = 285, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 8.966875s wall, 10.171875s user + 0.140625s system = 10.312500s CPU (115.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03547e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.503976s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (99.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.03609e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.592812s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (100.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.03621e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 1.131327s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (99.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.03615e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 1.862454s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (99.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.03613e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 2.128565s wall, 2.109375s user + 0.015625s system = 2.125000s CPU (99.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.03614e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 2.837973s wall, 2.734375s user + 0.093750s system = 2.828125s CPU (99.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.03614e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 2.962157s wall, 2.937500s user + 0.031250s system = 2.968750s CPU (100.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.0362e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 3.001729s wall, 2.937500s user + 0.062500s system = 3.000000s CPU (99.9%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.03616e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 2.969440s wall, 2.937500s user + 0.046875s system = 2.984375s CPU (100.5%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.03595e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 2.204509s wall, 2.156250s user + 0.046875s system = 2.203125s CPU (99.9%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 2.03598e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 2.542497s wall, 2.421875s user + 0.093750s system = 2.515625s CPU (98.9%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.03616e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 1.926482s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (100.6%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 2.03622e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 1.629606s wall, 1.500000s user + 0.078125s system = 1.578125s CPU (96.8%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1022 : len = 2.03614e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.169099s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.6%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.03621e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.175895s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.7%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.03621e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.165867s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.2%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.03622e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.207981s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (120.2%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.03623e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.251958s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.2%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1022 : len = 2.03622e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.150948s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.2%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.03622e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.147192s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.5%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.03634e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 22; 0.149982s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (135.4%)

PHY-1001 : Update timing.....
PHY-1001 : 1340/13376(10%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -39.674  |  -816.773  |  421  
RUN-1001 :   Hold   |   0.138   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.477790s wall, 2.437500s user + 0.031250s system = 2.468750s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 1143 feed throughs used by 748 nets
PHY-1001 : End commit to database; 1.881819s wall, 1.812500s user + 0.062500s system = 1.875000s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 1094, reserve = 1092, peak = 1094.
PHY-1001 : End phase 3; 46.827922s wall, 54.109375s user + 1.031250s system = 55.140625s CPU (117.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 63 pins with SWNS -38.591ns STNS -805.140ns FEP 421.
PHY-1001 : End OPT Iter 1; 0.441336s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.1%)

PHY-1022 : len = 2.0365e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.627088s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-38.591ns, -805.140ns, 421}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03638e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.152335s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (102.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03638e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.138399s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.6%)

PHY-1001 : Update timing.....
PHY-1001 : 1340/13376(10%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.982  |  -809.441  |  421  
RUN-1001 :   Hold   |   0.138   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.451662s wall, 2.359375s user + 0.093750s system = 2.453125s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 1145 feed throughs used by 750 nets
PHY-1001 : End commit to database; 1.953959s wall, 1.921875s user + 0.031250s system = 1.953125s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 1103, reserve = 1101, peak = 1103.
PHY-1001 : End phase 4; 5.371083s wall, 5.234375s user + 0.140625s system = 5.375000s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 2.03638e+06
PHY-1001 : Current memory(MB): used = 1106, reserve = 1104, peak = 1106.
PHY-1001 : End export database. 0.056248s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.3%)

PHY-1001 : End detail routing;  112.655534s wall, 136.406250s user + 3.046875s system = 139.453125s CPU (123.8%)

RUN-1003 : finish command "route" in  117.052737s wall, 141.687500s user + 3.343750s system = 145.031250s CPU (123.9%)

RUN-1004 : used memory is 1101 MB, reserved memory is 1100 MB, peak memory is 1106 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        76
  #input                   19
  #output                  54
  #inout                    3

Utilization Statistics
#lut                    11419   out of  19600   58.26%
#reg                     3791   out of  19600   19.34%
#le                     11667
  #lut only              7876   out of  11667   67.51%
  #reg only               248   out of  11667    2.13%
  #lut&reg               3543   out of  11667   30.37%
#dsp                       29   out of     29  100.00%
#bram                      14   out of     64   21.88%
  #bram9k                   4
  #fifo9k                  10
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       76   out of    186   40.86%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                    Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                        2349
#2        differentiator/filter/CLK                  GCLK               mslice             RSSI_reader/reg2_syn_48.q0                                287
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                            75
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                        62
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                        17
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               mslice             APB_Keyboard/KeyToCol/reg7_syn_14.q0                      16
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q0                 7
#8        i2c/DUT_FIFO_TX/w_counter_n                GCLK               mslice             i2c/DUT_FIFO_TX/reg0_syn_81.f1                            3
#9        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_359.q1    3
#10       APBTube/ClkDiv/div_clk                     GCLK               lslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0                       1
#11       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                           1
#12       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                        0
#13       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                        0


Detailed IO Report

       Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      BGM_sw          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       RXD            INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK           INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
      clk_in          INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
      col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
      col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
      col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
       engg           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
      mic_in          INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
    out_switch        INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    pwm_start         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    rgmii_rxc         INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
        A            OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     Audio_Lo        OUTPUT         P8        LVCMOS33           8            NONE       NONE    
        B            OUTPUT         A6        LVCMOS33           8            NONE       NONE    
        C            OUTPUT         B8        LVCMOS33           8            NONE       NONE    
        D            OUTPUT         E8        LVCMOS33           8            NONE       NONE    
      DIG[3]         OUTPUT         A3        LVCMOS33           8            NONE       NONE    
      DIG[2]         OUTPUT         A5        LVCMOS33           8            NONE       NONE    
      DIG[1]         OUTPUT         B6        LVCMOS33           8            NONE       NONE    
      DIG[0]         OUTPUT         C9        LVCMOS33           8            NONE       NONE    
        DP           OUTPUT         C8        LVCMOS33           8            NONE       NONE    
        E            OUTPUT         A7        LVCMOS33           8            NONE       NONE    
        F            OUTPUT         B5        LVCMOS33           8            NONE       NONE    
        G            OUTPUT         A8        LVCMOS33           8            NONE       NONE    
    LCD_BL_CTR       OUTPUT         F5        LVCMOS33           8            NONE       NONE    
      LCD_CS         OUTPUT         C7        LVCMOS33           8            NONE       NONE    
   LCD_DATA[15]      OUTPUT         E3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[14]      OUTPUT         D3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[13]      OUTPUT         E4        LVCMOS33           8            NONE       NONE    
   LCD_DATA[12]      OUTPUT         C2        LVCMOS33           8            NONE       NONE    
   LCD_DATA[11]      OUTPUT         C1        LVCMOS33           8            NONE       NONE    
   LCD_DATA[10]      OUTPUT         C3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]       OUTPUT         B1        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]       OUTPUT         A2        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]       OUTPUT         B2        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]       OUTPUT         F6        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]       OUTPUT         B3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]       OUTPUT         D5        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]       OUTPUT         C4        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]       OUTPUT         E6        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]       OUTPUT         C5        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]       OUTPUT         C6        LVCMOS33           8            NONE       NONE    
      LCD_RD         OUTPUT         E7        LVCMOS33           8            NONE       NONE    
      LCD_RS         OUTPUT         D8        LVCMOS33           8            NONE       NONE    
     LCD_RST         OUTPUT         D6        LVCMOS33           8            NONE       NONE    
      LCD_WR         OUTPUT         F7        LVCMOS33           8            NONE       NONE    
    MSI001_clk       OUTPUT        R15        LVCMOS33           8            NONE       NONE    
     PWM_out         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    QN8027_clk       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
     SPI_CLK         OUTPUT         M9        LVCMOS33           8            NONE       NONE    
     SPI_CS_0        OUTPUT         P9        LVCMOS33           8            NONE       NONE    
    SPI_SDO_0        OUTPUT         N9        LVCMOS33           8            NONE       NONE    
       TXD           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  ethernet_error     OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   rgmii_td[3]       OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
   rgmii_td[2]       OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
   rgmii_td[1]       OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
   rgmii_td[0]       OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
   rgmii_tx_ctl      OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
    rgmii_txc        OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
      row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
      row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
      row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
      row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
   speaker_out       OUTPUT         N8        LVCMOS33           8            NONE       NONE    
       SCL            INOUT         P7        LVCMOS33           8           PULLUP      NONE    
       SDA            INOUT         L8        LVCMOS33           8           PULLUP      NONE    
      SWDIO           INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11667  |10425   |994     |3797    |22      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |4      |4       |0       |2       |0       |0       |
|  APBTube                               |APBTube                         |99     |89      |10      |68      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |15     |15      |0       |5       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |107    |92      |15      |69      |0       |0       |
|    KeyToCol                            |KeyToCol                        |89     |74      |15      |53      |0       |0       |
|  Buzzer                                |Buzzer                          |629    |570     |44      |308     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |79     |75      |0       |61      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |57     |49      |8       |28      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |58     |50      |8       |31      |0       |0       |
|    BDMA_BGM                            |BDMA                            |35     |35      |0       |33      |0       |0       |
|    BDMA_Sound                          |BDMA                            |30     |30      |0       |28      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |53     |43      |8       |30      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |53     |45      |8       |26      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |12     |12      |0       |3       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |9      |9       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |113    |107     |6       |23      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |110    |104     |6       |24      |0       |0       |
|  Interface_9341                        |Interface_9341                  |7      |7       |0       |3       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |140    |134     |6       |36      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |112    |104     |8       |12      |0       |0       |
|  Printer                               |Printer                         |363    |333     |26      |133     |0       |0       |
|    LCD_ini                             |LCD_ini                         |75     |62      |9       |24      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |67     |67      |0       |29      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |75     |75      |0       |27      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |31     |31      |0       |16      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |4      |4       |0       |2       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |2      |2       |0       |1       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |20     |16      |4       |9       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |140    |132     |0       |90      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |24     |24      |0       |13      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |16     |11      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |14     |14      |0       |14      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |19     |16      |0       |19      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |10     |10      |0       |5       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |4      |4       |0       |2       |0       |0       |
|    u_realtanksocbusdecs1               |RealTankSoCBusDecS1             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusdecs3               |RealTankSoCBusDecS3             |1      |1       |0       |1       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |1      |1       |0       |1       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |42     |42      |0       |16      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |40     |40      |0       |14      |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |6      |6       |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |5      |5       |0       |2       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |6      |6       |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |6      |6       |0       |2       |0       |0       |
|  SNR_reader                            |SNR_reader                      |92     |70      |22      |6       |0       |0       |
|  Timer                                 |Timer                           |41     |25      |10      |21      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |180    |167     |12      |105     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |67     |67      |0       |17      |0       |0       |
|  differentiator                        |differentiator                  |1263   |595     |487     |473     |0       |26      |
|    filter                              |filter                          |1101   |505     |415     |459     |0       |24      |
|  ethernet                              |ethernet                        |277    |245     |30      |92      |10      |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |248    |218     |30      |65      |0       |0       |
|    Gmii_to_Rgmii                       |Gmii_to_Rgmii                   |15     |13      |0       |14      |0       |0       |
|    fifo2eight                          |fifo2eight                      |12     |12      |0       |12      |0       |0       |
|    ramfifo_inst                        |fifo                            |2      |2       |0       |1       |10      |0       |
|  i2c                                   |i2c                             |438    |346     |92      |95      |0       |0       |
|    DUT_APB                             |apb                             |16     |16      |0       |16      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |63     |63      |0       |18      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |359    |267     |92      |61      |0       |0       |
|  pwm_dac                               |pwm                             |480    |348     |132     |46      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |2       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |6014   |5941    |59      |1601    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1057   |1005    |37      |545     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |114    |111     |0       |112     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |10     |10      |0       |6       |0       |0       |
|    u_spictrl                           |spi_master_controller           |669    |632     |37      |190     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |141    |136     |5       |34      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |66     |52      |14      |24      |0       |0       |
|      u_txreg                           |spi_master_tx                   |434    |416     |18      |128     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |264    |252     |0       |237     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7362  
    #2          2       3187  
    #3          3       1281  
    #4          4       740   
    #5        5-10      1149  
    #6        11-50     749   
    #7       51-100      23   
    #8       101-500     1    
  Average     3.27            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.168698s wall, 3.562500s user + 0.078125s system = 3.640625s CPU (167.9%)

RUN-1004 : used memory is 1100 MB, reserved memory is 1098 MB, peak memory is 1140 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 64100, tnet num: 14279, tinst num: 6156, tnode num: 74217, tedge num: 109982.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.272386s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.5%)

RUN-1004 : used memory is 1101 MB, reserved memory is 1099 MB, peak memory is 1140 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 13 (11 unconstrainted).
TMR-5009 WARNING: No clock constraint on 11 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	differentiator/filter/CLK_syn_6
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	rgmii_rxc_syn_4
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6156
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14578, pip num: 163347
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1145
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3199 valid insts, and 444289 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  12.127290s wall, 159.500000s user + 3.156250s system = 162.656250s CPU (1341.2%)

RUN-1004 : used memory is 1127 MB, reserved memory is 1131 MB, peak memory is 1314 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220625_004129.log"
