ARM GAS  /tmp/cc8a6sjV.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"bluenrg_l2cap_aci.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c"
  20              		.section	.text.aci_l2cap_connection_parameter_update_request,"ax",%progbits
  21              		.align	1
  22              		.global	aci_l2cap_connection_parameter_update_request
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	aci_l2cap_connection_parameter_update_request:
  28              	.LVL0:
  29              	.LFB132:
   1:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** /**
   2:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   ******************************************************************************
   3:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   * @file    bluenrg_l2cap_aci.c
   4:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   * @author  AMS - HEA&RF BU
   5:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   * @brief   File with HCI commands for BlueNRG FW6.0 and above
   6:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   ******************************************************************************
   7:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   * @attention
   8:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   *
   9:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   * Copyright (c) 2013 STMicroelectronics.
  10:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   * All rights reserved.
  11:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   *
  12:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   * in the root directory of this software component.
  14:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   *
  16:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   ******************************************************************************
  17:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   */
  18:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_types.h"
  19:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_def.h"
  20:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "hci_const.h"
  21:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_aci_const.h"
  22:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_l2cap_aci.h"
  23:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_hal_aci.h"
  24:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #include "bluenrg_gap.h"
  25:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  26:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #define MIN(a,b)            ((a) < (b) )? (a) : (b)
  27:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** #define MAX(a,b)            ((a) > (b) )? (a) : (b)
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  29:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** tBleStatus aci_l2cap_connection_parameter_update_request(uint16_t conn_handle, uint16_t interval_mi
ARM GAS  /tmp/cc8a6sjV.s 			page 2


  30:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t interval_max, uint16_t slave_latency,
  31:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t timeout_multiplier)
  32:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** {
  30              		.loc 1 32 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 40
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 32 1 is_stmt 0 view .LVU1
  35 0000 00B5     		push	{lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
  39 0002 8BB0     		sub	sp, sp, #44
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 48
  33:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
  42              		.loc 1 33 3 is_stmt 1 view .LVU2
  34:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   uint8_t status;
  43              		.loc 1 34 3 view .LVU3
  35:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   l2cap_conn_param_update_req_cp cp;
  44              		.loc 1 35 3 view .LVU4
  36:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.conn_handle = htobs(conn_handle);
  45              		.loc 1 37 3 view .LVU5
  46              		.loc 1 37 18 is_stmt 0 view .LVU6
  47 0004 ADF80400 		strh	r0, [sp, #4]	@ movhi
  38:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_min = htobs(interval_min);
  48              		.loc 1 38 3 is_stmt 1 view .LVU7
  49              		.loc 1 38 19 is_stmt 0 view .LVU8
  50 0008 ADF80610 		strh	r1, [sp, #6]	@ movhi
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_max = htobs(interval_max);
  51              		.loc 1 39 3 is_stmt 1 view .LVU9
  52              		.loc 1 39 19 is_stmt 0 view .LVU10
  53 000c ADF80820 		strh	r2, [sp, #8]	@ movhi
  40:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
  54              		.loc 1 40 3 is_stmt 1 view .LVU11
  55              		.loc 1 40 20 is_stmt 0 view .LVU12
  56 0010 ADF80A30 		strh	r3, [sp, #10]	@ movhi
  41:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.timeout_multiplier = htobs(timeout_multiplier);
  57              		.loc 1 41 3 is_stmt 1 view .LVU13
  58              		.loc 1 41 25 is_stmt 0 view .LVU14
  59 0014 BDF83030 		ldrh	r3, [sp, #48]
  60              	.LVL1:
  61              		.loc 1 41 25 view .LVU15
  62 0018 ADF80C30 		strh	r3, [sp, #12]	@ movhi
  42:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  43:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
  63              		.loc 1 43 3 is_stmt 1 view .LVU16
  64 001c 0021     		movs	r1, #0
  65              	.LVL2:
  66              		.loc 1 43 3 is_stmt 0 view .LVU17
  67 001e 0491     		str	r1, [sp, #16]
  68 0020 0591     		str	r1, [sp, #20]
  69 0022 0691     		str	r1, [sp, #24]
  70 0024 0791     		str	r1, [sp, #28]
  71 0026 0891     		str	r1, [sp, #32]
  72 0028 0991     		str	r1, [sp, #36]
ARM GAS  /tmp/cc8a6sjV.s 			page 3


  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  73              		.loc 1 44 3 is_stmt 1 view .LVU18
  74              		.loc 1 44 10 is_stmt 0 view .LVU19
  75 002a 3F23     		movs	r3, #63
  76 002c ADF81030 		strh	r3, [sp, #16]	@ movhi
  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_REQ;
  77              		.loc 1 45 3 is_stmt 1 view .LVU20
  78              		.loc 1 45 10 is_stmt 0 view .LVU21
  79 0030 40F28113 		movw	r3, #385
  80 0034 ADF81230 		strh	r3, [sp, #18]	@ movhi
  46:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.cparam = &cp;
  81              		.loc 1 46 3 is_stmt 1 view .LVU22
  82              		.loc 1 46 13 is_stmt 0 view .LVU23
  83 0038 01AB     		add	r3, sp, #4
  84 003a 0693     		str	r3, [sp, #24]
  47:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = L2CAP_CONN_PARAM_UPDATE_REQ_CP_SIZE;
  85              		.loc 1 47 3 is_stmt 1 view .LVU24
  86              		.loc 1 47 11 is_stmt 0 view .LVU25
  87 003c 0A23     		movs	r3, #10
  88 003e 0793     		str	r3, [sp, #28]
  48:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.event = EVT_CMD_STATUS;
  89              		.loc 1 48 3 is_stmt 1 view .LVU26
  90              		.loc 1 48 12 is_stmt 0 view .LVU27
  91 0040 0F23     		movs	r3, #15
  92 0042 0593     		str	r3, [sp, #20]
  49:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
  93              		.loc 1 49 3 is_stmt 1 view .LVU28
  94              		.loc 1 49 13 is_stmt 0 view .LVU29
  95 0044 6B44     		add	r3, sp, r3
  96 0046 0893     		str	r3, [sp, #32]
  50:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
  97              		.loc 1 50 3 is_stmt 1 view .LVU30
  98              		.loc 1 50 11 is_stmt 0 view .LVU31
  99 0048 0123     		movs	r3, #1
 100 004a 0993     		str	r3, [sp, #36]
  51:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  52:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 101              		.loc 1 52 3 is_stmt 1 view .LVU32
 102              		.loc 1 52 7 is_stmt 0 view .LVU33
 103 004c 04A8     		add	r0, sp, #16
 104              	.LVL3:
 105              		.loc 1 52 7 view .LVU34
 106 004e FFF7FEFF 		bl	hci_send_req
 107              	.LVL4:
 108              		.loc 1 52 6 view .LVU35
 109 0052 0028     		cmp	r0, #0
 110 0054 04DB     		blt	.L3
  53:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
  54:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   
  55:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   return status;  
 111              		.loc 1 55 3 is_stmt 1 view .LVU36
 112              		.loc 1 55 10 is_stmt 0 view .LVU37
 113 0056 9DF80F00 		ldrb	r0, [sp, #15]	@ zero_extendqisi2
 114              	.L2:
  56:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** }
 115              		.loc 1 56 1 view .LVU38
 116 005a 0BB0     		add	sp, sp, #44
ARM GAS  /tmp/cc8a6sjV.s 			page 4


 117              	.LCFI2:
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 4
 120              		@ sp needed
 121 005c 5DF804FB 		ldr	pc, [sp], #4
 122              	.LVL5:
 123              	.L3:
 124              	.LCFI3:
 125              		.cfi_restore_state
  53:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 126              		.loc 1 53 12 view .LVU39
 127 0060 FF20     		movs	r0, #255
 128 0062 FAE7     		b	.L2
 129              		.cfi_endproc
 130              	.LFE132:
 132              		.section	.text.aci_l2cap_connection_parameter_update_response_IDB05A1,"ax",%progbits
 133              		.align	1
 134              		.global	aci_l2cap_connection_parameter_update_response_IDB05A1
 135              		.syntax unified
 136              		.thumb
 137              		.thumb_func
 139              	aci_l2cap_connection_parameter_update_response_IDB05A1:
 140              	.LVL6:
 141              	.LFB133:
  57:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  58:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** tBleStatus aci_l2cap_connection_parameter_update_response_IDB05A1(uint16_t conn_handle, uint16_t in
  59:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t interval_max, uint16_t slave_latency,
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t timeout_multiplier, uint16_t min_ce_length, uint16_t max_ce_length,
  61:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****                              uint8_t id, uint8_t accept)
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** {
 142              		.loc 1 62 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 20, pretend = 0, frame = 48
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		.loc 1 62 1 is_stmt 0 view .LVU41
 147 0000 00B5     		push	{lr}
 148              	.LCFI4:
 149              		.cfi_def_cfa_offset 4
 150              		.cfi_offset 14, -4
 151 0002 8DB0     		sub	sp, sp, #52
 152              	.LCFI5:
 153              		.cfi_def_cfa_offset 56
  63:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 154              		.loc 1 63 3 is_stmt 1 view .LVU42
  64:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   uint8_t status;
 155              		.loc 1 64 3 view .LVU43
  65:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   l2cap_conn_param_update_resp_cp_IDB05A1 cp;
 156              		.loc 1 65 3 view .LVU44
  66:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 157              		.loc 1 67 3 view .LVU45
 158              		.loc 1 67 18 is_stmt 0 view .LVU46
 159 0004 ADF80400 		strh	r0, [sp, #4]	@ movhi
  68:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_min = htobs(interval_min);
 160              		.loc 1 68 3 is_stmt 1 view .LVU47
 161              		.loc 1 68 19 is_stmt 0 view .LVU48
 162 0008 ADF80610 		strh	r1, [sp, #6]	@ movhi
ARM GAS  /tmp/cc8a6sjV.s 			page 5


  69:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_max = htobs(interval_max);
 163              		.loc 1 69 3 is_stmt 1 view .LVU49
 164              		.loc 1 69 19 is_stmt 0 view .LVU50
 165 000c ADF80820 		strh	r2, [sp, #8]	@ movhi
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
 166              		.loc 1 70 3 is_stmt 1 view .LVU51
 167              		.loc 1 70 20 is_stmt 0 view .LVU52
 168 0010 ADF80A30 		strh	r3, [sp, #10]	@ movhi
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.timeout_multiplier = htobs(timeout_multiplier);
 169              		.loc 1 71 3 is_stmt 1 view .LVU53
 170              		.loc 1 71 25 is_stmt 0 view .LVU54
 171 0014 BDF83830 		ldrh	r3, [sp, #56]
 172              	.LVL7:
 173              		.loc 1 71 25 view .LVU55
 174 0018 ADF80C30 		strh	r3, [sp, #12]	@ movhi
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.min_ce_length = htobs(min_ce_length);
 175              		.loc 1 72 3 is_stmt 1 view .LVU56
 176              		.loc 1 72 20 is_stmt 0 view .LVU57
 177 001c BDF83C30 		ldrh	r3, [sp, #60]
 178 0020 ADF80E30 		strh	r3, [sp, #14]	@ movhi
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.max_ce_length = htobs(max_ce_length);
 179              		.loc 1 73 3 is_stmt 1 view .LVU58
 180              		.loc 1 73 20 is_stmt 0 view .LVU59
 181 0024 BDF84030 		ldrh	r3, [sp, #64]
 182 0028 ADF81030 		strh	r3, [sp, #16]	@ movhi
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.id = id;
 183              		.loc 1 74 3 is_stmt 1 view .LVU60
 184              		.loc 1 74 9 is_stmt 0 view .LVU61
 185 002c 9DF84430 		ldrb	r3, [sp, #68]	@ zero_extendqisi2
 186 0030 8DF81230 		strb	r3, [sp, #18]
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.accept = accept;
 187              		.loc 1 75 3 is_stmt 1 view .LVU62
 188              		.loc 1 75 13 is_stmt 0 view .LVU63
 189 0034 9DF84830 		ldrb	r3, [sp, #72]	@ zero_extendqisi2
 190 0038 8DF81330 		strb	r3, [sp, #19]
  76:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  77:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 191              		.loc 1 77 3 is_stmt 1 view .LVU64
 192 003c 0021     		movs	r1, #0
 193              	.LVL8:
 194              		.loc 1 77 3 is_stmt 0 view .LVU65
 195 003e 0691     		str	r1, [sp, #24]
 196 0040 0791     		str	r1, [sp, #28]
 197 0042 0891     		str	r1, [sp, #32]
 198 0044 0991     		str	r1, [sp, #36]
 199 0046 0A91     		str	r1, [sp, #40]
 200 0048 0B91     		str	r1, [sp, #44]
  78:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 201              		.loc 1 78 3 is_stmt 1 view .LVU66
 202              		.loc 1 78 10 is_stmt 0 view .LVU67
 203 004a 3F23     		movs	r3, #63
 204 004c ADF81830 		strh	r3, [sp, #24]	@ movhi
  79:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_RESP;
 205              		.loc 1 79 3 is_stmt 1 view .LVU68
 206              		.loc 1 79 10 is_stmt 0 view .LVU69
 207 0050 4FF4C173 		mov	r3, #386
 208 0054 ADF81A30 		strh	r3, [sp, #26]	@ movhi
ARM GAS  /tmp/cc8a6sjV.s 			page 6


  80:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.cparam = &cp;
 209              		.loc 1 80 3 is_stmt 1 view .LVU70
 210              		.loc 1 80 13 is_stmt 0 view .LVU71
 211 0058 01AB     		add	r3, sp, #4
 212 005a 0893     		str	r3, [sp, #32]
  81:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = sizeof(cp);
 213              		.loc 1 81 3 is_stmt 1 view .LVU72
 214              		.loc 1 81 11 is_stmt 0 view .LVU73
 215 005c 1023     		movs	r3, #16
 216 005e 0993     		str	r3, [sp, #36]
  82:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
 217              		.loc 1 82 3 is_stmt 1 view .LVU74
 218              		.loc 1 82 13 is_stmt 0 view .LVU75
 219 0060 0DF11703 		add	r3, sp, #23
 220 0064 0A93     		str	r3, [sp, #40]
  83:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
 221              		.loc 1 83 3 is_stmt 1 view .LVU76
 222              		.loc 1 83 11 is_stmt 0 view .LVU77
 223 0066 0123     		movs	r3, #1
 224 0068 0B93     		str	r3, [sp, #44]
  84:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  85:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 225              		.loc 1 85 3 is_stmt 1 view .LVU78
 226              		.loc 1 85 7 is_stmt 0 view .LVU79
 227 006a 06A8     		add	r0, sp, #24
 228              	.LVL9:
 229              		.loc 1 85 7 view .LVU80
 230 006c FFF7FEFF 		bl	hci_send_req
 231              	.LVL10:
 232              		.loc 1 85 6 view .LVU81
 233 0070 0028     		cmp	r0, #0
 234 0072 04DB     		blt	.L7
  86:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
  87:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  88:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   return status;
 235              		.loc 1 88 3 is_stmt 1 view .LVU82
 236              		.loc 1 88 10 is_stmt 0 view .LVU83
 237 0074 9DF81700 		ldrb	r0, [sp, #23]	@ zero_extendqisi2
 238              	.L6:
  89:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** }
 239              		.loc 1 89 1 view .LVU84
 240 0078 0DB0     		add	sp, sp, #52
 241              	.LCFI6:
 242              		.cfi_remember_state
 243              		.cfi_def_cfa_offset 4
 244              		@ sp needed
 245 007a 5DF804FB 		ldr	pc, [sp], #4
 246              	.LVL11:
 247              	.L7:
 248              	.LCFI7:
 249              		.cfi_restore_state
  86:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 250              		.loc 1 86 12 view .LVU85
 251 007e FF20     		movs	r0, #255
 252 0080 FAE7     		b	.L6
 253              		.cfi_endproc
 254              	.LFE133:
ARM GAS  /tmp/cc8a6sjV.s 			page 7


 256              		.section	.text.aci_l2cap_connection_parameter_update_response_IDB04A1,"ax",%progbits
 257              		.align	1
 258              		.global	aci_l2cap_connection_parameter_update_response_IDB04A1
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	aci_l2cap_connection_parameter_update_response_IDB04A1:
 264              	.LVL12:
 265              	.LFB134:
  90:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  91:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** tBleStatus aci_l2cap_connection_parameter_update_response_IDB04A1(uint16_t conn_handle, uint16_t in
  92:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t interval_max, uint16_t slave_latency,
  93:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 							 uint16_t timeout_multiplier, uint8_t id, uint8_t accept)
  94:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** {
 266              		.loc 1 94 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 12, pretend = 0, frame = 40
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		.loc 1 94 1 is_stmt 0 view .LVU87
 271 0000 00B5     		push	{lr}
 272              	.LCFI8:
 273              		.cfi_def_cfa_offset 4
 274              		.cfi_offset 14, -4
 275 0002 8BB0     		sub	sp, sp, #44
 276              	.LCFI9:
 277              		.cfi_def_cfa_offset 48
  95:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   struct hci_request rq;
 278              		.loc 1 95 3 is_stmt 1 view .LVU88
  96:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   uint8_t status;
 279              		.loc 1 96 3 view .LVU89
  97:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   l2cap_conn_param_update_resp_cp_IDB04A1 cp;
 280              		.loc 1 97 3 view .LVU90
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 281              		.loc 1 99 3 view .LVU91
 282              		.loc 1 99 18 is_stmt 0 view .LVU92
 283 0004 ADF80000 		strh	r0, [sp]	@ movhi
 100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_min = htobs(interval_min);
 284              		.loc 1 100 3 is_stmt 1 view .LVU93
 285              		.loc 1 100 19 is_stmt 0 view .LVU94
 286 0008 ADF80210 		strh	r1, [sp, #2]	@ movhi
 101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.interval_max = htobs(interval_max);
 287              		.loc 1 101 3 is_stmt 1 view .LVU95
 288              		.loc 1 101 19 is_stmt 0 view .LVU96
 289 000c ADF80420 		strh	r2, [sp, #4]	@ movhi
 102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.slave_latency = htobs(slave_latency);
 290              		.loc 1 102 3 is_stmt 1 view .LVU97
 291              		.loc 1 102 20 is_stmt 0 view .LVU98
 292 0010 ADF80630 		strh	r3, [sp, #6]	@ movhi
 103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.timeout_multiplier = htobs(timeout_multiplier);
 293              		.loc 1 103 3 is_stmt 1 view .LVU99
 294              		.loc 1 103 25 is_stmt 0 view .LVU100
 295 0014 BDF83030 		ldrh	r3, [sp, #48]
 296              	.LVL13:
 297              		.loc 1 103 25 view .LVU101
 298 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 104:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.id = id;
ARM GAS  /tmp/cc8a6sjV.s 			page 8


 299              		.loc 1 104 3 is_stmt 1 view .LVU102
 300              		.loc 1 104 9 is_stmt 0 view .LVU103
 301 001c 9DF83430 		ldrb	r3, [sp, #52]	@ zero_extendqisi2
 302 0020 8DF80A30 		strb	r3, [sp, #10]
 105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   cp.accept = accept;
 303              		.loc 1 105 3 is_stmt 1 view .LVU104
 304              		.loc 1 105 13 is_stmt 0 view .LVU105
 305 0024 9DF83830 		ldrb	r3, [sp, #56]	@ zero_extendqisi2
 306 0028 8DF80B30 		strb	r3, [sp, #11]
 106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 307              		.loc 1 107 3 is_stmt 1 view .LVU106
 308 002c 0021     		movs	r1, #0
 309              	.LVL14:
 310              		.loc 1 107 3 is_stmt 0 view .LVU107
 311 002e 0491     		str	r1, [sp, #16]
 312 0030 0591     		str	r1, [sp, #20]
 313 0032 0691     		str	r1, [sp, #24]
 314 0034 0791     		str	r1, [sp, #28]
 315 0036 0891     		str	r1, [sp, #32]
 316 0038 0991     		str	r1, [sp, #36]
 108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 317              		.loc 1 108 3 is_stmt 1 view .LVU108
 318              		.loc 1 108 10 is_stmt 0 view .LVU109
 319 003a 3F23     		movs	r3, #63
 320 003c ADF81030 		strh	r3, [sp, #16]	@ movhi
 109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_RESP;
 321              		.loc 1 109 3 is_stmt 1 view .LVU110
 322              		.loc 1 109 10 is_stmt 0 view .LVU111
 323 0040 4FF4C173 		mov	r3, #386
 324 0044 ADF81230 		strh	r3, [sp, #18]	@ movhi
 110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.cparam = &cp;
 325              		.loc 1 110 3 is_stmt 1 view .LVU112
 326              		.loc 1 110 13 is_stmt 0 view .LVU113
 327 0048 CDF818D0 		str	sp, [sp, #24]
 111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.clen = sizeof(cp);
 328              		.loc 1 111 3 is_stmt 1 view .LVU114
 329              		.loc 1 111 11 is_stmt 0 view .LVU115
 330 004c 0C23     		movs	r3, #12
 331 004e 0793     		str	r3, [sp, #28]
 112:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rparam = &status;
 332              		.loc 1 112 3 is_stmt 1 view .LVU116
 333              		.loc 1 112 13 is_stmt 0 view .LVU117
 334 0050 0DF10F03 		add	r3, sp, #15
 335 0054 0893     		str	r3, [sp, #32]
 113:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   rq.rlen = 1;
 336              		.loc 1 113 3 is_stmt 1 view .LVU118
 337              		.loc 1 113 11 is_stmt 0 view .LVU119
 338 0056 0123     		movs	r3, #1
 339 0058 0993     		str	r3, [sp, #36]
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 115:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 340              		.loc 1 115 3 is_stmt 1 view .LVU120
 341              		.loc 1 115 7 is_stmt 0 view .LVU121
 342 005a 04A8     		add	r0, sp, #16
 343              	.LVL15:
 344              		.loc 1 115 7 view .LVU122
ARM GAS  /tmp/cc8a6sjV.s 			page 9


 345 005c FFF7FEFF 		bl	hci_send_req
 346              	.LVL16:
 347              		.loc 1 115 6 view .LVU123
 348 0060 0028     		cmp	r0, #0
 349 0062 04DB     		blt	.L11
 116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 117:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** 
 118:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****   return status;
 350              		.loc 1 118 3 is_stmt 1 view .LVU124
 351              		.loc 1 118 10 is_stmt 0 view .LVU125
 352 0064 9DF80F00 		ldrb	r0, [sp, #15]	@ zero_extendqisi2
 353              	.L10:
 119:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c **** }
 354              		.loc 1 119 1 view .LVU126
 355 0068 0BB0     		add	sp, sp, #44
 356              	.LCFI10:
 357              		.cfi_remember_state
 358              		.cfi_def_cfa_offset 4
 359              		@ sp needed
 360 006a 5DF804FB 		ldr	pc, [sp], #4
 361              	.LVL17:
 362              	.L11:
 363              	.LCFI11:
 364              		.cfi_restore_state
 116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 365              		.loc 1 116 12 view .LVU127
 366 006e FF20     		movs	r0, #255
 367 0070 FAE7     		b	.L10
 368              		.cfi_endproc
 369              	.LFE134:
 371              		.text
 372              	.Letext0:
 373              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 374              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 375              		.file 4 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_types.h"
 376              		.file 5 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_def.h"
 377              		.file 6 "/usr/lib/gcc/arm-none-eabi/12.1.0/include/stddef.h"
 378              		.file 7 "Middlewares/ST/BlueNRG-MS/hci/hci_tl_patterns/Basic/hci_tl.h"
 379              		.file 8 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_aci_const.h"
 380              		.file 9 "/usr/arm-none-eabi/include/string.h"
ARM GAS  /tmp/cc8a6sjV.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bluenrg_l2cap_aci.c
     /tmp/cc8a6sjV.s:21     .text.aci_l2cap_connection_parameter_update_request:0000000000000000 $t
     /tmp/cc8a6sjV.s:27     .text.aci_l2cap_connection_parameter_update_request:0000000000000000 aci_l2cap_connection_parameter_update_request
     /tmp/cc8a6sjV.s:133    .text.aci_l2cap_connection_parameter_update_response_IDB05A1:0000000000000000 $t
     /tmp/cc8a6sjV.s:139    .text.aci_l2cap_connection_parameter_update_response_IDB05A1:0000000000000000 aci_l2cap_connection_parameter_update_response_IDB05A1
     /tmp/cc8a6sjV.s:257    .text.aci_l2cap_connection_parameter_update_response_IDB04A1:0000000000000000 $t
     /tmp/cc8a6sjV.s:263    .text.aci_l2cap_connection_parameter_update_response_IDB04A1:0000000000000000 aci_l2cap_connection_parameter_update_response_IDB04A1

UNDEFINED SYMBOLS
hci_send_req
