
---------- Begin Simulation Statistics ----------
final_tick                               1126967414499                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115970                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384760                       # Number of bytes of host memory used
host_op_rate                                   133509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20605.11                       # Real time elapsed on the host
host_tick_rate                                8202473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2389571518                       # Number of instructions simulated
sim_ops                                    2750966486                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.169013                       # Number of seconds simulated
sim_ticks                                169012864293                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       726866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1453723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     29.951305                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        25676507                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     85727508                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        98175                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     75390918                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3193684                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3194940                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1256                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        89677545                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         3948895                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           73                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         126861369                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        112897959                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        98025                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           88467137                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26754948                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      7018627                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2613932                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    389571517                       # Number of instructions committed
system.switch_cpus.commit.committedOps      455813858                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    404919628                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.125690                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.283248                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    277229158     68.47%     68.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     49682175     12.27%     80.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     16434693      4.06%     84.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      9804291      2.42%     87.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     10822704      2.67%     89.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3101793      0.77%     90.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6619003      1.63%     92.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4470863      1.10%     93.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26754948      6.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    404919628                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      3923993                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         413554237                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              98287436                       # Number of loads committed
system.switch_cpus.commit.membars             7798441                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    277077064     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1559748      0.34%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     98287436     21.56%     82.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     78889610     17.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    455813858                       # Class of committed instruction
system.switch_cpus.commit.refs              177177046                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           9650976                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           389571517                       # Number of Instructions Simulated
system.switch_cpus.committedOps             455813858                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.040391                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.040391                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     328345481                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           152                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     25595098                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      459829509                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         13873406                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          46011919                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         100033                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           554                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      16974869                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            89677545                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          48437218                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             356700232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          7653                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              394521533                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          200366                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.221259                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     48505217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     32819086                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.973390                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    405305709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.138226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.479859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        315734007     77.90%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11287850      2.79%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          9287223      2.29%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         10156116      2.51%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9881033      2.44%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4345725      1.07%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6601635      1.63%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3960707      0.98%     91.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         34051413      8.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    405305709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       146176                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         88597345                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.140690                       # Inst execution rate
system.switch_cpus.iew.exec_refs            182946640                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           78997543                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          287923                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      98683817                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      7043071                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     79172810                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    458427753                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     103949097                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       178341                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     462329169                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             18                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5130841                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         100033                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5131626                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      3212234                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2726                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      5459972                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       396378                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       283199                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2726                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          580                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       145596                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         418490119                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             456717530                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574628                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         240475947                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.126844                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              456767638                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        529366275                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       313545896                       # number of integer regfile writes
system.switch_cpus.ipc                       0.961177                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.961177                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     277904920     60.09%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1559748      0.34%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    103996141     22.49%     82.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     79046698     17.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      462507510                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             7572461                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016373                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          783876     10.35%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2583204     34.11%     44.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4205381     55.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      455613520                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1309105737                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    447066469                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    451388848                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          451384681                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         462507510                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      7043072                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2613886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9292                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        24445                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2653459                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    405305709                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.141132                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.972652                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    262504628     64.77%     64.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     42364074     10.45%     75.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     22340039      5.51%     80.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     18458695      4.55%     85.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18025983      4.45%     89.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     17004596      4.20%     93.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     13607034      3.36%     97.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6687123      1.65%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4313537      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    405305709                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.141130                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       14466451                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     28796745                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      9651061                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      9655486                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      2410036                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4677867                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     98683817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     79172810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       545879646                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       28074460                       # number of misc regfile writes
system.switch_cpus.numCycles                405306629                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8657995                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     442628625                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1553143                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         21873428                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      105004332                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         48880                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     684896341                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      459045816                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    446134286                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          55663226                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           3516                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         100033                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     120101679                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3505649                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    526488450                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    198909346                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      8627220                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         100400949                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      7043087                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      6435492                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            836592314                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           917241692                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          6434020                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         3217043                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       727631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       727620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1455262                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         727633                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             726821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       575850                       # Transaction distribution
system.membus.trans_dist::CleanEvict           151004                       # Transaction distribution
system.membus.trans_dist::ReadExReq                48                       # Transaction distribution
system.membus.trans_dist::ReadExResp               48                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        726821                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1090371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1090221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2180592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2180592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     83575168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     83172864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    166748032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               166748032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            726869                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  726869    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              726869                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3343763458                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3349507131                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6776600355                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1126967414499                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            727583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1152464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          878650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               48                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              48                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            37                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       727546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2182782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2182893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    166938624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              166948096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1303520                       # Total snoops (count)
system.tol2bus.snoopTraffic                  73708800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2031151                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358250                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479499                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1303505     64.18%     64.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 727633     35.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2031151                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1568698122                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1517033490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             77145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     46520960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          46523008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     37052160                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       37052160                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       363445                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             363461                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       289470                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            289470                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        12117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    275251001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            275263118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        12117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           12117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     219226863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           219226863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     219226863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        12117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    275251001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           494489981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    578940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    726890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000110546188                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        31909                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        31909                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1412010                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            548915                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     363461                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    289470                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   726922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  578940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           195054                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            97616                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9144                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            39588                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            97412                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            50228                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               48                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9180                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           82348                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          146286                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            97435                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            97432                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             9132                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            39592                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            97532                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            48768                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            9192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           82296                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           97496                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.83                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  7987438458                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3634610000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            21617225958                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    10988.03                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29738.03                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  650079                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 520292                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                89.43                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.87                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               726922                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              578940                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 363410                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 363410                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     49                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     49                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 30008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 30487                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 31902                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 31907                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 31909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 31910                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 31911                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 31909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 32583                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 32837                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 32165                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 34175                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 34318                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 32283                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 32186                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 31957                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 31909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 31909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   572                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    88                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       135471                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   616.902156                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   481.749408                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   356.104381                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         2122      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        22523     16.63%     18.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        12763      9.42%     27.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        19789     14.61%     42.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        11697      8.63%     50.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6603      4.87%     55.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         7547      5.57%     61.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5064      3.74%     65.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        47363     34.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       135471                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        31909                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.781034                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.482933                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     3.616240                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15           65      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         2066      6.47%      6.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         3618     11.34%     18.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         4454     13.96%     31.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23         5619     17.61%     49.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         5957     18.67%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         6520     20.43%     88.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         3108      9.74%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31          232      0.73%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33          268      0.84%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        31909                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        31909                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.142938                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.126572                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.775896                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1303      4.08%      4.08% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             191      0.60%      4.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           26602     83.37%     88.05% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             272      0.85%     88.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3538     11.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        31909                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              46523008                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               37051072                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               46523008                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            37052160                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      275.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      219.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   275.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   219.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.86                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 169012842609                       # Total gap between requests
system.mem_ctrls0.avgGap                    258852.53                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     46520960                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     37051072                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 12117.420816261629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 275251000.535387992859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 219220425.350394725800                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       726890                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       578940                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1128952                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  21616097006                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3959712929293                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35279.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     29737.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   6839591.20                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   89.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           313131840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           166429725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1698363240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         986747040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    13341375840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     43761482100                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     28048740960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       88316270745                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       522.541708                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  72398831079                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5643560000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  90970473214                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           654152520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           347682720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3491859840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2035231020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    13341375840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     66947213070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      8524334400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       95341849410                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       564.110015                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  21453931926                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5643560000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 141915372367                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     46513536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          46516224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     36656640                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       36656640                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       363387                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             363408                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       286380                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            286380                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        15904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    275207075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            275222979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        15904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           15904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     216886686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           216886686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     216886686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        15904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    275207075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           492109665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    572760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    726774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000066346642                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        31563                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        31563                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1407963                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            542321                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     363408                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    286380                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   726816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  572760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           195032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            99114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9146                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            41112                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            97412                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            51752                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               24                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            4566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           82320                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          146288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            97439                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            97408                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             7610                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            41118                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            97536                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            47244                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               24                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            4572                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           82296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           97492                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.96                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  8498653158                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3634080000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            22126453158                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11692.99                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30442.99                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  646555                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 514813                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                88.96                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.88                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               726816                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              572760                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 363381                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 363381                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 29285                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 29909                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 31354                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 31357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 31564                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 31564                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 31563                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 31563                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 32664                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 32664                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 31563                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 34440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 34492                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 31615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 31568                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 31568                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 31563                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 31563                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   757                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   129                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       138184                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   601.879928                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   458.659331                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   366.842751                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2778      2.01%      2.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        26419     19.12%     21.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        13399      9.70%     30.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        21178     15.33%     46.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         8282      5.99%     52.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6235      4.51%     56.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5418      3.92%     60.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5970      4.32%     64.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        48505     35.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       138184                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        31563                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     23.027152                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.616732                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.193032                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13          119      0.38%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         1309      4.15%      4.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         1986      6.29%     10.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         1930      6.11%     16.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         2749      8.71%     25.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         6746     21.37%     47.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         6909     21.89%     68.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         5116     16.21%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         2042      6.47%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         1969      6.24%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33          677      2.14%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        31563                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        31563                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.145899                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.127931                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.812135                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1381      4.38%      4.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             617      1.95%      6.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           25262     80.04%     86.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             623      1.97%     88.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3679     11.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        31563                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              46516224                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               36655296                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               46516224                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            36656640                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      275.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      216.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   275.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   216.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.84                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 169012704999                       # Total gap between requests
system.mem_ctrls1.avgGap                    260104.38                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     46513536                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     36655296                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 15904.114821343388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 275207074.884929060936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 216878733.777652174234                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       726774                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       572760                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1925110                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  22124528048                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3895174165098                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     45835.95                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     30442.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   6800709.14                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   89.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           321521340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           170888850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1665276480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         962484480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    13341375840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     43259027670                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     28472234400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       88192809060                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       521.811221                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  73468730578                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5643560000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  89900573715                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           665133840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           353519430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3524189760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2027213100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    13341375840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     67254718380                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      8265360960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       95431511310                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       564.640518                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  20791675370                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5643560000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 142577628923                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          762                       # number of demand (read+write) hits
system.l2.demand_hits::total                      762                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          762                       # number of overall hits
system.l2.overall_hits::total                     762                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       726832                       # number of demand (read+write) misses
system.l2.demand_misses::total                 726869                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       726832                       # number of overall misses
system.l2.overall_misses::total                726869                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3498213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  58643577777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      58647075990                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3498213                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  58643577777                       # number of overall miss cycles
system.l2.overall_miss_latency::total     58647075990                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       727594                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               727631                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       727594                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              727631                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94546.297297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80683.813835                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80684.519480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94546.297297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80683.813835                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80684.519480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              575850                       # number of writebacks
system.l2.writebacks::total                    575850                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       726832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            726869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       726832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           726869                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3181615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  52438101234                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52441282849                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3181615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  52438101234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52441282849                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85989.594595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72146.109739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72146.814418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85989.594595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72146.109739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72146.814418                       # average overall mshr miss latency
system.l2.replacements                        1303520                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       576614                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           576614                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       576614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       576614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       150967                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        150967                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  48                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      4195854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4195854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87413.625000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87413.625000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3784300                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3784300                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78839.583333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78839.583333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3498213                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3498213                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94546.297297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94546.297297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3181615                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3181615                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85989.594595                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85989.594595                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       726784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          726784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  58639381923                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  58639381923                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       727546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        727546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80683.369368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80683.369368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       726784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       726784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  52434316934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  52434316934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72145.667673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72145.667673                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     1304538                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1303776                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     115.280887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.009135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.005539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   140.704439                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.450316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.549627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24587504                       # Number of tag accesses
system.l2.tags.data_accesses                 24587504                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957954550206                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   169012864293                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     48437170                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2050536868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099698                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     48437170                       # number of overall hits
system.cpu.icache.overall_hits::total      2050536868                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           47                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            841                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           47                       # number of overall misses
system.cpu.icache.overall_misses::total           841                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4377249                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4377249                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4377249                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4377249                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     48437217                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2050537709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     48437217                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2050537709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 93132.957447                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5204.814507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 93132.957447                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5204.814507                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          322                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3545751                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3545751                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3545751                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3545751                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 95831.108108                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95831.108108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 95831.108108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95831.108108                       # average overall mshr miss latency
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     48437170                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2050536868                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           47                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           841                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4377249                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4377249                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     48437217                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2050537709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 93132.957447                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5204.814507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3545751                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3545751                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 95831.108108                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95831.108108                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.806773                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2050537699                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2467554.391095                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   618.412339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.394434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.008645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79970971482                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79970971482                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756136939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    157735504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        913872443                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756136939                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    157735504                       # number of overall hits
system.cpu.dcache.overall_hits::total       913872443                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6829208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3173955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10003163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6829208                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3173955                       # number of overall misses
system.cpu.dcache.overall_misses::total      10003163                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 262032694002                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 262032694002                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 262032694002                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 262032694002                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762966147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    160909459                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    923875606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762966147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    160909459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    923875606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019725                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010827                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019725                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010827                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82557.154718                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26194.983927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82557.154718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26194.983927                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6797462                       # number of writebacks
system.cpu.dcache.writebacks::total           6797462                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2446373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2446373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2446373                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2446373                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       727582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       727582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       727582                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       727582                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  59559620442                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59559620442                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  59559620442                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59559620442                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000788                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81859.667284                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81859.667284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81859.667284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81859.667284                       # average overall mshr miss latency
system.cpu.dcache.replacements                7556604                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393219004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     85864617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       479083621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2771604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3173847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5945451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 262023121353                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 262023121353                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395990608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     89038464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    485029072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82556.947878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44071.193481                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2446313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2446313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       727534                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       727534                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  59555364540                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59555364540                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81859.218318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81859.218318                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362917935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     71870887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      434788822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4057604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4057712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      9572649                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9572649                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366975539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     71870995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    438846534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88635.638889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.359125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      4255902                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4255902                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88664.625000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88664.625000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28391707                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7018641                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     35410348                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           22                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           80                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2159643                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2159643                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28391765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7018663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     35410428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 98165.590909                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26995.537500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           12                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       884874                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       884874                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73739.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73739.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28391765                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7018615                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     35410380                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28391765                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7018615                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     35410380                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1126967414499                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998778                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           992250031                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7556860                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            131.304541                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   225.557939                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.440839                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.881086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.118910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31837842108                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31837842108                       # Number of data accesses

---------- End Simulation Statistics   ----------
