<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>MPAMF_CSUMON_IDR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMF_CSUMON_IDR, MPAM Features Cache Storage Usage Monitoring ID register</h1><p>The MPAMF_CSUMON_IDR characteristics are:</p><h2>Purpose</h2><p>Indicates the number of cache storage usage monitor instances and other properties of the CSU monitoring.</p><p>MPAMF_CSUMON_IDR_s indicates the number and properties of Secure cache storage usage monitoring.
MPAMF_CSUMON_IDR_ns indicates the number and properties of Non-secure cache storage usage monitoring.
MPAMF_CSUMON_IDR_rt indicates the number and properties of Root cache storage usage monitoring.
MPAMF_CSUMON_IDR_rl indicates the number and properties of Realm cache storage usage monitoring.</p><p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, fields that mention RIS must reflect the properties of the resource instance currently selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. Fields that do not mention RIS are constant across all resource instances.</p><h2>Configuration</h2><p><ins>The power domain of MPAMF_CSUMON_IDR is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.
    </ins></p><p>This register is present only when FEAT_MPAM is implemented, MPAMF_IDR.HAS_MSMON == 1 and MPAMF_MSMON_IDR.MSMON_CSU == 1. Otherwise, direct accesses to MPAMF_CSUMON_IDR are <span class="arm-defined-word">RES0</span>.</p><p>The power and reset domain of each MSC component is specific to that component.</p><h2>Attributes</h2><p>MPAMF_CSUMON_IDR is a 32-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">HAS_CAPTURE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">CSU_RO</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29-1">HAS_XCL</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-27_27-1">HAS_OFLOW_LNKG</a></td><td class="lr" colspan="1"><a href="#fieldset_0-26_26-1">HAS_OFSR</a></td><td class="lr" colspan="1"><a href="#fieldset_0-25_25-1">HAS_CEVNT_OFLW</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24-1">HAS_OFLOW_CAPT</a></td><td class="lr" colspan="8"><a href="#fieldset_0-23_16">RES0</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0">NUM_MON</a></td></tr></tbody></table><h4 id="fieldset_0-31_31">HAS_CAPTURE, bit [31]</h4><div class="field"><p>The implementation supports copying an <a href="ext-msmon_csu.html">MSMON_CSU</a> to the corresponding <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> on a capture event.</p><table class="valuetable"><tr><th>HAS_CAPTURE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> is not implemented and there is no support for capture events in the CSU monitor.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> register is implemented and the CSU monitor supports the capture event behavior.</p></td></tr></table><p>If RIS is implemented, this field indicates that CSU monitor capture is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-30_30">CSU_RO, bit [30]</h4><div class="field"><p>The implementation of <a href="ext-msmon_csu.html">MSMON_CSU</a> is read-only.</p><table class="valuetable"><tr><th>CSU_RO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><a href="ext-msmon_csu.html">MSMON_CSU</a> is read/write.</p></td></tr><tr><td class="bitfield">0b1</td><td><p><a href="ext-msmon_csu.html">MSMON_CSU</a> is read-only.</p></td></tr></table><p>If RIS is implemented, this field indicates that the <a href="ext-msmon_csu.html">MSMON_CSU</a> monitor register is read-only for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-29_29-1">HAS_XCL, bit [29]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field"><p>Has filtering to exclude clean data and implements the <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>.XCL field.</p><table class="valuetable"><tr><th>HAS_XCL</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a> does not implement the XCL field.</p></td></tr><tr><td class="bitfield">0b1</td><td><p><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a> implements the XCL field to exclude counting data in the clean state in the monitor instance.</p></td></tr></table><p>If RIS is implemented, this field indicates that the <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>.XCL field is implemented in the CSU monitor instances for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-29_29-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-28_28">Bit [28]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-27_27-1">HAS_OFLOW_LNKG, bit [27]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field"><p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_LNKG field to control how overflow on an instance affects other monitor instances in this MSC.</p><table class="valuetable"><tr><th>HAS_OFLOW_LNKG</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not support CSU overflow linkage.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Supports CSU overflow linkage and the <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_LNKG field.</p></td></tr></table><p>If RIS is implemented, this field indicates that <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_LNKG is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-27_27-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-26_26-1">HAS_OFSR, bit [26]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field"><p>The CSU monitor overflow status bitmap register, <a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a>, is implemented.</p><table class="valuetable"><tr><th>HAS_OFSR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a> register is not implemented.</p></td></tr><tr><td class="bitfield">0b1</td><td><p><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a> register is implemented.</p></td></tr></table><p>If RIS is implemented, this field indicates that CSU monitor overflow status bitmap register is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-26_26-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-25_25-1">HAS_CEVNT_OFLW, bit [25]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field"><p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW field which can enable the CSU monitor instance to perform overflow behaviors on a capture event.</p><table class="valuetable"><tr><th>HAS_CEVNT_OFLW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not support <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW.</p></td></tr></table><p>If RIS is implemented, this field indicates that <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-25_25-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-24_24-1">HAS_OFLOW_CAPT, bit [24]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field"><p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT field which can enable the CSU monitor instance to capture the monitor on an overflow.</p><table class="valuetable"><tr><th>HAS_OFLOW_CAPT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not support <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT.</p></td></tr></table><p>If RIS is implemented, this field indicates that <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-24_24-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-23_16">Bits [23:16]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-15_0">NUM_MON, bits [15:0]</h4><div class="field"><p>The number of cache storage usage monitor instances implemented.</p><p>The largest <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL value is NUM_MON minus 1.</p><p>If RIS is implemented, this field indicates the number of CSU monitor instances implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h2>Accessing MPAMF_CSUMON_IDR</h2><p>This register is within the MPAM feature page memory frames. In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.</p><p>MPAMF_CSUMON_IDR is read-only.</p><p>MPAMF_CSUMON_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.</p><p>MPAMF_CSUMON_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:</p><ul><li>MPAMF_CSUMON_IDR_s is permitted to have either the same or different contents to MPAMF_CSUMON_IDR_ns, MPAMF_CSUMON_IDR_rt, or MPAMF_CSUMON_IDR_rl.
</li><li>MPAMF_CSUMON_IDR_ns is permitted to have either the same or different contents to MPAMF_CSUMON_IDR_rt or MPAMF_CSUMON_IDR_rl.
</li><li>MPAMF_CSUMON_IDR_rt is permitted to have either the same or different contents to MPAMF_CSUMON_IDR_rl.
</li></ul><p>There must be separate registers in the Secure (MPAMF_CSUMON_IDR_s), Non-secure (MPAMF_CSUMON_IDR_ns), Root (MPAMF_CSUMON_IDR_rt), and Realm (MPAMF_CSUMON_IDR_rl) MPAM feature pages.</p><p>When <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, MPAMF_CSUMON_IDR shows the configuration of cache storage usage monitoring for the cache resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. Fields that mention RIS in their field descriptions have values that track the implemented properties of the resource instance. Fields that do not mention RIS are constant across all resource instances.</p><p>Access to MPAMF_CSUMON_IDR is not affected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.RIS.</p><h4>MPAMF_CSUMON_IDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0088</span></td><td>MPAMF_CSUMON_IDR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0088</span></td><td>MPAMF_CSUMON_IDR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x0088</span></td><td>MPAMF_CSUMON_IDR_rt</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x0088</span></td><td>MPAMF_CSUMON_IDR_rl</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>