# VLSI Design
Containing works that in the course of VLSI containing verilog and systemVerilog implementation by using VCS for simulation in Linux and checking the waveform in Verdi.
Also using Genus to check the timing voilation by report and sysnthesis.
