

================================================================
== Vitis HLS Report for 'cnn_top'
================================================================
* Date:           Mon Feb 27 10:37:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102322|   102322|  1.023 ms|  1.023 ms|  102323|  102323|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv2d_1_fu_413                                              |conv2d_1                                              |    15945|    15945|   0.159 ms|   0.159 ms|  15945|  15945|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_423                    |cnn_top_Pipeline_VITIS_LOOP_2872_1                    |     3141|     3141|  31.410 us|  31.410 us|   3141|   3141|       no|
        |grp_maxpool2d_1_fu_429                                           |maxpool2d_1                                           |      797|      797|   7.970 us|   7.970 us|    797|    797|       no|
        |grp_conv2d_fu_435                                                |conv2d                                                |     4931|     4931|  49.310 us|  49.310 us|   4931|   4931|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_445                   |cnn_top_Pipeline_VITIS_LOOP_2872_14                   |     1573|     1573|  15.730 us|  15.730 us|   1573|   1573|       no|
        |grp_maxpool2d_fu_451                                             |maxpool2d                                             |      404|      404|   4.040 us|   4.040 us|    404|    404|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_457  |cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2  |    75279|    75279|   0.753 ms|   0.753 ms|  75279|  75279|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_467                   |cnn_top_Pipeline_VITIS_LOOP_2872_15                   |       37|       37|   0.370 us|   0.370 us|     37|     37|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_473                    |cnn_top_Pipeline_VITIS_LOOP_2835_1                    |      182|      182|   1.820 us|   1.820 us|    182|    182|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%vla1_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2886]   --->   Operation 35 'alloca' 'vla1_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%vla42_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2887]   --->   Operation 36 'alloca' 'vla42_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%vla73_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2888]   --->   Operation 37 'alloca' 'vla73_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%vla104_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2889]   --->   Operation 38 'alloca' 'vla104_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%vla135_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2890]   --->   Operation 39 'alloca' 'vla135_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%vla166_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2891]   --->   Operation 40 'alloca' 'vla166_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%x_assign = alloca i64 1" [cnnlite_ip/src/cnn.c:2892]   --->   Operation 41 'alloca' 'x_assign' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%x_assign_2 = alloca i64 1" [cnnlite_ip/src/cnn.c:2893]   --->   Operation 42 'alloca' 'x_assign_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln2896 = call void @conv2d.1, i32 %x, i32 %vla1_i, i32 %weight0_0" [cnnlite_ip/src/cnn.c:2896]   --->   Operation 43 'call' 'call_ln2896' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln2896 = call void @conv2d.1, i32 %x, i32 %vla1_i, i32 %weight0_0" [cnnlite_ip/src/cnn.c:2896]   --->   Operation 44 'call' 'call_ln2896' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln2886 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_1, i32 %vla1_i, i32 %vla42_i" [cnnlite_ip/src/cnn.c:2886]   --->   Operation 45 'call' 'call_ln2886' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln2886 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_1, i32 %vla1_i, i32 %vla42_i" [cnnlite_ip/src/cnn.c:2886]   --->   Operation 46 'call' 'call_ln2886' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln2898 = call void @maxpool2d.1, i32 %vla42_i, i32 %vla73_i" [cnnlite_ip/src/cnn.c:2898]   --->   Operation 47 'call' 'call_ln2898' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln2898 = call void @maxpool2d.1, i32 %vla42_i, i32 %vla73_i" [cnnlite_ip/src/cnn.c:2898]   --->   Operation 48 'call' 'call_ln2898' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln2901 = call void @conv2d, i32 %vla73_i, i32 %vla104_i, i32 %bias1, i32 %weight1" [cnnlite_ip/src/cnn.c:2901]   --->   Operation 49 'call' 'call_ln2901' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln2901 = call void @conv2d, i32 %vla73_i, i32 %vla104_i, i32 %bias1, i32 %weight1" [cnnlite_ip/src/cnn.c:2901]   --->   Operation 50 'call' 'call_ln2901' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln2889 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_14, i32 %vla104_i, i32 %vla135_i" [cnnlite_ip/src/cnn.c:2889]   --->   Operation 51 'call' 'call_ln2889' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln2889 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_14, i32 %vla104_i, i32 %vla135_i" [cnnlite_ip/src/cnn.c:2889]   --->   Operation 52 'call' 'call_ln2889' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln2903 = call void @maxpool2d, i32 %vla135_i, i32 %vla166_i" [cnnlite_ip/src/cnn.c:2903]   --->   Operation 53 'call' 'call_ln2903' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln2903 = call void @maxpool2d, i32 %vla135_i, i32 %vla166_i" [cnnlite_ip/src/cnn.c:2903]   --->   Operation 54 'call' 'call_ln2903' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln2891 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2, i32 %vla166_i, i32 %x_assign, i32 %weight2, i32 %bias2" [cnnlite_ip/src/cnn.c:2891]   --->   Operation 55 'call' 'call_ln2891' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln2891 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2, i32 %vla166_i, i32 %x_assign, i32 %weight2, i32 %bias2" [cnnlite_ip/src/cnn.c:2891]   --->   Operation 56 'call' 'call_ln2891' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln2892 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_15, i32 %x_assign, i32 %x_assign_2" [cnnlite_ip/src/cnn.c:2892]   --->   Operation 57 'call' 'call_ln2892' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln2892 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_15, i32 %x_assign, i32 %x_assign_2" [cnnlite_ip/src/cnn.c:2892]   --->   Operation 58 'call' 'call_ln2892' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%x_assign_2_addr = getelementptr i32 %x_assign_2, i64 0, i64 0" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 59 'getelementptr' 'x_assign_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 60 [2/2] (3.25ns)   --->   "%x_assign_2_load = load i5 %x_assign_2_addr" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 60 'load' 'x_assign_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%x_assign_2_addr_1 = getelementptr i32 %x_assign_2, i64 0, i64 1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 61 'getelementptr' 'x_assign_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 62 [2/2] (3.25ns)   --->   "%x_assign_2_load_1 = load i5 %x_assign_2_addr_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 62 'load' 'x_assign_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 63 [1/2] (3.25ns)   --->   "%x_assign_2_load = load i5 %x_assign_2_addr" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 63 'load' 'x_assign_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 64 [1/2] (3.25ns)   --->   "%x_assign_2_load_1 = load i5 %x_assign_2_addr_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 64 'load' 'x_assign_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "%x_assign_2_addr_2 = getelementptr i32 %x_assign_2, i64 0, i64 2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 65 'getelementptr' 'x_assign_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [2/2] (3.25ns)   --->   "%x_assign_2_load_2 = load i5 %x_assign_2_addr_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 66 'load' 'x_assign_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "%x_assign_2_addr_3 = getelementptr i32 %x_assign_2, i64 0, i64 3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 67 'getelementptr' 'x_assign_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 68 [2/2] (3.25ns)   --->   "%x_assign_2_load_3 = load i5 %x_assign_2_addr_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 68 'load' 'x_assign_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 69 [1/2] (3.25ns)   --->   "%x_assign_2_load_2 = load i5 %x_assign_2_addr_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 69 'load' 'x_assign_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 70 [1/2] (3.25ns)   --->   "%x_assign_2_load_3 = load i5 %x_assign_2_addr_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 70 'load' 'x_assign_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%x_assign_2_addr_4 = getelementptr i32 %x_assign_2, i64 0, i64 4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 71 'getelementptr' 'x_assign_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [2/2] (3.25ns)   --->   "%x_assign_2_load_4 = load i5 %x_assign_2_addr_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 72 'load' 'x_assign_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_2_addr_5 = getelementptr i32 %x_assign_2, i64 0, i64 5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 73 'getelementptr' 'x_assign_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 74 [2/2] (3.25ns)   --->   "%x_assign_2_load_5 = load i5 %x_assign_2_addr_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 74 'load' 'x_assign_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 75 [1/2] (3.25ns)   --->   "%x_assign_2_load_4 = load i5 %x_assign_2_addr_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 75 'load' 'x_assign_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 76 [1/2] (3.25ns)   --->   "%x_assign_2_load_5 = load i5 %x_assign_2_addr_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 76 'load' 'x_assign_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%x_assign_2_addr_6 = getelementptr i32 %x_assign_2, i64 0, i64 6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 77 'getelementptr' 'x_assign_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 78 [2/2] (3.25ns)   --->   "%x_assign_2_load_6 = load i5 %x_assign_2_addr_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 78 'load' 'x_assign_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%x_assign_2_addr_7 = getelementptr i32 %x_assign_2, i64 0, i64 7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 79 'getelementptr' 'x_assign_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [2/2] (3.25ns)   --->   "%x_assign_2_load_7 = load i5 %x_assign_2_addr_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 80 'load' 'x_assign_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 81 [1/2] (3.25ns)   --->   "%x_assign_2_load_6 = load i5 %x_assign_2_addr_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 81 'load' 'x_assign_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 82 [1/2] (3.25ns)   --->   "%x_assign_2_load_7 = load i5 %x_assign_2_addr_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 82 'load' 'x_assign_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 83 [1/1] (0.00ns)   --->   "%x_assign_2_addr_8 = getelementptr i32 %x_assign_2, i64 0, i64 8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 83 'getelementptr' 'x_assign_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 84 [2/2] (3.25ns)   --->   "%x_assign_2_load_8 = load i5 %x_assign_2_addr_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 84 'load' 'x_assign_2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%x_assign_2_addr_9 = getelementptr i32 %x_assign_2, i64 0, i64 9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 85 'getelementptr' 'x_assign_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 86 [2/2] (3.25ns)   --->   "%x_assign_2_load_9 = load i5 %x_assign_2_addr_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 86 'load' 'x_assign_2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 87 [1/2] (3.25ns)   --->   "%x_assign_2_load_8 = load i5 %x_assign_2_addr_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 87 'load' 'x_assign_2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 88 [1/2] (3.25ns)   --->   "%x_assign_2_load_9 = load i5 %x_assign_2_addr_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 88 'load' 'x_assign_2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%x_assign_2_addr_10 = getelementptr i32 %x_assign_2, i64 0, i64 10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 89 'getelementptr' 'x_assign_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [2/2] (3.25ns)   --->   "%x_assign_2_load_10 = load i5 %x_assign_2_addr_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 90 'load' 'x_assign_2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%x_assign_2_addr_11 = getelementptr i32 %x_assign_2, i64 0, i64 11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 91 'getelementptr' 'x_assign_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [2/2] (3.25ns)   --->   "%x_assign_2_load_11 = load i5 %x_assign_2_addr_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 92 'load' 'x_assign_2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 93 [1/2] (3.25ns)   --->   "%x_assign_2_load_10 = load i5 %x_assign_2_addr_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 93 'load' 'x_assign_2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 94 [1/2] (3.25ns)   --->   "%x_assign_2_load_11 = load i5 %x_assign_2_addr_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 94 'load' 'x_assign_2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 95 [1/1] (0.00ns)   --->   "%x_assign_2_addr_12 = getelementptr i32 %x_assign_2, i64 0, i64 12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 95 'getelementptr' 'x_assign_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 96 [2/2] (3.25ns)   --->   "%x_assign_2_load_12 = load i5 %x_assign_2_addr_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 96 'load' 'x_assign_2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%x_assign_2_addr_13 = getelementptr i32 %x_assign_2, i64 0, i64 13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 97 'getelementptr' 'x_assign_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [2/2] (3.25ns)   --->   "%x_assign_2_load_13 = load i5 %x_assign_2_addr_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 98 'load' 'x_assign_2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 99 [1/2] (3.25ns)   --->   "%x_assign_2_load_12 = load i5 %x_assign_2_addr_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 99 'load' 'x_assign_2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 100 [1/2] (3.25ns)   --->   "%x_assign_2_load_13 = load i5 %x_assign_2_addr_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 100 'load' 'x_assign_2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%x_assign_2_addr_14 = getelementptr i32 %x_assign_2, i64 0, i64 14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 101 'getelementptr' 'x_assign_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [2/2] (3.25ns)   --->   "%x_assign_2_load_14 = load i5 %x_assign_2_addr_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 102 'load' 'x_assign_2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 103 [1/1] (0.00ns)   --->   "%x_assign_2_addr_15 = getelementptr i32 %x_assign_2, i64 0, i64 15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 103 'getelementptr' 'x_assign_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 104 [2/2] (3.25ns)   --->   "%x_assign_2_load_15 = load i5 %x_assign_2_addr_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 104 'load' 'x_assign_2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 105 [1/2] (3.25ns)   --->   "%x_assign_2_load_14 = load i5 %x_assign_2_addr_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 105 'load' 'x_assign_2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 106 [1/2] (3.25ns)   --->   "%x_assign_2_load_15 = load i5 %x_assign_2_addr_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 106 'load' 'x_assign_2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%x_assign_2_addr_16 = getelementptr i32 %x_assign_2, i64 0, i64 16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 107 'getelementptr' 'x_assign_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 108 [2/2] (3.25ns)   --->   "%x_assign_2_load_16 = load i5 %x_assign_2_addr_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 108 'load' 'x_assign_2_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "%x_assign_2_addr_17 = getelementptr i32 %x_assign_2, i64 0, i64 17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 109 'getelementptr' 'x_assign_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 110 [2/2] (3.25ns)   --->   "%x_assign_2_load_17 = load i5 %x_assign_2_addr_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 110 'load' 'x_assign_2_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 111 [1/2] (3.25ns)   --->   "%x_assign_2_load_16 = load i5 %x_assign_2_addr_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 111 'load' 'x_assign_2_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 112 [1/2] (3.25ns)   --->   "%x_assign_2_load_17 = load i5 %x_assign_2_addr_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 112 'load' 'x_assign_2_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%x_assign_2_addr_18 = getelementptr i32 %x_assign_2, i64 0, i64 18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 113 'getelementptr' 'x_assign_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [2/2] (3.25ns)   --->   "%x_assign_2_load_18 = load i5 %x_assign_2_addr_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 114 'load' 'x_assign_2_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%x_assign_2_addr_19 = getelementptr i32 %x_assign_2, i64 0, i64 19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 115 'getelementptr' 'x_assign_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [2/2] (3.25ns)   --->   "%x_assign_2_load_19 = load i5 %x_assign_2_addr_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 116 'load' 'x_assign_2_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 117 [1/2] (3.25ns)   --->   "%x_assign_2_load_18 = load i5 %x_assign_2_addr_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 117 'load' 'x_assign_2_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 118 [1/2] (3.25ns)   --->   "%x_assign_2_load_19 = load i5 %x_assign_2_addr_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 118 'load' 'x_assign_2_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 119 [1/1] (0.00ns)   --->   "%x_assign_2_addr_20 = getelementptr i32 %x_assign_2, i64 0, i64 20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 119 'getelementptr' 'x_assign_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 120 [2/2] (3.25ns)   --->   "%x_assign_2_load_20 = load i5 %x_assign_2_addr_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 120 'load' 'x_assign_2_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%x_assign_2_addr_21 = getelementptr i32 %x_assign_2, i64 0, i64 21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 121 'getelementptr' 'x_assign_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 122 [2/2] (3.25ns)   --->   "%x_assign_2_load_21 = load i5 %x_assign_2_addr_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 122 'load' 'x_assign_2_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 123 [1/2] (3.25ns)   --->   "%x_assign_2_load_20 = load i5 %x_assign_2_addr_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 123 'load' 'x_assign_2_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 124 [1/2] (3.25ns)   --->   "%x_assign_2_load_21 = load i5 %x_assign_2_addr_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 124 'load' 'x_assign_2_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 125 [1/1] (0.00ns)   --->   "%x_assign_2_addr_22 = getelementptr i32 %x_assign_2, i64 0, i64 22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 125 'getelementptr' 'x_assign_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 126 [2/2] (3.25ns)   --->   "%x_assign_2_load_22 = load i5 %x_assign_2_addr_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 126 'load' 'x_assign_2_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 127 [1/1] (0.00ns)   --->   "%x_assign_2_addr_23 = getelementptr i32 %x_assign_2, i64 0, i64 23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 127 'getelementptr' 'x_assign_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 128 [2/2] (3.25ns)   --->   "%x_assign_2_load_23 = load i5 %x_assign_2_addr_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 128 'load' 'x_assign_2_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 129 [1/2] (3.25ns)   --->   "%x_assign_2_load_22 = load i5 %x_assign_2_addr_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 129 'load' 'x_assign_2_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 130 [1/2] (3.25ns)   --->   "%x_assign_2_load_23 = load i5 %x_assign_2_addr_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 130 'load' 'x_assign_2_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 131 [1/1] (0.00ns)   --->   "%x_assign_2_addr_24 = getelementptr i32 %x_assign_2, i64 0, i64 24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 131 'getelementptr' 'x_assign_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 132 [2/2] (3.25ns)   --->   "%x_assign_2_load_24 = load i5 %x_assign_2_addr_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 132 'load' 'x_assign_2_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 133 [1/1] (0.00ns)   --->   "%x_assign_2_addr_25 = getelementptr i32 %x_assign_2, i64 0, i64 25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 133 'getelementptr' 'x_assign_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 134 [2/2] (3.25ns)   --->   "%x_assign_2_load_25 = load i5 %x_assign_2_addr_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 134 'load' 'x_assign_2_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 135 [1/2] (3.25ns)   --->   "%x_assign_2_load_24 = load i5 %x_assign_2_addr_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 135 'load' 'x_assign_2_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 136 [1/2] (3.25ns)   --->   "%x_assign_2_load_25 = load i5 %x_assign_2_addr_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 136 'load' 'x_assign_2_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 137 [1/1] (0.00ns)   --->   "%x_assign_2_addr_26 = getelementptr i32 %x_assign_2, i64 0, i64 26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 137 'getelementptr' 'x_assign_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 138 [2/2] (3.25ns)   --->   "%x_assign_2_load_26 = load i5 %x_assign_2_addr_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 138 'load' 'x_assign_2_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 139 [1/1] (0.00ns)   --->   "%x_assign_2_addr_27 = getelementptr i32 %x_assign_2, i64 0, i64 27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 139 'getelementptr' 'x_assign_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 140 [2/2] (3.25ns)   --->   "%x_assign_2_load_27 = load i5 %x_assign_2_addr_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 140 'load' 'x_assign_2_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 141 [1/2] (3.25ns)   --->   "%x_assign_2_load_26 = load i5 %x_assign_2_addr_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 141 'load' 'x_assign_2_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 142 [1/2] (3.25ns)   --->   "%x_assign_2_load_27 = load i5 %x_assign_2_addr_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 142 'load' 'x_assign_2_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 143 [1/1] (0.00ns)   --->   "%x_assign_2_addr_28 = getelementptr i32 %x_assign_2, i64 0, i64 28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 143 'getelementptr' 'x_assign_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 144 [2/2] (3.25ns)   --->   "%x_assign_2_load_28 = load i5 %x_assign_2_addr_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 144 'load' 'x_assign_2_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 145 [1/1] (0.00ns)   --->   "%x_assign_2_addr_29 = getelementptr i32 %x_assign_2, i64 0, i64 29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 145 'getelementptr' 'x_assign_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 146 [2/2] (3.25ns)   --->   "%x_assign_2_load_29 = load i5 %x_assign_2_addr_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 146 'load' 'x_assign_2_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 147 [1/2] (3.25ns)   --->   "%x_assign_2_load_28 = load i5 %x_assign_2_addr_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 147 'load' 'x_assign_2_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 148 [1/2] (3.25ns)   --->   "%x_assign_2_load_29 = load i5 %x_assign_2_addr_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 148 'load' 'x_assign_2_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%x_assign_2_addr_30 = getelementptr i32 %x_assign_2, i64 0, i64 30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 149 'getelementptr' 'x_assign_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 150 [2/2] (3.25ns)   --->   "%x_assign_2_load_30 = load i5 %x_assign_2_addr_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 150 'load' 'x_assign_2_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 151 [1/1] (0.00ns)   --->   "%x_assign_2_addr_31 = getelementptr i32 %x_assign_2, i64 0, i64 31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 151 'getelementptr' 'x_assign_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 152 [2/2] (3.25ns)   --->   "%x_assign_2_load_31 = load i5 %x_assign_2_addr_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 152 'load' 'x_assign_2_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 153 [1/2] (3.25ns)   --->   "%x_assign_2_load_30 = load i5 %x_assign_2_addr_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 153 'load' 'x_assign_2_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 154 [1/2] (3.25ns)   --->   "%x_assign_2_load_31 = load i5 %x_assign_2_addr_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 154 'load' 'x_assign_2_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln2840 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1, i32 %x_assign_2_load, i32 %x_assign_2_load_1, i32 %x_assign_2_load_2, i32 %x_assign_2_load_3, i32 %x_assign_2_load_4, i32 %x_assign_2_load_5, i32 %x_assign_2_load_6, i32 %x_assign_2_load_7, i32 %x_assign_2_load_8, i32 %x_assign_2_load_9, i32 %x_assign_2_load_10, i32 %x_assign_2_load_11, i32 %x_assign_2_load_12, i32 %x_assign_2_load_13, i32 %x_assign_2_load_14, i32 %x_assign_2_load_15, i32 %x_assign_2_load_16, i32 %x_assign_2_load_17, i32 %x_assign_2_load_18, i32 %x_assign_2_load_19, i32 %x_assign_2_load_20, i32 %x_assign_2_load_21, i32 %x_assign_2_load_22, i32 %x_assign_2_load_23, i32 %x_assign_2_load_24, i32 %x_assign_2_load_25, i32 %x_assign_2_load_26, i32 %x_assign_2_load_27, i32 %x_assign_2_load_28, i32 %x_assign_2_load_29, i32 %x_assign_2_load_30, i32 %x_assign_2_load_31, i32 %y, i32 %weight3, i32 %bias3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 155 'call' 'call_ln2840' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 156 [1/1] (0.00ns)   --->   "%spectopmodule_ln2785 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [cnnlite_ip/src/cnn.c:2785]   --->   Operation 156 'spectopmodule' 'spectopmodule_ln2785' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_4, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_4, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln2840 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1, i32 %x_assign_2_load, i32 %x_assign_2_load_1, i32 %x_assign_2_load_2, i32 %x_assign_2_load_3, i32 %x_assign_2_load_4, i32 %x_assign_2_load_5, i32 %x_assign_2_load_6, i32 %x_assign_2_load_7, i32 %x_assign_2_load_8, i32 %x_assign_2_load_9, i32 %x_assign_2_load_10, i32 %x_assign_2_load_11, i32 %x_assign_2_load_12, i32 %x_assign_2_load_13, i32 %x_assign_2_load_14, i32 %x_assign_2_load_15, i32 %x_assign_2_load_16, i32 %x_assign_2_load_17, i32 %x_assign_2_load_18, i32 %x_assign_2_load_19, i32 %x_assign_2_load_20, i32 %x_assign_2_load_21, i32 %x_assign_2_load_22, i32 %x_assign_2_load_23, i32 %x_assign_2_load_24, i32 %x_assign_2_load_25, i32 %x_assign_2_load_26, i32 %x_assign_2_load_27, i32 %x_assign_2_load_28, i32 %x_assign_2_load_29, i32 %x_assign_2_load_30, i32 %x_assign_2_load_31, i32 %y, i32 %weight3, i32 %bias3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 161 'call' 'call_ln2840' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln2788 = ret" [cnnlite_ip/src/cnn.c:2788]   --->   Operation 162 'ret' 'ret_ln2788' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111]; IO mode=ap_memory:ce=0
Port [ bias1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111111]; IO mode=ap_memory:ce=0
Port [ weight2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111111111111111111111111111111]; IO mode=ap_memory:ce=0
Port [ bias3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
vla1_i               (alloca       ) [ 00111000000000000000000000000000000]
vla42_i              (alloca       ) [ 00111110000000000000000000000000000]
vla73_i              (alloca       ) [ 00111111100000000000000000000000000]
vla104_i             (alloca       ) [ 00111111111000000000000000000000000]
vla135_i             (alloca       ) [ 00111111111110000000000000000000000]
vla166_i             (alloca       ) [ 00111111111111100000000000000000000]
x_assign             (alloca       ) [ 00111111111111111000000000000000000]
x_assign_2           (alloca       ) [ 00111111111111111111111111111111100]
call_ln2896          (call         ) [ 00000000000000000000000000000000000]
call_ln2886          (call         ) [ 00000000000000000000000000000000000]
call_ln2898          (call         ) [ 00000000000000000000000000000000000]
call_ln2901          (call         ) [ 00000000000000000000000000000000000]
call_ln2889          (call         ) [ 00000000000000000000000000000000000]
call_ln2903          (call         ) [ 00000000000000000000000000000000000]
call_ln2891          (call         ) [ 00000000000000000000000000000000000]
call_ln2892          (call         ) [ 00000000000000000000000000000000000]
x_assign_2_addr      (getelementptr) [ 00000000000000000010000000000000000]
x_assign_2_addr_1    (getelementptr) [ 00000000000000000010000000000000000]
x_assign_2_load      (load         ) [ 00000000000000000001111111111111111]
x_assign_2_load_1    (load         ) [ 00000000000000000001111111111111111]
x_assign_2_addr_2    (getelementptr) [ 00000000000000000001000000000000000]
x_assign_2_addr_3    (getelementptr) [ 00000000000000000001000000000000000]
x_assign_2_load_2    (load         ) [ 00000000000000000000111111111111111]
x_assign_2_load_3    (load         ) [ 00000000000000000000111111111111111]
x_assign_2_addr_4    (getelementptr) [ 00000000000000000000100000000000000]
x_assign_2_addr_5    (getelementptr) [ 00000000000000000000100000000000000]
x_assign_2_load_4    (load         ) [ 00000000000000000000011111111111111]
x_assign_2_load_5    (load         ) [ 00000000000000000000011111111111111]
x_assign_2_addr_6    (getelementptr) [ 00000000000000000000010000000000000]
x_assign_2_addr_7    (getelementptr) [ 00000000000000000000010000000000000]
x_assign_2_load_6    (load         ) [ 00000000000000000000001111111111111]
x_assign_2_load_7    (load         ) [ 00000000000000000000001111111111111]
x_assign_2_addr_8    (getelementptr) [ 00000000000000000000001000000000000]
x_assign_2_addr_9    (getelementptr) [ 00000000000000000000001000000000000]
x_assign_2_load_8    (load         ) [ 00000000000000000000000111111111111]
x_assign_2_load_9    (load         ) [ 00000000000000000000000111111111111]
x_assign_2_addr_10   (getelementptr) [ 00000000000000000000000100000000000]
x_assign_2_addr_11   (getelementptr) [ 00000000000000000000000100000000000]
x_assign_2_load_10   (load         ) [ 00000000000000000000000011111111111]
x_assign_2_load_11   (load         ) [ 00000000000000000000000011111111111]
x_assign_2_addr_12   (getelementptr) [ 00000000000000000000000010000000000]
x_assign_2_addr_13   (getelementptr) [ 00000000000000000000000010000000000]
x_assign_2_load_12   (load         ) [ 00000000000000000000000001111111111]
x_assign_2_load_13   (load         ) [ 00000000000000000000000001111111111]
x_assign_2_addr_14   (getelementptr) [ 00000000000000000000000001000000000]
x_assign_2_addr_15   (getelementptr) [ 00000000000000000000000001000000000]
x_assign_2_load_14   (load         ) [ 00000000000000000000000000111111111]
x_assign_2_load_15   (load         ) [ 00000000000000000000000000111111111]
x_assign_2_addr_16   (getelementptr) [ 00000000000000000000000000100000000]
x_assign_2_addr_17   (getelementptr) [ 00000000000000000000000000100000000]
x_assign_2_load_16   (load         ) [ 00000000000000000000000000011111111]
x_assign_2_load_17   (load         ) [ 00000000000000000000000000011111111]
x_assign_2_addr_18   (getelementptr) [ 00000000000000000000000000010000000]
x_assign_2_addr_19   (getelementptr) [ 00000000000000000000000000010000000]
x_assign_2_load_18   (load         ) [ 00000000000000000000000000001111111]
x_assign_2_load_19   (load         ) [ 00000000000000000000000000001111111]
x_assign_2_addr_20   (getelementptr) [ 00000000000000000000000000001000000]
x_assign_2_addr_21   (getelementptr) [ 00000000000000000000000000001000000]
x_assign_2_load_20   (load         ) [ 00000000000000000000000000000111111]
x_assign_2_load_21   (load         ) [ 00000000000000000000000000000111111]
x_assign_2_addr_22   (getelementptr) [ 00000000000000000000000000000100000]
x_assign_2_addr_23   (getelementptr) [ 00000000000000000000000000000100000]
x_assign_2_load_22   (load         ) [ 00000000000000000000000000000011111]
x_assign_2_load_23   (load         ) [ 00000000000000000000000000000011111]
x_assign_2_addr_24   (getelementptr) [ 00000000000000000000000000000010000]
x_assign_2_addr_25   (getelementptr) [ 00000000000000000000000000000010000]
x_assign_2_load_24   (load         ) [ 00000000000000000000000000000001111]
x_assign_2_load_25   (load         ) [ 00000000000000000000000000000001111]
x_assign_2_addr_26   (getelementptr) [ 00000000000000000000000000000001000]
x_assign_2_addr_27   (getelementptr) [ 00000000000000000000000000000001000]
x_assign_2_load_26   (load         ) [ 00000000000000000000000000000000111]
x_assign_2_load_27   (load         ) [ 00000000000000000000000000000000111]
x_assign_2_addr_28   (getelementptr) [ 00000000000000000000000000000000100]
x_assign_2_addr_29   (getelementptr) [ 00000000000000000000000000000000100]
x_assign_2_load_28   (load         ) [ 00000000000000000000000000000000011]
x_assign_2_load_29   (load         ) [ 00000000000000000000000000000000011]
x_assign_2_addr_30   (getelementptr) [ 00000000000000000000000000000000010]
x_assign_2_addr_31   (getelementptr) [ 00000000000000000000000000000000010]
x_assign_2_load_30   (load         ) [ 00000000000000000000000000000000001]
x_assign_2_load_31   (load         ) [ 00000000000000000000000000000000001]
spectopmodule_ln2785 (spectopmodule) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000]
call_ln2840          (call         ) [ 00000000000000000000000000000000000]
ret_ln2788           (ret          ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight0_0"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight3"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bias3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d.1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_Pipeline_VITIS_LOOP_2872_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool2d.1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_Pipeline_VITIS_LOOP_2872_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool2d"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_Pipeline_VITIS_LOOP_2872_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_Pipeline_VITIS_LOOP_2835_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="vla1_i_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla1_i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="vla42_i_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla42_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="vla73_i_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla73_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="vla104_i_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla104_i/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="vla135_i_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla135_i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="vla166_i_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla166_i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="x_assign_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_assign/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_assign_2_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_assign_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="x_assign_2_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr/17 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
<pin id="163" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_assign_2_load/17 x_assign_2_load_1/17 x_assign_2_load_2/18 x_assign_2_load_3/18 x_assign_2_load_4/19 x_assign_2_load_5/19 x_assign_2_load_6/20 x_assign_2_load_7/20 x_assign_2_load_8/21 x_assign_2_load_9/21 x_assign_2_load_10/22 x_assign_2_load_11/22 x_assign_2_load_12/23 x_assign_2_load_13/23 x_assign_2_load_14/24 x_assign_2_load_15/24 x_assign_2_load_16/25 x_assign_2_load_17/25 x_assign_2_load_18/26 x_assign_2_load_19/26 x_assign_2_load_20/27 x_assign_2_load_21/27 x_assign_2_load_22/28 x_assign_2_load_23/28 x_assign_2_load_24/29 x_assign_2_load_25/29 x_assign_2_load_26/30 x_assign_2_load_27/30 x_assign_2_load_28/31 x_assign_2_load_29/31 x_assign_2_load_30/32 x_assign_2_load_31/32 "/>
</bind>
</comp>

<comp id="165" class="1004" name="x_assign_2_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_1/17 "/>
</bind>
</comp>

<comp id="173" class="1004" name="x_assign_2_addr_2_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_2/18 "/>
</bind>
</comp>

<comp id="181" class="1004" name="x_assign_2_addr_3_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="3" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_3/18 "/>
</bind>
</comp>

<comp id="189" class="1004" name="x_assign_2_addr_4_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_4/19 "/>
</bind>
</comp>

<comp id="197" class="1004" name="x_assign_2_addr_5_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_5/19 "/>
</bind>
</comp>

<comp id="205" class="1004" name="x_assign_2_addr_6_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_6/20 "/>
</bind>
</comp>

<comp id="213" class="1004" name="x_assign_2_addr_7_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_7/20 "/>
</bind>
</comp>

<comp id="221" class="1004" name="x_assign_2_addr_8_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_8/21 "/>
</bind>
</comp>

<comp id="229" class="1004" name="x_assign_2_addr_9_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_9/21 "/>
</bind>
</comp>

<comp id="237" class="1004" name="x_assign_2_addr_10_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_10/22 "/>
</bind>
</comp>

<comp id="245" class="1004" name="x_assign_2_addr_11_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_11/22 "/>
</bind>
</comp>

<comp id="253" class="1004" name="x_assign_2_addr_12_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_12/23 "/>
</bind>
</comp>

<comp id="261" class="1004" name="x_assign_2_addr_13_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_13/23 "/>
</bind>
</comp>

<comp id="269" class="1004" name="x_assign_2_addr_14_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_14/24 "/>
</bind>
</comp>

<comp id="277" class="1004" name="x_assign_2_addr_15_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_15/24 "/>
</bind>
</comp>

<comp id="285" class="1004" name="x_assign_2_addr_16_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_16/25 "/>
</bind>
</comp>

<comp id="293" class="1004" name="x_assign_2_addr_17_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_17/25 "/>
</bind>
</comp>

<comp id="301" class="1004" name="x_assign_2_addr_18_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_18/26 "/>
</bind>
</comp>

<comp id="309" class="1004" name="x_assign_2_addr_19_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_19/26 "/>
</bind>
</comp>

<comp id="317" class="1004" name="x_assign_2_addr_20_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_20/27 "/>
</bind>
</comp>

<comp id="325" class="1004" name="x_assign_2_addr_21_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="6" slack="0"/>
<pin id="329" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_21/27 "/>
</bind>
</comp>

<comp id="333" class="1004" name="x_assign_2_addr_22_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_22/28 "/>
</bind>
</comp>

<comp id="341" class="1004" name="x_assign_2_addr_23_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_23/28 "/>
</bind>
</comp>

<comp id="349" class="1004" name="x_assign_2_addr_24_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_24/29 "/>
</bind>
</comp>

<comp id="357" class="1004" name="x_assign_2_addr_25_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_25/29 "/>
</bind>
</comp>

<comp id="365" class="1004" name="x_assign_2_addr_26_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_26/30 "/>
</bind>
</comp>

<comp id="373" class="1004" name="x_assign_2_addr_27_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_27/30 "/>
</bind>
</comp>

<comp id="381" class="1004" name="x_assign_2_addr_28_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_28/31 "/>
</bind>
</comp>

<comp id="389" class="1004" name="x_assign_2_addr_29_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_29/31 "/>
</bind>
</comp>

<comp id="397" class="1004" name="x_assign_2_addr_30_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_30/32 "/>
</bind>
</comp>

<comp id="405" class="1004" name="x_assign_2_addr_31_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_31/32 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_conv2d_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="0" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="0" index="3" bw="32" slack="0"/>
<pin id="418" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2896/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="0" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2886/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_maxpool2d_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2898/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_conv2d_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="3" bw="32" slack="0"/>
<pin id="440" dir="0" index="4" bw="32" slack="0"/>
<pin id="441" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2901/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="0" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2889/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_maxpool2d_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="455" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2903/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="0" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="3" bw="32" slack="0"/>
<pin id="462" dir="0" index="4" bw="32" slack="0"/>
<pin id="463" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2891/13 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="0" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="471" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2892/15 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="0" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="15"/>
<pin id="476" dir="0" index="2" bw="32" slack="15"/>
<pin id="477" dir="0" index="3" bw="32" slack="14"/>
<pin id="478" dir="0" index="4" bw="32" slack="14"/>
<pin id="479" dir="0" index="5" bw="32" slack="13"/>
<pin id="480" dir="0" index="6" bw="32" slack="13"/>
<pin id="481" dir="0" index="7" bw="32" slack="12"/>
<pin id="482" dir="0" index="8" bw="32" slack="12"/>
<pin id="483" dir="0" index="9" bw="32" slack="11"/>
<pin id="484" dir="0" index="10" bw="32" slack="11"/>
<pin id="485" dir="0" index="11" bw="32" slack="10"/>
<pin id="486" dir="0" index="12" bw="32" slack="10"/>
<pin id="487" dir="0" index="13" bw="32" slack="9"/>
<pin id="488" dir="0" index="14" bw="32" slack="9"/>
<pin id="489" dir="0" index="15" bw="32" slack="8"/>
<pin id="490" dir="0" index="16" bw="32" slack="8"/>
<pin id="491" dir="0" index="17" bw="32" slack="7"/>
<pin id="492" dir="0" index="18" bw="32" slack="7"/>
<pin id="493" dir="0" index="19" bw="32" slack="6"/>
<pin id="494" dir="0" index="20" bw="32" slack="6"/>
<pin id="495" dir="0" index="21" bw="32" slack="5"/>
<pin id="496" dir="0" index="22" bw="32" slack="5"/>
<pin id="497" dir="0" index="23" bw="32" slack="4"/>
<pin id="498" dir="0" index="24" bw="32" slack="4"/>
<pin id="499" dir="0" index="25" bw="32" slack="3"/>
<pin id="500" dir="0" index="26" bw="32" slack="3"/>
<pin id="501" dir="0" index="27" bw="32" slack="2"/>
<pin id="502" dir="0" index="28" bw="32" slack="2"/>
<pin id="503" dir="0" index="29" bw="32" slack="1"/>
<pin id="504" dir="0" index="30" bw="32" slack="1"/>
<pin id="505" dir="0" index="31" bw="32" slack="0"/>
<pin id="506" dir="0" index="32" bw="32" slack="0"/>
<pin id="507" dir="0" index="33" bw="32" slack="0"/>
<pin id="508" dir="0" index="34" bw="32" slack="0"/>
<pin id="509" dir="0" index="35" bw="32" slack="0"/>
<pin id="510" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2840/33 "/>
</bind>
</comp>

<comp id="517" class="1005" name="x_assign_2_addr_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="1"/>
<pin id="519" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr "/>
</bind>
</comp>

<comp id="522" class="1005" name="x_assign_2_addr_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="1"/>
<pin id="524" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="x_assign_2_load_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="15"/>
<pin id="529" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="x_assign_2_load "/>
</bind>
</comp>

<comp id="532" class="1005" name="x_assign_2_load_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="15"/>
<pin id="534" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="x_assign_2_load_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="x_assign_2_addr_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="1"/>
<pin id="539" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="x_assign_2_addr_3_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="1"/>
<pin id="544" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_3 "/>
</bind>
</comp>

<comp id="547" class="1005" name="x_assign_2_load_2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="14"/>
<pin id="549" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="x_assign_2_load_2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="x_assign_2_load_3_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="14"/>
<pin id="554" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="x_assign_2_load_3 "/>
</bind>
</comp>

<comp id="557" class="1005" name="x_assign_2_addr_4_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="1"/>
<pin id="559" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_4 "/>
</bind>
</comp>

<comp id="562" class="1005" name="x_assign_2_addr_5_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="1"/>
<pin id="564" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_5 "/>
</bind>
</comp>

<comp id="567" class="1005" name="x_assign_2_load_4_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="13"/>
<pin id="569" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="x_assign_2_load_4 "/>
</bind>
</comp>

<comp id="572" class="1005" name="x_assign_2_load_5_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="13"/>
<pin id="574" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="x_assign_2_load_5 "/>
</bind>
</comp>

<comp id="577" class="1005" name="x_assign_2_addr_6_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="1"/>
<pin id="579" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_6 "/>
</bind>
</comp>

<comp id="582" class="1005" name="x_assign_2_addr_7_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="1"/>
<pin id="584" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_7 "/>
</bind>
</comp>

<comp id="587" class="1005" name="x_assign_2_load_6_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="12"/>
<pin id="589" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="x_assign_2_load_6 "/>
</bind>
</comp>

<comp id="592" class="1005" name="x_assign_2_load_7_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="12"/>
<pin id="594" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="x_assign_2_load_7 "/>
</bind>
</comp>

<comp id="597" class="1005" name="x_assign_2_addr_8_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="1"/>
<pin id="599" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_8 "/>
</bind>
</comp>

<comp id="602" class="1005" name="x_assign_2_addr_9_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="1"/>
<pin id="604" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_9 "/>
</bind>
</comp>

<comp id="607" class="1005" name="x_assign_2_load_8_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="11"/>
<pin id="609" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="x_assign_2_load_8 "/>
</bind>
</comp>

<comp id="612" class="1005" name="x_assign_2_load_9_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="11"/>
<pin id="614" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="x_assign_2_load_9 "/>
</bind>
</comp>

<comp id="617" class="1005" name="x_assign_2_addr_10_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="1"/>
<pin id="619" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_10 "/>
</bind>
</comp>

<comp id="622" class="1005" name="x_assign_2_addr_11_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="1"/>
<pin id="624" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_11 "/>
</bind>
</comp>

<comp id="627" class="1005" name="x_assign_2_load_10_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="10"/>
<pin id="629" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="x_assign_2_load_10 "/>
</bind>
</comp>

<comp id="632" class="1005" name="x_assign_2_load_11_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="10"/>
<pin id="634" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="x_assign_2_load_11 "/>
</bind>
</comp>

<comp id="637" class="1005" name="x_assign_2_addr_12_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="1"/>
<pin id="639" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_12 "/>
</bind>
</comp>

<comp id="642" class="1005" name="x_assign_2_addr_13_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="1"/>
<pin id="644" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_13 "/>
</bind>
</comp>

<comp id="647" class="1005" name="x_assign_2_load_12_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="9"/>
<pin id="649" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="x_assign_2_load_12 "/>
</bind>
</comp>

<comp id="652" class="1005" name="x_assign_2_load_13_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="9"/>
<pin id="654" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="x_assign_2_load_13 "/>
</bind>
</comp>

<comp id="657" class="1005" name="x_assign_2_addr_14_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_14 "/>
</bind>
</comp>

<comp id="662" class="1005" name="x_assign_2_addr_15_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="1"/>
<pin id="664" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_15 "/>
</bind>
</comp>

<comp id="667" class="1005" name="x_assign_2_load_14_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="8"/>
<pin id="669" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="x_assign_2_load_14 "/>
</bind>
</comp>

<comp id="672" class="1005" name="x_assign_2_load_15_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="8"/>
<pin id="674" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="x_assign_2_load_15 "/>
</bind>
</comp>

<comp id="677" class="1005" name="x_assign_2_addr_16_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="1"/>
<pin id="679" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_16 "/>
</bind>
</comp>

<comp id="682" class="1005" name="x_assign_2_addr_17_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="5" slack="1"/>
<pin id="684" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_17 "/>
</bind>
</comp>

<comp id="687" class="1005" name="x_assign_2_load_16_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="7"/>
<pin id="689" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="x_assign_2_load_16 "/>
</bind>
</comp>

<comp id="692" class="1005" name="x_assign_2_load_17_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="7"/>
<pin id="694" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="x_assign_2_load_17 "/>
</bind>
</comp>

<comp id="697" class="1005" name="x_assign_2_addr_18_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="1"/>
<pin id="699" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_18 "/>
</bind>
</comp>

<comp id="702" class="1005" name="x_assign_2_addr_19_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="1"/>
<pin id="704" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_19 "/>
</bind>
</comp>

<comp id="707" class="1005" name="x_assign_2_load_18_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="6"/>
<pin id="709" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="x_assign_2_load_18 "/>
</bind>
</comp>

<comp id="712" class="1005" name="x_assign_2_load_19_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="6"/>
<pin id="714" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="x_assign_2_load_19 "/>
</bind>
</comp>

<comp id="717" class="1005" name="x_assign_2_addr_20_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="1"/>
<pin id="719" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_20 "/>
</bind>
</comp>

<comp id="722" class="1005" name="x_assign_2_addr_21_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="1"/>
<pin id="724" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_21 "/>
</bind>
</comp>

<comp id="727" class="1005" name="x_assign_2_load_20_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="5"/>
<pin id="729" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="x_assign_2_load_20 "/>
</bind>
</comp>

<comp id="732" class="1005" name="x_assign_2_load_21_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="5"/>
<pin id="734" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="x_assign_2_load_21 "/>
</bind>
</comp>

<comp id="737" class="1005" name="x_assign_2_addr_22_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="1"/>
<pin id="739" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_22 "/>
</bind>
</comp>

<comp id="742" class="1005" name="x_assign_2_addr_23_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="1"/>
<pin id="744" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_23 "/>
</bind>
</comp>

<comp id="747" class="1005" name="x_assign_2_load_22_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="4"/>
<pin id="749" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_assign_2_load_22 "/>
</bind>
</comp>

<comp id="752" class="1005" name="x_assign_2_load_23_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="4"/>
<pin id="754" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_assign_2_load_23 "/>
</bind>
</comp>

<comp id="757" class="1005" name="x_assign_2_addr_24_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="1"/>
<pin id="759" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_24 "/>
</bind>
</comp>

<comp id="762" class="1005" name="x_assign_2_addr_25_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="1"/>
<pin id="764" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_25 "/>
</bind>
</comp>

<comp id="767" class="1005" name="x_assign_2_load_24_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="3"/>
<pin id="769" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_2_load_24 "/>
</bind>
</comp>

<comp id="772" class="1005" name="x_assign_2_load_25_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="3"/>
<pin id="774" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_2_load_25 "/>
</bind>
</comp>

<comp id="777" class="1005" name="x_assign_2_addr_26_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="1"/>
<pin id="779" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_26 "/>
</bind>
</comp>

<comp id="782" class="1005" name="x_assign_2_addr_27_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="1"/>
<pin id="784" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_27 "/>
</bind>
</comp>

<comp id="787" class="1005" name="x_assign_2_load_26_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="2"/>
<pin id="789" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_2_load_26 "/>
</bind>
</comp>

<comp id="792" class="1005" name="x_assign_2_load_27_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="2"/>
<pin id="794" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_2_load_27 "/>
</bind>
</comp>

<comp id="797" class="1005" name="x_assign_2_addr_28_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="1"/>
<pin id="799" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_28 "/>
</bind>
</comp>

<comp id="802" class="1005" name="x_assign_2_addr_29_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="1"/>
<pin id="804" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_29 "/>
</bind>
</comp>

<comp id="807" class="1005" name="x_assign_2_load_28_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_load_28 "/>
</bind>
</comp>

<comp id="812" class="1005" name="x_assign_2_load_29_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_load_29 "/>
</bind>
</comp>

<comp id="817" class="1005" name="x_assign_2_addr_30_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="1"/>
<pin id="819" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_30 "/>
</bind>
</comp>

<comp id="822" class="1005" name="x_assign_2_addr_31_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="1"/>
<pin id="824" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_31 "/>
</bind>
</comp>

<comp id="827" class="1005" name="x_assign_2_load_30_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_load_30 "/>
</bind>
</comp>

<comp id="832" class="1005" name="x_assign_2_load_31_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_load_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="164"><net_src comp="148" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="62" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="70" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="308"><net_src comp="301" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="72" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="316"><net_src comp="309" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="74" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="324"><net_src comp="317" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="76" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="332"><net_src comp="325" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="78" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="80" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="82" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="356"><net_src comp="349" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="84" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="86" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="372"><net_src comp="365" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="88" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="380"><net_src comp="373" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="90" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="388"><net_src comp="381" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="394"><net_src comp="36" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="92" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="396"><net_src comp="389" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="94" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="404"><net_src comp="397" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="96" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="412"><net_src comp="405" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="419"><net_src comp="20" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="0" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="116" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="4" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="428"><net_src comp="22" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="24" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="442"><net_src comp="26" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="6" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="444"><net_src comp="8" pin="0"/><net_sink comp="435" pin=4"/></net>

<net id="450"><net_src comp="28" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="456"><net_src comp="30" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="10" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="466"><net_src comp="12" pin="0"/><net_sink comp="457" pin=4"/></net>

<net id="472"><net_src comp="34" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="511"><net_src comp="98" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="512"><net_src comp="155" pin="7"/><net_sink comp="473" pin=31"/></net>

<net id="513"><net_src comp="155" pin="3"/><net_sink comp="473" pin=32"/></net>

<net id="514"><net_src comp="2" pin="0"/><net_sink comp="473" pin=33"/></net>

<net id="515"><net_src comp="14" pin="0"/><net_sink comp="473" pin=34"/></net>

<net id="516"><net_src comp="16" pin="0"/><net_sink comp="473" pin=35"/></net>

<net id="520"><net_src comp="148" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="525"><net_src comp="165" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="530"><net_src comp="155" pin="7"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="535"><net_src comp="155" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="540"><net_src comp="173" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="545"><net_src comp="181" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="550"><net_src comp="155" pin="7"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="473" pin=3"/></net>

<net id="555"><net_src comp="155" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="473" pin=4"/></net>

<net id="560"><net_src comp="189" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="565"><net_src comp="197" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="570"><net_src comp="155" pin="7"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="473" pin=5"/></net>

<net id="575"><net_src comp="155" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="473" pin=6"/></net>

<net id="580"><net_src comp="205" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="585"><net_src comp="213" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="590"><net_src comp="155" pin="7"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="473" pin=7"/></net>

<net id="595"><net_src comp="155" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="473" pin=8"/></net>

<net id="600"><net_src comp="221" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="605"><net_src comp="229" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="610"><net_src comp="155" pin="7"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="473" pin=9"/></net>

<net id="615"><net_src comp="155" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="473" pin=10"/></net>

<net id="620"><net_src comp="237" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="625"><net_src comp="245" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="630"><net_src comp="155" pin="7"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="473" pin=11"/></net>

<net id="635"><net_src comp="155" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="473" pin=12"/></net>

<net id="640"><net_src comp="253" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="645"><net_src comp="261" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="650"><net_src comp="155" pin="7"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="473" pin=13"/></net>

<net id="655"><net_src comp="155" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="473" pin=14"/></net>

<net id="660"><net_src comp="269" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="665"><net_src comp="277" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="670"><net_src comp="155" pin="7"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="473" pin=15"/></net>

<net id="675"><net_src comp="155" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="473" pin=16"/></net>

<net id="680"><net_src comp="285" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="685"><net_src comp="293" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="690"><net_src comp="155" pin="7"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="473" pin=17"/></net>

<net id="695"><net_src comp="155" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="473" pin=18"/></net>

<net id="700"><net_src comp="301" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="705"><net_src comp="309" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="710"><net_src comp="155" pin="7"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="473" pin=19"/></net>

<net id="715"><net_src comp="155" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="473" pin=20"/></net>

<net id="720"><net_src comp="317" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="725"><net_src comp="325" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="730"><net_src comp="155" pin="7"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="473" pin=21"/></net>

<net id="735"><net_src comp="155" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="473" pin=22"/></net>

<net id="740"><net_src comp="333" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="745"><net_src comp="341" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="750"><net_src comp="155" pin="7"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="473" pin=23"/></net>

<net id="755"><net_src comp="155" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="473" pin=24"/></net>

<net id="760"><net_src comp="349" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="765"><net_src comp="357" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="770"><net_src comp="155" pin="7"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="473" pin=25"/></net>

<net id="775"><net_src comp="155" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="473" pin=26"/></net>

<net id="780"><net_src comp="365" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="785"><net_src comp="373" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="790"><net_src comp="155" pin="7"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="473" pin=27"/></net>

<net id="795"><net_src comp="155" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="473" pin=28"/></net>

<net id="800"><net_src comp="381" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="805"><net_src comp="389" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="810"><net_src comp="155" pin="7"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="473" pin=29"/></net>

<net id="815"><net_src comp="155" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="473" pin=30"/></net>

<net id="820"><net_src comp="397" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="825"><net_src comp="405" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="830"><net_src comp="155" pin="7"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="473" pin=31"/></net>

<net id="835"><net_src comp="155" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="473" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {33 34 }
 - Input state : 
	Port: cnn_top : x | {1 2 }
	Port: cnn_top : weight0_0 | {1 2 }
	Port: cnn_top : bias1 | {7 8 }
	Port: cnn_top : weight1 | {7 8 }
	Port: cnn_top : weight2 | {13 14 }
	Port: cnn_top : bias2 | {13 14 }
	Port: cnn_top : weight3 | {33 34 }
	Port: cnn_top : bias3 | {33 34 }
  - Chain level:
	State 1
		call_ln2896 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		x_assign_2_load : 1
		x_assign_2_load_1 : 1
	State 18
		x_assign_2_load_2 : 1
		x_assign_2_load_3 : 1
	State 19
		x_assign_2_load_4 : 1
		x_assign_2_load_5 : 1
	State 20
		x_assign_2_load_6 : 1
		x_assign_2_load_7 : 1
	State 21
		x_assign_2_load_8 : 1
		x_assign_2_load_9 : 1
	State 22
		x_assign_2_load_10 : 1
		x_assign_2_load_11 : 1
	State 23
		x_assign_2_load_12 : 1
		x_assign_2_load_13 : 1
	State 24
		x_assign_2_load_14 : 1
		x_assign_2_load_15 : 1
	State 25
		x_assign_2_load_16 : 1
		x_assign_2_load_17 : 1
	State 26
		x_assign_2_load_18 : 1
		x_assign_2_load_19 : 1
	State 27
		x_assign_2_load_20 : 1
		x_assign_2_load_21 : 1
	State 28
		x_assign_2_load_22 : 1
		x_assign_2_load_23 : 1
	State 29
		x_assign_2_load_24 : 1
		x_assign_2_load_25 : 1
	State 30
		x_assign_2_load_26 : 1
		x_assign_2_load_27 : 1
	State 31
		x_assign_2_load_28 : 1
		x_assign_2_load_29 : 1
	State 32
		x_assign_2_load_30 : 1
		x_assign_2_load_31 : 1
	State 33
		call_ln2840 : 1
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                       grp_conv2d_1_fu_413                       |    10   | 56.1845 |   2702  |   2991  |
|          |          grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_423          |    0    |  1.588  |   153   |    95   |
|          |                      grp_maxpool2d_1_fu_429                     |    0    |  6.352  |   428   |   848   |
|          |                        grp_conv2d_fu_435                        |    62   | 136.041 |  10566  |  14023  |
|   call   |          grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_445         |    0    |  1.588  |   151   |    94   |
|          |                       grp_maxpool2d_fu_451                      |    0    |  6.352  |   419   |   842   |
|          | grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_457 |    6    |  9.6473 |   753   |   896   |
|          |          grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_467         |    0    |  1.588  |   140   |    95   |
|          |          grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_473          |   162   |  52.404 |  15875  |  23461  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |   240   | 271.744 |  31187  |  43345  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|   bias1  |    0   |   32   |    4   |    -   |
|   bias2  |    1   |    0   |    0   |    -   |
|   bias3  |    0   |   32   |    5   |    -   |
| vla104_i |    4   |    0   |    0   |    0   |
| vla135_i |   12   |    0   |    0   |    0   |
| vla166_i |    1   |    0   |    0   |    0   |
|  vla1_i  |    8   |    0   |    0   |    0   |
|  vla42_i |   24   |    0   |    0   |    0   |
|  vla73_i |   22   |    0   |    0   |    0   |
| weight0_0|   10   |    0   |    0   |    -   |
|  weight1 |   12   |    0   |    0   |    -   |
|  weight2 |   32   |    0   |    0   |    -   |
|  weight3 |   32   |    0   |    0   |    -   |
| x_assign |    1   |    0   |    0   |    0   |
|x_assign_2|    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   161  |   64   |    9   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|x_assign_2_addr_10_reg_617|    5   |
|x_assign_2_addr_11_reg_622|    5   |
|x_assign_2_addr_12_reg_637|    5   |
|x_assign_2_addr_13_reg_642|    5   |
|x_assign_2_addr_14_reg_657|    5   |
|x_assign_2_addr_15_reg_662|    5   |
|x_assign_2_addr_16_reg_677|    5   |
|x_assign_2_addr_17_reg_682|    5   |
|x_assign_2_addr_18_reg_697|    5   |
|x_assign_2_addr_19_reg_702|    5   |
| x_assign_2_addr_1_reg_522|    5   |
|x_assign_2_addr_20_reg_717|    5   |
|x_assign_2_addr_21_reg_722|    5   |
|x_assign_2_addr_22_reg_737|    5   |
|x_assign_2_addr_23_reg_742|    5   |
|x_assign_2_addr_24_reg_757|    5   |
|x_assign_2_addr_25_reg_762|    5   |
|x_assign_2_addr_26_reg_777|    5   |
|x_assign_2_addr_27_reg_782|    5   |
|x_assign_2_addr_28_reg_797|    5   |
|x_assign_2_addr_29_reg_802|    5   |
| x_assign_2_addr_2_reg_537|    5   |
|x_assign_2_addr_30_reg_817|    5   |
|x_assign_2_addr_31_reg_822|    5   |
| x_assign_2_addr_3_reg_542|    5   |
| x_assign_2_addr_4_reg_557|    5   |
| x_assign_2_addr_5_reg_562|    5   |
| x_assign_2_addr_6_reg_577|    5   |
| x_assign_2_addr_7_reg_582|    5   |
| x_assign_2_addr_8_reg_597|    5   |
| x_assign_2_addr_9_reg_602|    5   |
|  x_assign_2_addr_reg_517 |    5   |
|x_assign_2_load_10_reg_627|   32   |
|x_assign_2_load_11_reg_632|   32   |
|x_assign_2_load_12_reg_647|   32   |
|x_assign_2_load_13_reg_652|   32   |
|x_assign_2_load_14_reg_667|   32   |
|x_assign_2_load_15_reg_672|   32   |
|x_assign_2_load_16_reg_687|   32   |
|x_assign_2_load_17_reg_692|   32   |
|x_assign_2_load_18_reg_707|   32   |
|x_assign_2_load_19_reg_712|   32   |
| x_assign_2_load_1_reg_532|   32   |
|x_assign_2_load_20_reg_727|   32   |
|x_assign_2_load_21_reg_732|   32   |
|x_assign_2_load_22_reg_747|   32   |
|x_assign_2_load_23_reg_752|   32   |
|x_assign_2_load_24_reg_767|   32   |
|x_assign_2_load_25_reg_772|   32   |
|x_assign_2_load_26_reg_787|   32   |
|x_assign_2_load_27_reg_792|   32   |
|x_assign_2_load_28_reg_807|   32   |
|x_assign_2_load_29_reg_812|   32   |
| x_assign_2_load_2_reg_547|   32   |
|x_assign_2_load_30_reg_827|   32   |
|x_assign_2_load_31_reg_832|   32   |
| x_assign_2_load_3_reg_552|   32   |
| x_assign_2_load_4_reg_567|   32   |
| x_assign_2_load_5_reg_572|   32   |
| x_assign_2_load_6_reg_587|   32   |
| x_assign_2_load_7_reg_592|   32   |
| x_assign_2_load_8_reg_607|   32   |
| x_assign_2_load_9_reg_612|   32   |
|  x_assign_2_load_reg_527 |   32   |
+--------------------------+--------+
|           Total          |  1184  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_155               |  p0  |  32  |   5  |   160  ||   142   |
|               grp_access_fu_155               |  p2  |  32  |   0  |    0   ||   142   |
| grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_473 |  p31 |   2  |  32  |   64   ||    9    |
| grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_473 |  p32 |   2  |  32  |   64   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   288  ||  9.586  ||   302   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   240  |   271  |  31187 |  43345 |    -   |
|   Memory  |   161  |    -   |    -   |   64   |    9   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   302  |    -   |
|  Register |    -   |    -   |    -   |  1184  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   161  |   240  |   281  |  32435 |  43656 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
