@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN362 :"c:\users\seba\documents\go_board\uart\uart_rx.v":77:1:77:6|Removing sequential instance r_valid (in view: work.uart_rx(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\uart\uart_Implmnt\uart.sap.
