"CLK0_PAD",,"CLK0_PAD","CLK0_PAD"
"DMMainPorts_1/Uart0BitClockDiv/clko_i:Q",,"DMMainPorts_1/Uart0BitClockDiv/clko_i:Q","DMMainPorts_1/Uart0BitClockDiv/clko_i:Q"
"DMMainPorts_1/Uart0TxBitClockDiv/div_i:Q",,"DMMainPorts_1/Uart0TxBitClockDiv/div_i:Q","DMMainPorts_1/Uart0TxBitClockDiv/div_i:Q"
"DMMainPorts_1/Uart1BitClockDiv/clko_i:Q",,"DMMainPorts_1/Uart1BitClockDiv/clko_i:Q","DMMainPorts_1/Uart1BitClockDiv/clko_i:Q"
"DMMainPorts_1/Uart1TxBitClockDiv/div_i:Q",,"DMMainPorts_1/Uart1TxBitClockDiv/div_i:Q","DMMainPorts_1/Uart1TxBitClockDiv/div_i:Q"
"DMMainPorts_1/Uart2BitClockDiv/clko_i:Q",,"DMMainPorts_1/Uart2BitClockDiv/clko_i:Q","DMMainPorts_1/Uart2BitClockDiv/clko_i:Q"
"DMMainPorts_1/Uart2TxBitClockDiv/div_i:Q",,"DMMainPorts_1/Uart2TxBitClockDiv/div_i:Q","DMMainPorts_1/Uart2TxBitClockDiv/div_i:Q"
"DMMainPorts_1/Uart3BitClockDiv/clko_i:Q",,"DMMainPorts_1/Uart3BitClockDiv/clko_i:Q","DMMainPorts_1/Uart3BitClockDiv/clko_i:Q"
"DMMainPorts_1/Uart3TxBitClockDiv/div_i:Q",,"DMMainPorts_1/Uart3TxBitClockDiv/div_i:Q","DMMainPorts_1/Uart3TxBitClockDiv/div_i:Q"
"EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:GL0",,"EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:GL0","EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:GL0"
"FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0",,"FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0","FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0"
"FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1",,"FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1","FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1"
