Cache Log
Cache miss for memory address 0.
Cache miss for memory address 1.
Cache miss for memory address 2.
Cache miss for memory address 3.
Cache miss for memory address 4.
Cache miss for memory address 5.
Cache miss for memory address 7.
Cache miss for memory address 8.
Cache miss for memory address 9.
Cache miss for memory address 16.
Cache miss for memory address 17.
Cache miss for memory address 0.
Added a new cache line with tag 0. Current number of lines: 1.
Cache hit for memory address 7.
Cache hit for memory address 1.
Cache miss for memory address 8.
Added a new cache line with tag 8. Current number of lines: 2.
Cache hit for memory address 2.
Cache hit for memory address 8.
Cache hit for memory address 3.
Cache hit for memory address 9.
Cache hit for memory address 4.
Cache hit for memory address 4.
Cache hit for memory address 5.
Cache hit for memory address 2.
Cache hit for memory address 6.
Cache hit for memory address 0.
Cache hit for memory address 0.
Cache hit for memory address 7.
Cache hit for memory address 1.
Cache hit for memory address 8.
Cache hit for memory address 2.
Cache hit for memory address 8.
Cache hit for memory address 3.
Cache hit for memory address 9.
Cache hit for memory address 4.
Cache hit for memory address 4.
Cache hit for memory address 5.
Cache hit for memory address 2.
Cache hit for memory address 6.
Cache hit for memory address 0.
Cache hit for memory address 0.
Cache hit for memory address 7.
Cache hit for memory address 1.
Cache hit for memory address 8.
Cache hit for memory address 2.
Cache hit for memory address 8.
Cache hit for memory address 3.
Cache hit for memory address 9.
Cache hit for memory address 4.
Cache hit for memory address 4.
Cache hit for memory address 5.
Cache hit for memory address 2.
Cache hit for memory address 6.
Cache hit for memory address 0.
Cache hit for memory address 0.
Cache hit for memory address 7.
Cache hit for memory address 1.
Cache hit for memory address 8.
Cache hit for memory address 2.
Cache hit for memory address 8.
Cache hit for memory address 3.
Cache hit for memory address 9.
Cache hit for memory address 4.
Cache hit for memory address 4.
Cache hit for memory address 5.
Cache hit for memory address 2.
Cache hit for memory address 6.
Cache hit for memory address 0.
Cache hit for memory address 0.
Cache hit for memory address 7.
Cache miss for memory address 16.
Added a new cache line with tag 16. Current number of lines: 3.
Cache hit for memory address 0.
Cache hit for memory address 17.
Cache hit for memory address 1.
Cache hit for memory address 18.
Cache hit for memory address 0.
Cache hit for memory address 0.
Cache hit for memory address 7.
Cache hit for memory address 1.
Cache hit for memory address 8.
Cache hit for memory address 2.
Cache hit for memory address 8.
