Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "rom_Car.v" in library work
Compiling verilog file "VGA_LOGIC.v" in library work
Module <rom_Car> compiled
Compiling verilog file "Rom_Position.v" in library work
Module <VGA_LOGIC> compiled
Compiling verilog file "rom_Bars.v" in library work
Module <Rom_Position> compiled
Compiling verilog file "Random_tiny.v" in library work
Module <rom_Bars> compiled
Compiling verilog file "Enemy.v" in library work
Module <Random_tiny> compiled
Compiling verilog file "CLK_Divider.v" in library work
Module <Enemy> compiled
Compiling verilog file "ALU.v" in library work
Module <CLK_Divider> compiled
Compiling verilog file "Main.v" in library work
Module <ALU> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work> with parameters.
	center_pos = "100010111"
	end_pos = "1001101100"
	initial_pos = "0000000000"
	left_pos = "011000101"
	right_pos = "101101001"

Analyzing hierarchy for module <CLK_Divider> in library <work> with parameters.
	counter_limit = "0000000001001100010010110100000"

Analyzing hierarchy for module <rom_Car> in library <work>.

Analyzing hierarchy for module <CLK_Divider> in library <work> with parameters.
	counter_limit = "0000000011000011010100000"

Analyzing hierarchy for module <CLK_Divider> in library <work> with parameters.
	counter_limit = "0001001100010010110100000"

Analyzing hierarchy for module <Enemy> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <Random_tiny> in library <work>.

Analyzing hierarchy for module <Rom_Position> in library <work>.

Analyzing hierarchy for module <rom_Bars> in library <work>.

Analyzing hierarchy for module <VGA_LOGIC> in library <work>.

Analyzing hierarchy for module <rom_Car> in library <work>.

WARNING:Xst:2591 - "Main.v" line 39: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Main.v" line 39: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
	center_pos = 9'b100010111
	end_pos = 10'b1001101100
	initial_pos = 10'b0000000000
	left_pos = 9'b011000101
	right_pos = 9'b101101001
Module <Main> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
Analyzing module <CLK_Divider.1> in library <work>.
	counter_limit = 31'b0000000001001100010010110100000
Module <CLK_Divider.1> is correct for synthesis.
 
Analyzing module <rom_Car> in library <work>.
INFO:Xst:2546 - "rom_Car.v" line 13: reading initialization file "CarBlue.mif".
WARNING:Xst:905 - "rom_Car.v" line 10: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rom_content>
Module <rom_Car> is correct for synthesis.
 
Analyzing module <CLK_Divider.2> in library <work>.
	counter_limit = 25'b0000000011000011010100000
Module <CLK_Divider.2> is correct for synthesis.
 
Analyzing module <CLK_Divider.3> in library <work>.
	counter_limit = 25'b0001001100010010110100000
Module <CLK_Divider.3> is correct for synthesis.
 
Analyzing module <Enemy> in library <work>.
Module <Enemy> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <Random_tiny> in library <work>.
Module <Random_tiny> is correct for synthesis.
 
Analyzing module <Rom_Position> in library <work>.
Module <Rom_Position> is correct for synthesis.
 
Analyzing module <rom_Bars> in library <work>.
INFO:Xst:2546 - "rom_Bars.v" line 12: reading initialization file "lineas.mif".
WARNING:Xst:905 - "rom_Bars.v" line 9: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rom_content>
Module <rom_Bars> is correct for synthesis.
 
Analyzing module <VGA_LOGIC> in library <work>.
Module <VGA_LOGIC> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <estates<1>> in unit <Main> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ce> in unit <Main> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <offset_car_y> in unit <Main> has a constant value of 0101100101 during circuit operation. The register is replaced by logic.

Synthesizing Unit <CLK_Divider_1>.
    Related source file is "CLK_Divider.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 25-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_Divider_1> synthesized.


Synthesizing Unit <rom_Car>.
    Related source file is "rom_Car.v".
WARNING:Xst:1781 - Signal <rom_content> is used but never assigned. Tied to default value.
    Found 16384x3-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <rom_Car> synthesized.


Synthesizing Unit <CLK_Divider_2>.
    Related source file is "CLK_Divider.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 25-bit comparator equal for signal <clk1hz_buff$cmp_eq0000> created at line 21.
    Found 25-bit up counter for signal <counter>.
    Found 25-bit comparator equal for signal <counter$cmp_eq0000> created at line 21.
    Found 25-bit adder for signal <counter$sub0000> created at line 21.
    Found 25-bit adder for signal <old_counter_6$add0000> created at line 19.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <CLK_Divider_2> synthesized.


Synthesizing Unit <CLK_Divider_3>.
    Related source file is "CLK_Divider.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 25-bit up counter for signal <counter>.
    Found 25-bit adder for signal <old_counter_7$add0000> created at line 19.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_Divider_3> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 1-bit register for signal <collision>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 19.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 19.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 24.
    Found 10-bit adder carry out for signal <add0003$addsub0000> created at line 29.
    Found 10-bit adder carry out for signal <add0004$addsub0000> created at line 29.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0000> created at line 19.
    Found 10-bit comparator lessequal for signal <collision$cmp_ge0001> created at line 19.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0002> created at line 24.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0003> created at line 24.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0004> created at line 29.
    Found 10-bit comparator lessequal for signal <collision$cmp_ge0005> created at line 29.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0006> created at line 34.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0007> created at line 34.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0000> created at line 19.
    Found 11-bit comparator greatequal for signal <collision$cmp_le0001> created at line 19.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0002> created at line 24.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0003> created at line 24.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0004> created at line 29.
    Found 11-bit comparator greatequal for signal <collision$cmp_le0005> created at line 29.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0006> created at line 34.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0007> created at line 34.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <Random_tiny>.
    Related source file is "Random_tiny.v".
    Found 1-bit xor2 for signal <nextBit>.
    Found 4-bit register for signal <r>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Random_tiny> synthesized.


Synthesizing Unit <Rom_Position>.
    Related source file is "Rom_Position.v".
Unit <Rom_Position> synthesized.


Synthesizing Unit <rom_Bars>.
    Related source file is "rom_Bars.v".
WARNING:Xst:1781 - Signal <rom_content> is used but never assigned. Tied to default value.
    Found 16384x3-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <rom_Bars> synthesized.


Synthesizing Unit <VGA_LOGIC>.
    Related source file is "VGA_LOGIC.v".
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <blue_out>.
    Found 1-bit register for signal <red_out>.
    Found 1-bit register for signal <green_out>.
    Found 1-bit register for signal <hsync>.
    Found 3-bit register for signal <color>.
    Found 10-bit register for signal <hcount>.
    Found 10-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 39.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 39.
    Found 10-bit adder for signal <old_hcount_10$addsub0000> created at line 30.
    Found 10-bit adder for signal <old_vcount_9$addsub0000> created at line 27.
    Found 10-bit comparator less for signal <red_out$cmp_lt0000> created at line 45.
    Found 10-bit comparator less for signal <red_out$cmp_lt0001> created at line 45.
    Found 10-bit register for signal <vcount>.
    Found 10-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 33.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 33.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <VGA_LOGIC> synthesized.


Synthesizing Unit <Enemy>.
    Related source file is "Enemy.v".
    Found 10-bit register for signal <pos_y>.
    Found 3-bit register for signal <data>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 54.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 56.
    Found 14-bit up counter for signal <address>.
    Found 10-bit comparator greatequal for signal <address$cmp_ge0000> created at line 54.
    Found 11-bit comparator greatequal for signal <address$cmp_ge0001> created at line 56.
    Found 10-bit comparator greatequal for signal <address$cmp_ge0002> created at line 52.
    Found 10-bit comparator greatequal for signal <address$cmp_ge0003> created at line 50.
    Found 11-bit comparator less for signal <address$cmp_lt0000> created at line 54.
    Found 10-bit comparator less for signal <address$cmp_lt0001> created at line 52.
    Found 10-bit comparator less for signal <address$cmp_lt0002> created at line 50.
    Found 10-bit comparator less for signal <address$cmp_lt0003> created at line 56.
    Found 10-bit register for signal <counter>.
    Found 10-bit adder for signal <counter$addsub0000> created at line 34.
    Found 10-bit adder carry out for signal <counter$addsub0001> created at line 31.
    Found 11-bit comparator less for signal <counter$cmp_lt0000> created at line 31.
    Found 11-bit comparator greatequal for signal <data_0$cmp_ge0000> created at line 54.
    Found 10-bit comparator less for signal <data_0$cmp_lt0000> created at line 54.
    Found 10-bit adder for signal <pos_y$addsub0000> created at line 33.
    Summary:
	inferred   1 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  11 Comparator(s).
Unit <Enemy> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:646 - Signal <estates<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit register for signal <acelerator_enemy>.
    Found 25-bit comparator greatequal for signal <acelerator_enemy$cmp_ge0000> created at line 149.
    Found 10-bit register for signal <active_pos>.
    Found 10-bit register for signal <active_pos2>.
    Found 10-bit register for signal <active_posx1>.
    Found 10-bit register for signal <active_posx2>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 274.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 276.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 267.
    Found 10-bit adder carry out for signal <add0003$addsub0000> created at line 269.
    Found 10-bit adder carry out for signal <add0004$addsub0000> created at line 255.
    Found 14-bit up counter for signal <address>.
    Found 11-bit comparator greatequal for signal <address$cmp_ge0000> created at line 255.
    Found 10-bit comparator less for signal <address$cmp_lt0000> created at line 230.
    Found 10-bit comparator less for signal <address$cmp_lt0001> created at line 255.
    Found 14-bit up counter for signal <address_bars_left>.
    Found 10-bit comparator less for signal <address_bars_left$cmp_lt0000> created at line 228.
    Found 10-bit comparator less for signal <address_bars_left$cmp_lt0001> created at line 235.
    Found 14-bit up counter for signal <address_bars_right>.
    Found 10-bit comparator greatequal for signal <address_bars_right$cmp_ge0000> created at line 242.
    Found 6-bit register for signal <counter>.
    Found 3-bit register for signal <data>.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0000> created at line 230.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0001> created at line 228.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0002> created at line 274.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0003> created at line 267.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0004> created at line 253.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0005> created at line 249.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0006> created at line 235.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0007> created at line 242.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0008> created at line 255.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0009> created at line 269.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0010> created at line 276.
    Found 11-bit comparator less for signal <data_2$cmp_lt0000> created at line 274.
    Found 11-bit comparator less for signal <data_2$cmp_lt0001> created at line 267.
    Found 11-bit comparator less for signal <data_2$cmp_lt0002> created at line 253.
    Found 10-bit comparator less for signal <data_2$cmp_lt0003> created at line 249.
    Found 10-bit comparator less for signal <data_2$cmp_lt0004> created at line 235.
    Found 10-bit comparator less for signal <data_2$cmp_lt0005> created at line 242.
    Found 11-bit comparator less for signal <data_2$cmp_lt0006> created at line 255.
    Found 11-bit comparator less for signal <data_2$cmp_lt0007> created at line 269.
    Found 11-bit comparator less for signal <data_2$cmp_lt0008> created at line 276.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <enable2>.
    Found 1-bit register for signal <estates<0>>.
    Found 1-bit register for signal <load>.
    Found 10-bit register for signal <offset_car_x>.
    Found 25-bit adder for signal <old_acelerator_enemy_2$add0000> created at line 148.
    Found 6-bit adder for signal <old_counter_1$add0000> created at line 123.
    Summary:
	inferred   3 Counter(s).
	inferred  88 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  27 Comparator(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16384x3-bit ROM                                       : 5
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 6
 10-bit adder carry out                                : 16
 25-bit adder                                          : 5
 6-bit adder                                           : 1
# Counters                                             : 8
 14-bit up counter                                     : 5
 25-bit up counter                                     : 3
# Registers                                            : 39
 1-bit register                                        : 22
 10-bit register                                       : 11
 25-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 3
 6-bit register                                        : 1
# Comparators                                          : 73
 10-bit comparator greatequal                          : 26
 10-bit comparator less                                : 19
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 7
 11-bit comparator less                                : 10
 11-bit comparator lessequal                           : 6
 25-bit comparator equal                               : 2
 25-bit comparator greatequal                          : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <offset_car_x_9> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx2_9> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx2_8> (without init value) has a constant value of 1 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx2_7> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx2_0> (without init value) has a constant value of 1 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos2_8> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos2_7> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos2_4> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos2_1> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos2_0> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx1_9> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx1_5> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx1_3> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx1_2> (without init value) has a constant value of 1 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx1_0> (without init value) has a constant value of 1 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos_8> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos_7> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos_4> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos_1> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos_0> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16384x3-bit ROM                                       : 5
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 6
 10-bit adder carry out                                : 16
 25-bit adder                                          : 5
 6-bit adder                                           : 1
# Counters                                             : 8
 14-bit up counter                                     : 5
 25-bit up counter                                     : 3
# Registers                                            : 178
 Flip-Flops                                            : 178
# Comparators                                          : 73
 10-bit comparator greatequal                          : 26
 10-bit comparator less                                : 19
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 7
 11-bit comparator less                                : 10
 11-bit comparator lessequal                           : 6
 25-bit comparator equal                               : 2
 25-bit comparator greatequal                          : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <offset_car_x_9> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <active_pos2_2> in Unit <Main> is equivalent to the following 4 FFs/Latches, which will be removed : <active_pos2_3> <active_pos2_5> <active_pos2_6> <active_pos2_9> 
INFO:Xst:2261 - The FF/Latch <active_posx2_1> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <active_posx2_2> <active_posx2_4> 
INFO:Xst:2261 - The FF/Latch <active_posx2_3> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <active_posx2_5> <active_posx2_6> 
INFO:Xst:2261 - The FF/Latch <active_posx1_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <active_posx1_2> 
INFO:Xst:2261 - The FF/Latch <active_posx1_1> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <active_posx1_4> <active_posx1_8> 
INFO:Xst:2261 - The FF/Latch <active_posx1_3> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <active_posx1_5> <active_posx1_9> 
INFO:Xst:2261 - The FF/Latch <active_posx2_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <active_posx2_9> 
INFO:Xst:2261 - The FF/Latch <active_posx2_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <active_posx2_8> 
INFO:Xst:2261 - The FF/Latch <active_posx1_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <active_posx1_7> 
INFO:Xst:2261 - The FF/Latch <active_pos2_0> in Unit <Main> is equivalent to the following 4 FFs/Latches, which will be removed : <active_pos2_1> <active_pos2_4> <active_pos2_7> <active_pos2_8> 
WARNING:Xst:1710 - FF/Latch <active_pos_0> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos_1> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos_4> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos_7> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos_8> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx1_3> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_pos2_0> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx2_0> (without init value) has a constant value of 1 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx2_7> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_posx1_0> (without init value) has a constant value of 1 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <acelerator_enemy_0> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <acelerator_enemy_1> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <acelerator_enemy_2> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance vga_clock_dcm in unit Main of type DCM has been replaced by DCM_SP

Optimizing unit <Main> ...
WARNING:Xst:1710 - FF/Latch <offset_car_x_0> (without init value) has a constant value of 1 in block <Main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <CLK_Divider_2> ...

Optimizing unit <ALU> ...

Optimizing unit <VGA_LOGIC> ...

Optimizing unit <Enemy> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 288
 Flip-Flops                                            : 288

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 3839
#      GND                         : 1
#      INV                         : 116
#      LUT1                        : 320
#      LUT2                        : 332
#      LUT2_D                      : 23
#      LUT2_L                      : 11
#      LUT3                        : 478
#      LUT3_D                      : 38
#      LUT3_L                      : 22
#      LUT4                        : 853
#      LUT4_D                      : 81
#      LUT4_L                      : 42
#      MULT_AND                    : 2
#      MUXCY                       : 705
#      MUXF5                       : 334
#      MUXF6                       : 62
#      MUXF7                       : 11
#      MUXF8                       : 3
#      VCC                         : 1
#      XORCY                       : 404
# FlipFlops/Latches                : 288
#      FD                          : 38
#      FDE                         : 28
#      FDR                         : 101
#      FDRE                        : 101
#      FDS                         : 10
#      FDSE                        : 10
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 9
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                     1236  out of   4656    26%  
 Number of Slice Flip Flops:            288  out of   9312     3%  
 Number of 4 input LUTs:               2316  out of   9312    24%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    190     4%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_spawn/clk1hz_buff1             | BUFG                   | 54    |
clk/clk1hz_buff                    | NONE(offset_car_x_1)   | 8     |
clk50mhz                           | vga_clock_dcm:CLKFX    | 107   |
clk50mhz                           | IBUFG+BUFG             | 78    |
clk_enemy/clk1hz_buff1             | BUFG                   | 41    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.212ns (Maximum Frequency: 121.766MHz)
   Minimum input arrival time before clock: 5.133ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_spawn/clk1hz_buff1'
  Clock period: 8.212ns (frequency: 121.766MHz)
  Total number of paths / destination ports: 7282 / 72
-------------------------------------------------------------------------
Delay:               8.212ns (Levels of Logic = 26)
  Source:            acelerator_enemy_4 (FF)
  Destination:       acelerator_enemy_3 (FF)
  Source Clock:      clk_spawn/clk1hz_buff1 rising
  Destination Clock: clk_spawn/clk1hz_buff1 rising

  Data Path: acelerator_enemy_4 to acelerator_enemy_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.603  acelerator_enemy_4 (acelerator_enemy_4)
     LUT1:I0->O            1   0.612   0.000  Madd_old_acelerator_enemy_2_add0000_cy<4>_rt (Madd_old_acelerator_enemy_2_add0000_cy<4>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_old_acelerator_enemy_2_add0000_cy<4> (Madd_old_acelerator_enemy_2_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<5> (Madd_old_acelerator_enemy_2_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<6> (Madd_old_acelerator_enemy_2_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<7> (Madd_old_acelerator_enemy_2_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<8> (Madd_old_acelerator_enemy_2_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<9> (Madd_old_acelerator_enemy_2_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<10> (Madd_old_acelerator_enemy_2_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<11> (Madd_old_acelerator_enemy_2_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<12> (Madd_old_acelerator_enemy_2_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<13> (Madd_old_acelerator_enemy_2_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<14> (Madd_old_acelerator_enemy_2_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<15> (Madd_old_acelerator_enemy_2_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<16> (Madd_old_acelerator_enemy_2_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<17> (Madd_old_acelerator_enemy_2_add0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<18> (Madd_old_acelerator_enemy_2_add0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<19> (Madd_old_acelerator_enemy_2_add0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<20> (Madd_old_acelerator_enemy_2_add0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<21> (Madd_old_acelerator_enemy_2_add0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<22> (Madd_old_acelerator_enemy_2_add0000_cy<22>)
     MUXCY:CI->O           0   0.051   0.000  Madd_old_acelerator_enemy_2_add0000_cy<23> (Madd_old_acelerator_enemy_2_add0000_cy<23>)
     XORCY:CI->O           2   0.699   0.383  Madd_old_acelerator_enemy_2_add0000_xor<24> (old_acelerator_enemy_2_add0000<24>)
     LUT4:I3->O            1   0.612   0.000  Mcompar_acelerator_enemy_cmp_ge0000_lut<8> (Mcompar_acelerator_enemy_cmp_ge0000_lut<8>)
     MUXCY:S->O            2   0.752   0.410  Mcompar_acelerator_enemy_cmp_ge0000_cy<8> (acelerator_enemy_cmp_ge0000)
     LUT3_D:I2->O         10   0.612   0.753  acelerator_enemy_mux0000<10>21 (N26)
     LUT4:I3->O            1   0.612   0.000  acelerator_enemy_mux0000<19>1 (acelerator_enemy_mux0000<19>)
     FD:D                      0.268          acelerator_enemy_19
    ----------------------------------------
    Total                      8.212ns (6.064ns logic, 2.149ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk/clk1hz_buff'
  Clock period: 6.361ns (frequency: 157.196MHz)
  Total number of paths / destination ports: 279 / 8
-------------------------------------------------------------------------
Delay:               6.361ns (Levels of Logic = 5)
  Source:            offset_car_x_6 (FF)
  Destination:       offset_car_x_6 (FF)
  Source Clock:      clk/clk1hz_buff rising
  Destination Clock: clk/clk1hz_buff rising

  Data Path: offset_car_x_6 to offset_car_x_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             27   0.514   1.141  offset_car_x_6 (offset_car_x_6)
     LUT4:I1->O            1   0.612   0.360  offset_car_x_or0005_SW1 (N182)
     LUT4:I3->O            4   0.612   0.529  offset_car_x_or0005 (offset_car_x_or0005)
     LUT4:I2->O            1   0.612   0.360  offset_car_x_mux0000<3>7_SW0 (N346)
     LUT4_L:I3->LO         1   0.612   0.130  offset_car_x_mux0000<3>7 (offset_car_x_mux0000<3>7)
     LUT3:I2->O            1   0.612   0.000  offset_car_x_mux0000<3>37 (offset_car_x_mux0000<3>)
     FDE:D                     0.268          offset_car_x_6
    ----------------------------------------
    Total                      6.361ns (3.842ns logic, 2.519ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50mhz'
  Clock period: 7.522ns (frequency: 132.940MHz)
  Total number of paths / destination ports: 46220 / 428
-------------------------------------------------------------------------
Delay:               7.522ns (Levels of Logic = 27)
  Source:            clk/counter_1 (FF)
  Destination:       clk/counter_0 (FF)
  Source Clock:      clk50mhz rising
  Destination Clock: clk50mhz rising

  Data Path: clk/counter_1 to clk/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  clk/counter_1 (clk/counter_1)
     LUT1:I0->O            1   0.612   0.000  clk/Madd__old_counter_5_cy<1>_rt (clk/Madd__old_counter_5_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  clk/Madd__old_counter_5_cy<1> (clk/Madd__old_counter_5_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<2> (clk/Madd__old_counter_5_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<3> (clk/Madd__old_counter_5_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<4> (clk/Madd__old_counter_5_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<5> (clk/Madd__old_counter_5_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<6> (clk/Madd__old_counter_5_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<7> (clk/Madd__old_counter_5_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<8> (clk/Madd__old_counter_5_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<9> (clk/Madd__old_counter_5_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<10> (clk/Madd__old_counter_5_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<11> (clk/Madd__old_counter_5_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<12> (clk/Madd__old_counter_5_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<13> (clk/Madd__old_counter_5_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<14> (clk/Madd__old_counter_5_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<15> (clk/Madd__old_counter_5_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<16> (clk/Madd__old_counter_5_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd__old_counter_5_cy<17> (clk/Madd__old_counter_5_cy<17>)
     XORCY:CI->O           1   0.699   0.509  clk/Madd__old_counter_5_xor<18> (clk/_old_counter_5<18>)
     LUT1:I0->O            1   0.612   0.000  clk/counter_cmp_eq0000_wg_cy<0>_rt (clk/counter_cmp_eq0000_wg_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  clk/counter_cmp_eq0000_wg_cy<0> (clk/counter_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  clk/counter_cmp_eq0000_wg_cy<1> (clk/counter_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  clk/counter_cmp_eq0000_wg_cy<2> (clk/counter_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  clk/counter_cmp_eq0000_wg_cy<3> (clk/counter_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  clk/counter_cmp_eq0000_wg_cy<4> (clk/counter_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  clk/counter_cmp_eq0000_wg_cy<5> (clk/counter_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          26   0.289   1.071  clk/counter_cmp_eq0000_wg_cy<6> (clk/counter_cmp_eq0000)
     FDR:R                     0.795          clk/counter_0
    ----------------------------------------
    Total                      7.522ns (5.410ns logic, 2.112ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_enemy/clk1hz_buff1'
  Clock period: 7.551ns (frequency: 132.442MHz)
  Total number of paths / destination ports: 2269 / 82
-------------------------------------------------------------------------
Delay:               7.551ns (Levels of Logic = 14)
  Source:            enemy/pos_y_1 (FF)
  Destination:       alu/collision (FF)
  Source Clock:      clk_enemy/clk1hz_buff1 rising
  Destination Clock: clk_enemy/clk1hz_buff1 rising

  Data Path: enemy/pos_y_1 to alu/collision
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.514   0.849  enemy/pos_y_1 (enemy/pos_y_1)
     LUT1:I0->O            1   0.612   0.000  alu/Madd_add0001_addsub0000_cy<1>_rt (alu/Madd_add0001_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  alu/Madd_add0001_addsub0000_cy<1> (alu/Madd_add0001_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  alu/Madd_add0001_addsub0000_cy<2> (alu/Madd_add0001_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  alu/Madd_add0001_addsub0000_cy<3> (alu/Madd_add0001_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  alu/Madd_add0001_addsub0000_cy<4> (alu/Madd_add0001_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  alu/Madd_add0001_addsub0000_cy<5> (alu/Madd_add0001_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  alu/Madd_add0001_addsub0000_cy<6> (alu/Madd_add0001_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  alu/Madd_add0001_addsub0000_cy<7> (alu/Madd_add0001_addsub0000_cy<7>)
     XORCY:CI->O           1   0.699   0.509  alu/Madd_add0001_addsub0000_xor<8> (alu/add0001_addsub0000<8>)
     LUT1:I0->O            1   0.612   0.000  alu/Mcompar_collision_cmp_le0001_cy<6>_rt (alu/Mcompar_collision_cmp_le0001_cy<6>_rt)
     MUXCY:S->O            1   0.404   0.000  alu/Mcompar_collision_cmp_le0001_cy<6> (alu/Mcompar_collision_cmp_le0001_cy<6>)
     MUXCY:CI->O           1   0.399   0.387  alu/Mcompar_collision_cmp_le0001_cy<7> (alu/collision_cmp_le0001)
     LUT3:I2->O            1   0.612   0.360  alu/collision_mux0000407 (alu/collision_mux0000407)
     LUT4:I3->O            1   0.612   0.000  alu/collision_mux0000441 (alu/collision_mux0000)
     FDRE:D                    0.268          alu/collision
    ----------------------------------------
    Total                      7.551ns (5.446ns logic, 2.105ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_spawn/clk1hz_buff1'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              4.856ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       acelerator_enemy_3 (FF)
  Destination Clock: clk_spawn/clk1hz_buff1 rising

  Data Path: reset to acelerator_enemy_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.106   1.230  reset_IBUF (reset_IBUF)
     LUT4_D:I0->O         21   0.612   1.028  acelerator_enemy_mux0000<10>11 (N11)
     LUT4:I1->O            1   0.612   0.000  acelerator_enemy_mux0000<9>1 (acelerator_enemy_mux0000<9>)
     FD:D                      0.268          acelerator_enemy_9
    ----------------------------------------
    Total                      4.856ns (2.598ns logic, 2.258ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk/clk1hz_buff'
  Total number of paths / destination ports: 51 / 16
-------------------------------------------------------------------------
Offset:              5.133ns (Levels of Logic = 4)
  Source:            left (PAD)
  Destination:       offset_car_x_6 (FF)
  Destination Clock: clk/clk1hz_buff rising

  Data Path: left to offset_car_x_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.988  left_IBUF (left_IBUF)
     LUT2:I0->O            1   0.612   0.509  offset_car_x_mux0000<3>16 (offset_car_x_mux0000<3>16)
     LUT4:I0->O            1   0.612   0.426  offset_car_x_mux0000<3>19 (offset_car_x_mux0000<3>19)
     LUT3:I1->O            1   0.612   0.000  offset_car_x_mux0000<3>37 (offset_car_x_mux0000<3>)
     FDE:D                     0.268          offset_car_x_6
    ----------------------------------------
    Total                      5.133ns (3.210ns logic, 1.923ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_enemy/clk1hz_buff1'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              2.979ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       alu/collision (FF)
  Destination Clock: clk_enemy/clk1hz_buff1 rising

  Data Path: reset to alu/collision
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.106   1.078  reset_IBUF (reset_IBUF)
     FDRE:R                    0.795          alu/collision
    ----------------------------------------
    Total                      2.979ns (1.901ns logic, 1.078ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50mhz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            vga/vsync (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk50mhz rising 0.5X

  Data Path: vga/vsync to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  vga/vsync (vga/vsync)
     OBUF:I->O                 3.169          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 135.00 secs
Total CPU time to Xst completion: 134.83 secs
 
--> 

Total memory usage is 333296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :   17 (   0 filtered)

