
---------- Begin Simulation Statistics ----------
final_tick                                 7913965500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59138                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811456                       # Number of bytes of host memory used
host_op_rate                                   112202                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   169.10                       # Real time elapsed on the host
host_tick_rate                               46801267                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007914                       # Number of seconds simulated
sim_ticks                                  7913965500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11501273                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6943549                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.582793                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.582793                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    481878                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   264604                       # number of floating regfile writes
system.cpu.idleCycles                         1504448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               198633                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2393215                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.444120                       # Inst execution rate
system.cpu.iew.exec_refs                      4668716                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1732331                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  890876                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3165605                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1430                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14853                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1903524                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24623289                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2936385                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            293407                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22857432                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6582                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                427868                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 170673                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                437116                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3869                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       152373                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          46260                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25570646                       # num instructions consuming a value
system.cpu.iew.wb_count                      22650009                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.634238                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16217874                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.431015                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22754873                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32774525                       # number of integer regfile reads
system.cpu.int_regfile_writes                18038102                       # number of integer regfile writes
system.cpu.ipc                               0.631794                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.631794                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            377839      1.63%      1.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17841848     77.07%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14119      0.06%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6362      0.03%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18603      0.08%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3747      0.02%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                35702      0.15%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23050      0.10%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60496      0.26%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4056      0.02%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              13      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              86      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             13      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2875836     12.42%     91.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1569499      6.78%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          124056      0.54%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         195380      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23150839                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  516090                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1002762                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       466078                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             759966                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      316907                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013689                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  248465     78.40%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    753      0.24%     78.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    374      0.12%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   148      0.05%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   40      0.01%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17321      5.47%     84.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19427      6.13%     90.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22967      7.25%     97.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7404      2.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22573817                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           59970421                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22183931                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29517114                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24617938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23150839                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5351                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5650175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             31114                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3357                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6221757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14323484                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616285                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.225490                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7843612     54.76%     54.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1200367      8.38%     63.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1133002      7.91%     71.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1104896      7.71%     78.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              945610      6.60%     85.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              784309      5.48%     90.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              706737      4.93%     95.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              414235      2.89%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              190716      1.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14323484                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.462657                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            149902                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           205250                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3165605                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1903524                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10069390                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         15827932                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          127720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53590                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          849                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       378740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       758844                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            157                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3017049                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2284886                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            198830                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1209104                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1094389                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             90.512396                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  170532                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                269                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          168717                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              58491                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           110226                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        27999                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         5560526                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            163319                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13499426                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.405476                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.375743                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8262291     61.20%     61.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1440354     10.67%     71.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          743333      5.51%     77.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1089030      8.07%     85.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          429958      3.19%     88.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          244313      1.81%     90.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          170551      1.26%     91.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142467      1.06%     92.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          977129      7.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13499426                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        977129                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3953482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3953482                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3971823                       # number of overall hits
system.cpu.dcache.overall_hits::total         3971823                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       142047                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         142047                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       143113                       # number of overall misses
system.cpu.dcache.overall_misses::total        143113                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3725880992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3725880992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3725880992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3725880992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4095529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4095529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4114936                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4114936                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034779                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26229.916802                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26229.916802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26034.539084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26034.539084                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47980                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          193                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.150628                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    38.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64282                       # number of writebacks
system.cpu.dcache.writebacks::total             64282                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53203                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        88844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        88844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        89442                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        89442                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2168176992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2168176992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2193792992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2193792992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021693                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021693                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021736                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021736                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24404.315339                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24404.315339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24527.548490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24527.548490                       # average overall mshr miss latency
system.cpu.dcache.replacements                  88748                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2566977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2566977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       119381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        119381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2769819500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2769819500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2686358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2686358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23201.510291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23201.510291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        52353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67028                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67028                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1246796000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1246796000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18601.121919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18601.121919                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    956061492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    956061492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42180.424071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42180.424071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21816                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21816                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    921380992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    921380992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42234.185552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42234.185552                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18341                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18341                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1066                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1066                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19407                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19407                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054929                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054929                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25616000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25616000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030814                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030814                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42836.120401                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42836.120401                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.837999                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4061459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89260                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.501445                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.837999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8319132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8319132                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7421935                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2641865                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3885440                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                203571                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 170673                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1093664                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 37462                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26058948                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                163471                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2935265                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1732716                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         12515                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1896                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7787062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14261758                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3017049                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1323412                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6313814                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  415160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          3                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1794                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         12932                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          287                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2225905                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                110264                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14323484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.897525                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.133664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9944139     69.43%     69.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   218198      1.52%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   267864      1.87%     72.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   271588      1.90%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   382080      2.67%     77.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   338269      2.36%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   268421      1.87%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   283113      1.98%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2349812     16.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14323484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190615                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.901050                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1917120                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1917120                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1917120                       # number of overall hits
system.cpu.icache.overall_hits::total         1917120                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       308778                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         308778                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       308778                       # number of overall misses
system.cpu.icache.overall_misses::total        308778                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4874563996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4874563996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4874563996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4874563996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2225898                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2225898                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2225898                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2225898                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.138721                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138721                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.138721                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138721                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15786.629864                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15786.629864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15786.629864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15786.629864                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4854                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               176                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.579545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       289982                       # number of writebacks
system.cpu.icache.writebacks::total            289982                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        18106                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18106                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        18106                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18106                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       290672                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       290672                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       290672                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       290672                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4307039000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4307039000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4307039000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4307039000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.130586                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.130586                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.130586                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.130586                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14817.522844                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14817.522844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14817.522844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14817.522844                       # average overall mshr miss latency
system.cpu.icache.replacements                 289982                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1917120                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1917120                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       308778                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        308778                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4874563996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4874563996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2225898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2225898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.138721                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138721                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15786.629864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15786.629864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        18106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       290672                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       290672                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4307039000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4307039000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.130586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.130586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14817.522844                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14817.522844                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.452323                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2207791                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            290671                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.595498                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.452323                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4742467                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4742467                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2228541                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         32839                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      216966                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  813036                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1209                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3869                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 494458                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6093                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    869                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7913965500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 170673                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7561722                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1542347                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4765                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3929744                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1114233                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25553048                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13875                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 163342                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16012                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 904352                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28415465                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    62979884                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 37496230                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    567477                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6955983                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     116                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  83                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    717366                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37002273                       # The number of ROB reads
system.cpu.rob.writes                        49896213                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               277916                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                70927                       # number of demand (read+write) hits
system.l2.demand_hits::total                   348843                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              277916                       # number of overall hits
system.l2.overall_hits::.cpu.data               70927                       # number of overall hits
system.l2.overall_hits::total                  348843                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18333                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30891                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12558                       # number of overall misses
system.l2.overall_misses::.cpu.data             18333                       # number of overall misses
system.l2.overall_misses::total                 30891                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    925498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1300545500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2226043500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    925498000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1300545500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2226043500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           290474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               379734                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          290474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              379734                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.043233                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.205389                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081349                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.043233                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.205389                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081349                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73697.881828                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70940.135275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72061.231427                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73697.881828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70940.135275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72061.231427                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9936                       # number of writebacks
system.l2.writebacks::total                      9936                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30891                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30891                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    797396750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1113384250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1910781000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    797396750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1113384250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1910781000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.205389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081349                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.205389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081349                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63497.113394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60731.154203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61855.589007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63497.113394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60731.154203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61855.589007                       # average overall mshr miss latency
system.l2.replacements                          22800                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64282                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64282                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64282                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64282                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       289901                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           289901                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       289901                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       289901                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  182                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              182                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10416                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10416                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11256                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    776148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     776148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.519380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.519380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 68954.157783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68954.157783                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    661093250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    661093250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.519380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58732.520434                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58732.520434                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         277916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             277916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    925498000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    925498000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       290474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         290474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.043233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73697.881828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73697.881828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12558                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12558                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    797396750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    797396750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63497.113394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63497.113394                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         60511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7077                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7077                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    524397500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    524397500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        67588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         67588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74098.841317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74098.841317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    452291000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    452291000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63909.990109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63909.990109                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7920.355212                       # Cycle average of tags in use
system.l2.tags.total_refs                      758518                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30992                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.474639                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.946970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3630.875332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4266.532910                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.443222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.520817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5322                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6099368                       # Number of tag accesses
system.l2.tags.data_accesses                  6099368                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001074792500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          600                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          600                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72714                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30891                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9936                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30891                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9936                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30891                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.400000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.327987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.568726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           597     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           600                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.525000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.500455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.922384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              448     74.67%     74.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.83%     75.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              132     22.00%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      2.33%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           600                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1977024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               635904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    249.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7913267500                       # Total gap between requests
system.mem_ctrls.avgGap                     193824.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       803712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1170496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       634560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 101556166.753570005298                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147902590.679729402065                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 80182305.571081906557                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12558                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18333                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9936                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    382980500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    508822000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 185338143000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30496.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27754.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18653194.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       803712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1173312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1977024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       803712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       803712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       635904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       635904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12558                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18333                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          30891                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9936                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9936                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    101556167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    148258417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        249814584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    101556167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    101556167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     80352132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        80352132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     80352132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    101556167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    148258417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       330166716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30847                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9915                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          743                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               313421250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             154235000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          891802500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10160.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28910.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23054                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6070                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.22                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   224.228355                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   142.169589                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.071945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5106     43.90%     43.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3280     28.20%     72.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1177     10.12%     82.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          582      5.00%     87.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          380      3.27%     90.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          215      1.85%     92.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          145      1.25%     93.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          114      0.98%     94.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          632      5.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1974208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             634560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              249.458757                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               80.182306                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        41597640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22098285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      114497040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24638400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 624474240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2126116530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1248549120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4201971255                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.956479                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3224050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    264160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4425755500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41497680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22041360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      105750540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27117900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 624474240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2225720040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1164672480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4211274240                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.131994                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3005810250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    264160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4643995250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19635                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9936                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12763                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11256                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19635                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84481                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84481                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84481                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2612928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2612928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2612928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30891                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30891    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30891                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23333500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38613750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            358259                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74218                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       289982                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37330                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             182                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21672                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21672                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        290672                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        67588                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       871127                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       267632                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1138759                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     37149120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9826688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46975808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           22998                       # Total snoops (count)
system.tol2bus.snoopTraffic                    648576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           402914                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002507                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050005                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 401904     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1010      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             402914                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7913965500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          733686000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         436098815                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134034393                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
