Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Oct  4 13:04:30 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PCB_All_SRAM_wrapper_timing_summary_routed.rpt -pb PCB_All_SRAM_wrapper_timing_summary_routed.pb -rpx PCB_All_SRAM_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PCB_All_SRAM_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4301)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12379)
5. checking no_input_delay (36)
6. checking no_output_delay (94)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4301)
---------------------------
 There are 4299 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PCB_All_SRAM_i/UART_RX_100MHZ_0/U0/r_RX_DV_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12379)
----------------------------------------------------
 There are 12379 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (94)
--------------------------------
 There are 94 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                12473          inf        0.000                      0                12473           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12473 Endpoints
Min Delay         12473 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[266]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 0.799ns (6.650%)  route 11.217ns (93.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/Q
                         net (fo=105, routed)         3.269     3.747    PCB_All_SRAM_i/TM_packet_sender_0/U0/rst
    SLICE_X10Y132        LUT1 (Prop_lut1_I0_O)        0.321     4.068 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1/O
                         net (fo=699, routed)         7.948    12.016    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0
    SLICE_X38Y141        FDRE                                         r  PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[266]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[267]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 0.799ns (6.650%)  route 11.217ns (93.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/Q
                         net (fo=105, routed)         3.269     3.747    PCB_All_SRAM_i/TM_packet_sender_0/U0/rst
    SLICE_X10Y132        LUT1 (Prop_lut1_I0_O)        0.321     4.068 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1/O
                         net (fo=699, routed)         7.948    12.016    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0
    SLICE_X38Y141        FDRE                                         r  PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[267]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[282]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 0.799ns (6.650%)  route 11.217ns (93.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/Q
                         net (fo=105, routed)         3.269     3.747    PCB_All_SRAM_i/TM_packet_sender_0/U0/rst
    SLICE_X10Y132        LUT1 (Prop_lut1_I0_O)        0.321     4.068 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1/O
                         net (fo=699, routed)         7.948    12.016    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0
    SLICE_X38Y141        FDRE                                         r  PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[282]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[283]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 0.799ns (6.650%)  route 11.217ns (93.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/Q
                         net (fo=105, routed)         3.269     3.747    PCB_All_SRAM_i/TM_packet_sender_0/U0/rst
    SLICE_X10Y132        LUT1 (Prop_lut1_I0_O)        0.321     4.068 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1/O
                         net (fo=699, routed)         7.948    12.016    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0
    SLICE_X38Y141        FDRE                                         r  PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[283]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[298]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 0.799ns (6.650%)  route 11.217ns (93.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/Q
                         net (fo=105, routed)         3.269     3.747    PCB_All_SRAM_i/TM_packet_sender_0/U0/rst
    SLICE_X10Y132        LUT1 (Prop_lut1_I0_O)        0.321     4.068 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1/O
                         net (fo=699, routed)         7.948    12.016    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0
    SLICE_X38Y141        FDRE                                         r  PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[298]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[299]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 0.799ns (6.650%)  route 11.217ns (93.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/Q
                         net (fo=105, routed)         3.269     3.747    PCB_All_SRAM_i/TM_packet_sender_0/U0/rst
    SLICE_X10Y132        LUT1 (Prop_lut1_I0_O)        0.321     4.068 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1/O
                         net (fo=699, routed)         7.948    12.016    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0
    SLICE_X38Y141        FDRE                                         r  PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[299]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[330]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 0.799ns (6.650%)  route 11.217ns (93.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/Q
                         net (fo=105, routed)         3.269     3.747    PCB_All_SRAM_i/TM_packet_sender_0/U0/rst
    SLICE_X10Y132        LUT1 (Prop_lut1_I0_O)        0.321     4.068 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1/O
                         net (fo=699, routed)         7.948    12.016    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0
    SLICE_X38Y141        FDRE                                         r  PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[330]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[331]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 0.799ns (6.650%)  route 11.217ns (93.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/C
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  PCB_All_SRAM_i/Mode_control_0/U0/o_signal_reg/Q
                         net (fo=105, routed)         3.269     3.747    PCB_All_SRAM_i/TM_packet_sender_0/U0/rst
    SLICE_X10Y132        LUT1 (Prop_lut1_I0_O)        0.321     4.068 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1/O
                         net (fo=699, routed)         7.948    12.016    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0
    SLICE_X38Y141        FDRE                                         r  PCB_All_SRAM_i/TM_packet_sender_0/U0/i_HK_data_i_reg[331]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.712ns  (logic 3.133ns (26.750%)  route 8.579ns (73.250%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.737     1.193    PCB_All_SRAM_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.830 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.830    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]_i_14_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_13/O[1]
                         net (fo=214, routed)         3.409     5.562    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_13_n_6
    SLICE_X45Y140        LUT6 (Prop_lut6_I2_O)        0.306     5.868 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1501/O
                         net (fo=1, routed)           0.000     5.868    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1501_n_0
    SLICE_X45Y140        MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_758/O
                         net (fo=1, routed)           0.000     6.085    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_758_n_0
    SLICE_X45Y140        MUXF8 (Prop_muxf8_I1_O)      0.094     6.179 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_325/O
                         net (fo=3, routed)           1.316     7.495    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_325_n_0
    SLICE_X40Y129        LUT6 (Prop_lut6_I3_O)        0.316     7.811 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_83/O
                         net (fo=4, routed)           1.428     9.239    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_83_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I5_O)        0.124     9.363 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_34/O
                         net (fo=1, routed)           0.000     9.363    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_34_n_0
    SLICE_X33Y127        MUXF7 (Prop_muxf7_I0_O)      0.238     9.601 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]_i_17/O
                         net (fo=1, routed)           1.058    10.658    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]_i_17_n_0
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.298    10.956 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_6/O
                         net (fo=1, routed)           0.632    11.588    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_6_n_0
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124    11.712 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    11.712    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X13Y126        FDRE                                         r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.690ns  (logic 2.992ns (25.594%)  route 8.698ns (74.406%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT3=2 LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.737     1.193    PCB_All_SRAM_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.830 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.830    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]_i_14_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.069 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_13/O[2]
                         net (fo=217, routed)         3.071     5.140    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_13_n_5
    SLICE_X9Y113         LUT5 (Prop_lut5_I3_O)        0.301     5.441 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_750/O
                         net (fo=1, routed)           0.000     5.441    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_750_n_0
    SLICE_X9Y113         MUXF7 (Prop_muxf7_I1_O)      0.217     5.658 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_321/O
                         net (fo=1, routed)           0.000     5.658    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_321_n_0
    SLICE_X9Y113         MUXF8 (Prop_muxf8_I1_O)      0.094     5.752 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_122/O
                         net (fo=2, routed)           1.327     7.080    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_122_n_0
    SLICE_X14Y120        LUT5 (Prop_lut5_I0_O)        0.316     7.396 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_69/O
                         net (fo=2, routed)           0.812     8.207    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_69_n_0
    SLICE_X14Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.331 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_36/O
                         net (fo=4, routed)           0.986     9.318    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_36_n_0
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.152     9.470 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_14/O
                         net (fo=1, routed)           0.944    10.413    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_14_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I2_O)        0.332    10.745 f  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_4/O
                         net (fo=1, routed)           0.821    11.566    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_4_n_0
    SLICE_X12Y126        LUT5 (Prop_lut5_I3_O)        0.124    11.690 r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1/O
                         net (fo=1, routed)           0.000    11.690    PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1_n_0
    SLICE_X12Y126        FDRE                                         r  PCB_All_SRAM_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PCB_All_SRAM_i/I2Cmod_0/U0/data_rx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/I2Cmod_0/U0/data_rd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/I2Cmod_0/U0/data_rx_reg[2]/C
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PCB_All_SRAM_i/I2Cmod_0/U0/data_rx_reg[2]/Q
                         net (fo=2, routed)           0.069     0.210    PCB_All_SRAM_i/I2Cmod_0/U0/data_rx[2]
    SLICE_X44Y119        FDCE                                         r  PCB_All_SRAM_i/I2Cmod_0/U0/data_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[196]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_All_SRAM_i/GNSS_Sender_0/U0/gnss_data_buf_reg[196]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.128ns (55.704%)  route 0.102ns (44.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDCE                         0.000     0.000 r  PCB_All_SRAM_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[196]/C
    SLICE_X37Y126        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PCB_All_SRAM_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[196]/Q
                         net (fo=1, routed)           0.102     0.230    PCB_All_SRAM_i/GNSS_Sender_0/U0/i_gnss_data[196]
    SLICE_X34Y126        FDCE                                         r  PCB_All_SRAM_i/GNSS_Sender_0/U0/gnss_data_buf_reg[196]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[262]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_All_SRAM_i/GNSS_Sender_0/U0/gnss_data_buf_reg[262]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.128ns (55.704%)  route 0.102ns (44.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDCE                         0.000     0.000 r  PCB_All_SRAM_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[262]/C
    SLICE_X32Y126        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PCB_All_SRAM_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[262]/Q
                         net (fo=1, routed)           0.102     0.230    PCB_All_SRAM_i/GNSS_Sender_0/U0/i_gnss_data[262]
    SLICE_X30Y126        FDCE                                         r  PCB_All_SRAM_i/GNSS_Sender_0/U0/gnss_data_buf_reg[262]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/temp_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/o_TX_TEMP_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/temp_data_reg[8]/C
    SLICE_X48Y120        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/temp_data_reg[8]/Q
                         net (fo=1, routed)           0.103     0.231    PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/temp_data_reg_n_0_[8]
    SLICE_X47Y121        FDRE                                         r  PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/o_TX_TEMP_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/temp_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/o_TX_TEMP_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/temp_data_reg[14]/C
    SLICE_X43Y122        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/temp_data_reg[14]/Q
                         net (fo=1, routed)           0.105     0.233    PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/temp_data_reg_n_0_[14]
    SLICE_X44Y122        FDRE                                         r  PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/o_TX_TEMP_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/Read_8SRAM_100MHZ_1/U0/SRAM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_All_SRAM_i/Read_8SRAM_100MHZ_1/U0/BF_data_buf_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDCE                         0.000     0.000 r  PCB_All_SRAM_i/Read_8SRAM_100MHZ_1/U0/SRAM_reg[1]/C
    SLICE_X5Y123         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PCB_All_SRAM_i/Read_8SRAM_100MHZ_1/U0/SRAM_reg[1]/Q
                         net (fo=1, routed)           0.105     0.233    PCB_All_SRAM_i/Read_8SRAM_100MHZ_1/U0/SRAM[1]
    SLICE_X7Y123         FDRE                                         r  PCB_All_SRAM_i/Read_8SRAM_100MHZ_1/U0/BF_data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/temp_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/o_TX_TEMP_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.965%)  route 0.105ns (45.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/temp_data_reg[14]/C
    SLICE_X48Y120        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/temp_data_reg[14]/Q
                         net (fo=1, routed)           0.105     0.233    PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/temp_data_reg_n_0_[14]
    SLICE_X47Y121        FDRE                                         r  PCB_All_SRAM_i/I2C_HTR_TEMP_0/U0/o_TX_TEMP_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/rtc_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.475%)  route 0.107ns (45.525%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/rtc_data_reg[23]/C
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/rtc_data_reg[23]/Q
                         net (fo=1, routed)           0.107     0.235    PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/rtc_data_reg_n_0_[23]
    SLICE_X31Y121        FDRE                                         r  PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[343]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_All_SRAM_i/GNSS_Sender_0/U0/gnss_data_buf_reg[343]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.109%)  route 0.109ns (45.891%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDCE                         0.000     0.000 r  PCB_All_SRAM_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[343]/C
    SLICE_X31Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PCB_All_SRAM_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[343]/Q
                         net (fo=1, routed)           0.109     0.237    PCB_All_SRAM_i/GNSS_Sender_0/U0/i_gnss_data[343]
    SLICE_X32Y130        FDCE                                         r  PCB_All_SRAM_i/GNSS_Sender_0/U0/gnss_data_buf_reg[343]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/rtc_data_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.141ns (59.488%)  route 0.096ns (40.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE                         0.000     0.000 r  PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/rtc_data_reg[18]/C
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/rtc_data_reg[18]/Q
                         net (fo=1, routed)           0.096     0.237    PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/rtc_data_reg_n_0_[18]
    SLICE_X31Y121        FDRE                                         r  PCB_All_SRAM_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[18]/D
  -------------------------------------------------------------------    -------------------





