###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       396170   # Number of WRITE/WRITEP commands
num_reads_done                 =       684070   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       577679   # Number of read row buffer hits
num_read_cmds                  =       684069   # Number of READ/READP commands
num_writes_done                =       396170   # Number of read requests issued
num_write_row_hits             =       312211   # Number of write row buffer hits
num_act_cmds                   =       191303   # Number of ACT commands
num_pre_cmds                   =       191279   # Number of PRE commands
num_ondemand_pres              =       169496   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9473883   # Cyles of rank active rank.0
rank_active_cycles.1           =      9278296   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       526117   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       721704   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1016552   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10319   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3026   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2471   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3658   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5125   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         9051   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         8121   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          802   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          467   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20648   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          128   # Write cmd latency (cycles)
write_latency[20-39]           =         1984   # Write cmd latency (cycles)
write_latency[40-59]           =         3287   # Write cmd latency (cycles)
write_latency[60-79]           =         6844   # Write cmd latency (cycles)
write_latency[80-99]           =        13155   # Write cmd latency (cycles)
write_latency[100-119]         =        17071   # Write cmd latency (cycles)
write_latency[120-139]         =        21689   # Write cmd latency (cycles)
write_latency[140-159]         =        24419   # Write cmd latency (cycles)
write_latency[160-179]         =        26180   # Write cmd latency (cycles)
write_latency[180-199]         =        26426   # Write cmd latency (cycles)
write_latency[200-]            =       254987   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       266278   # Read request latency (cycles)
read_latency[40-59]            =        88458   # Read request latency (cycles)
read_latency[60-79]            =        76899   # Read request latency (cycles)
read_latency[80-99]            =        30951   # Read request latency (cycles)
read_latency[100-119]          =        23006   # Read request latency (cycles)
read_latency[120-139]          =        19161   # Read request latency (cycles)
read_latency[140-159]          =        15912   # Read request latency (cycles)
read_latency[160-179]          =        12971   # Read request latency (cycles)
read_latency[180-199]          =        10966   # Read request latency (cycles)
read_latency[200-]             =       139467   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.97768e+09   # Write energy
read_energy                    =  2.75817e+09   # Read energy
act_energy                     =  5.23405e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.52536e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.46418e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9117e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78966e+09   # Active standby energy rank.1
average_read_latency           =      151.216   # Average read request latency (cycles)
average_interarrival           =      9.25662   # Average request interarrival latency (cycles)
total_energy                   =  1.82642e+10   # Total energy (pJ)
average_power                  =      1826.42   # Average power (mW)
average_bandwidth              =      9.21805   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       395799   # Number of WRITE/WRITEP commands
num_reads_done                 =       682933   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       572107   # Number of read row buffer hits
num_read_cmds                  =       682933   # Number of READ/READP commands
num_writes_done                =       395801   # Number of read requests issued
num_write_row_hits             =       305915   # Number of write row buffer hits
num_act_cmds                   =       201583   # Number of ACT commands
num_pre_cmds                   =       201561   # Number of PRE commands
num_ondemand_pres              =       179572   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9390854   # Cyles of rank active rank.0
rank_active_cycles.1           =      9361667   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       609146   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       638333   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1013633   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11819   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2950   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2459   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3507   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5083   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         9108   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         8110   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          924   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          475   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20666   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          157   # Write cmd latency (cycles)
write_latency[20-39]           =         2049   # Write cmd latency (cycles)
write_latency[40-59]           =         3295   # Write cmd latency (cycles)
write_latency[60-79]           =         7592   # Write cmd latency (cycles)
write_latency[80-99]           =        14266   # Write cmd latency (cycles)
write_latency[100-119]         =        18650   # Write cmd latency (cycles)
write_latency[120-139]         =        23697   # Write cmd latency (cycles)
write_latency[140-159]         =        26651   # Write cmd latency (cycles)
write_latency[160-179]         =        27645   # Write cmd latency (cycles)
write_latency[180-199]         =        27484   # Write cmd latency (cycles)
write_latency[200-]            =       244313   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       255180   # Read request latency (cycles)
read_latency[40-59]            =        93021   # Read request latency (cycles)
read_latency[60-79]            =        85064   # Read request latency (cycles)
read_latency[80-99]            =        31773   # Read request latency (cycles)
read_latency[100-119]          =        23288   # Read request latency (cycles)
read_latency[120-139]          =        19728   # Read request latency (cycles)
read_latency[140-159]          =        15970   # Read request latency (cycles)
read_latency[160-179]          =        12660   # Read request latency (cycles)
read_latency[180-199]          =        10829   # Read request latency (cycles)
read_latency[200-]             =       135420   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.97583e+09   # Write energy
read_energy                    =  2.75359e+09   # Read energy
act_energy                     =  5.51531e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.9239e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    3.064e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85989e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84168e+09   # Active standby energy rank.1
average_read_latency           =      147.977   # Average read request latency (cycles)
average_interarrival           =      9.26954   # Average request interarrival latency (cycles)
total_energy                   =   1.8286e+10   # Total energy (pJ)
average_power                  =       1828.6   # Average power (mW)
average_bandwidth              =       9.2052   # Average bandwidth
