{
  "Top": "correlation",
  "RtlTop": "correlation",
  "RtlPrefix": "",
  "RtlSubPrefix": "correlation_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "float_n": {
      "index": "0",
      "direction": "in",
      "srcType": "double",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "float_n",
          "name": "float_n",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data": {
      "index": "1",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_address0",
          "name": "data_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce0",
          "name": "data_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_we0",
          "name": "data_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_d0",
          "name": "data_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_q0",
          "name": "data_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "data_address1",
          "name": "data_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce1",
          "name": "data_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_q1",
          "name": "data_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "corr": {
      "index": "2",
      "direction": "out",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "corr_address0",
          "name": "corr_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corr_ce0",
          "name": "corr_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corr_we0",
          "name": "corr_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corr_d0",
          "name": "corr_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corr_address1",
          "name": "corr_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corr_ce1",
          "name": "corr_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corr_we1",
          "name": "corr_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corr_d1",
          "name": "corr_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "mean": {
      "index": "3",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "mean_address0",
          "name": "mean_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mean_ce0",
          "name": "mean_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mean_we0",
          "name": "mean_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mean_d0",
          "name": "mean_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mean_q0",
          "name": "mean_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "stddev": {
      "index": "4",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "stddev_address0",
          "name": "stddev_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "stddev_ce0",
          "name": "stddev_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "stddev_we0",
          "name": "stddev_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "stddev_d0",
          "name": "stddev_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "stddev_q0",
          "name": "stddev_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top correlation -name correlation"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "correlation"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "120543 ~ 2665449",
    "Latency": "120542"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "correlation",
    "Version": "1.0",
    "DisplayName": "Correlation",
    "Revision": "2114069370",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_correlation_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/zqy\/LLM4CHIP\/dataset\/pair_slow_fast\/SYN_dataset\/polybench\/correlation\/correlation_slow.c"],
    "Vhdl": [
      "impl\/vhdl\/correlation_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.vhd",
      "impl\/vhdl\/correlation_correlation_Pipeline_VITIS_LOOP_23_4.vhd",
      "impl\/vhdl\/correlation_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6.vhd",
      "impl\/vhdl\/correlation_correlation_Pipeline_VITIS_LOOP_54_9.vhd",
      "impl\/vhdl\/correlation_dadddsub_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/correlation_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/correlation_ddiv_64ns_64ns_64_22_no_dsp_1.vhd",
      "impl\/vhdl\/correlation_dmul_64ns_64ns_64_5_max_dsp_1.vhd",
      "impl\/vhdl\/correlation_dsqrt_64ns_64ns_64_17_no_dsp_1.vhd",
      "impl\/vhdl\/correlation_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/correlation_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/correlation_mul_12s_80ns_90_2_1.vhd",
      "impl\/vhdl\/correlation_mul_13s_71s_71_2_1.vhd",
      "impl\/vhdl\/correlation_mul_40ns_40ns_80_1_1.vhd",
      "impl\/vhdl\/correlation_mul_43ns_36ns_79_1_1.vhd",
      "impl\/vhdl\/correlation_mul_49ns_44ns_93_2_1.vhd",
      "impl\/vhdl\/correlation_mul_50ns_50ns_100_2_1.vhd",
      "impl\/vhdl\/correlation_mul_54s_6ns_54_2_1.vhd",
      "impl\/vhdl\/correlation_mul_71ns_4ns_75_2_1.vhd",
      "impl\/vhdl\/correlation_mul_73ns_6ns_79_2_1.vhd",
      "impl\/vhdl\/correlation_mul_77ns_6ns_83_2_1.vhd",
      "impl\/vhdl\/correlation_mul_82ns_6ns_88_2_1.vhd",
      "impl\/vhdl\/correlation_mul_83ns_6ns_89_2_1.vhd",
      "impl\/vhdl\/correlation_mul_87ns_6ns_93_2_1.vhd",
      "impl\/vhdl\/correlation_mul_92ns_6ns_98_2_1.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.vhd",
      "impl\/vhdl\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.vhd",
      "impl\/vhdl\/correlation.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/correlation_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.v",
      "impl\/verilog\/correlation_correlation_Pipeline_VITIS_LOOP_23_4.v",
      "impl\/verilog\/correlation_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6.v",
      "impl\/verilog\/correlation_correlation_Pipeline_VITIS_LOOP_54_9.v",
      "impl\/verilog\/correlation_dadddsub_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/correlation_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/correlation_ddiv_64ns_64ns_64_22_no_dsp_1.v",
      "impl\/verilog\/correlation_dmul_64ns_64ns_64_5_max_dsp_1.v",
      "impl\/verilog\/correlation_dsqrt_64ns_64ns_64_17_no_dsp_1.v",
      "impl\/verilog\/correlation_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/correlation_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/correlation_mul_12s_80ns_90_2_1.v",
      "impl\/verilog\/correlation_mul_13s_71s_71_2_1.v",
      "impl\/verilog\/correlation_mul_40ns_40ns_80_1_1.v",
      "impl\/verilog\/correlation_mul_43ns_36ns_79_1_1.v",
      "impl\/verilog\/correlation_mul_49ns_44ns_93_2_1.v",
      "impl\/verilog\/correlation_mul_50ns_50ns_100_2_1.v",
      "impl\/verilog\/correlation_mul_54s_6ns_54_2_1.v",
      "impl\/verilog\/correlation_mul_71ns_4ns_75_2_1.v",
      "impl\/verilog\/correlation_mul_73ns_6ns_79_2_1.v",
      "impl\/verilog\/correlation_mul_77ns_6ns_83_2_1.v",
      "impl\/verilog\/correlation_mul_82ns_6ns_88_2_1.v",
      "impl\/verilog\/correlation_mul_83ns_6ns_89_2_1.v",
      "impl\/verilog\/correlation_mul_87ns_6ns_93_2_1.v",
      "impl\/verilog\/correlation_mul_92ns_6ns_98_2_1.v",
      "impl\/verilog\/correlation_pow_generic_double_s.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.dat",
      "impl\/verilog\/correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v",
      "impl\/verilog\/correlation.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/correlation_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/correlation_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/correlation_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl",
      "impl\/misc\/correlation_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl",
      "impl\/misc\/correlation_dsqrt_64ns_64ns_64_17_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/correlation.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "correlation_dadddsub_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name correlation_dadddsub_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "correlation_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name correlation_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "correlation_ddiv_64ns_64ns_64_22_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 20 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name correlation_ddiv_64ns_64ns_64_22_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "correlation_dmul_64ns_64ns_64_5_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name correlation_dmul_64ns_64ns_64_5_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "correlation_dsqrt_64ns_64ns_64_17_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 15 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name correlation_dsqrt_64ns_64ns_64_17_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "float_n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"float_n": "DATA"},
      "ports": ["float_n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "float_n"
        }]
    },
    "data_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "13",
      "portMap": {"data_address0": "DATA"},
      "ports": ["data_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"data_d0": "DATA"},
      "ports": ["data_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"data_q0": "DATA"},
      "ports": ["data_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "13",
      "portMap": {"data_address1": "DATA"},
      "ports": ["data_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"data_q1": "DATA"},
      "ports": ["data_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "corr_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "13",
      "portMap": {"corr_address0": "DATA"},
      "ports": ["corr_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "corr"
        }]
    },
    "corr_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"corr_d0": "DATA"},
      "ports": ["corr_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "corr"
        }]
    },
    "corr_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "13",
      "portMap": {"corr_address1": "DATA"},
      "ports": ["corr_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "corr"
        }]
    },
    "corr_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"corr_d1": "DATA"},
      "ports": ["corr_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "corr"
        }]
    },
    "mean_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"mean_address0": "DATA"},
      "ports": ["mean_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mean"
        }]
    },
    "mean_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"mean_d0": "DATA"},
      "ports": ["mean_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mean"
        }]
    },
    "mean_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"mean_q0": "DATA"},
      "ports": ["mean_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mean"
        }]
    },
    "stddev_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"stddev_address0": "DATA"},
      "ports": ["stddev_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "stddev"
        }]
    },
    "stddev_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"stddev_d0": "DATA"},
      "ports": ["stddev_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "stddev"
        }]
    },
    "stddev_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"stddev_q0": "DATA"},
      "ports": ["stddev_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "stddev"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "float_n": {
      "dir": "in",
      "width": "64"
    },
    "data_address0": {
      "dir": "out",
      "width": "13"
    },
    "data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_we0": {
      "dir": "out",
      "width": "1"
    },
    "data_d0": {
      "dir": "out",
      "width": "64"
    },
    "data_q0": {
      "dir": "in",
      "width": "64"
    },
    "data_address1": {
      "dir": "out",
      "width": "13"
    },
    "data_ce1": {
      "dir": "out",
      "width": "1"
    },
    "data_q1": {
      "dir": "in",
      "width": "64"
    },
    "corr_address0": {
      "dir": "out",
      "width": "13"
    },
    "corr_ce0": {
      "dir": "out",
      "width": "1"
    },
    "corr_we0": {
      "dir": "out",
      "width": "1"
    },
    "corr_d0": {
      "dir": "out",
      "width": "64"
    },
    "corr_address1": {
      "dir": "out",
      "width": "13"
    },
    "corr_ce1": {
      "dir": "out",
      "width": "1"
    },
    "corr_we1": {
      "dir": "out",
      "width": "1"
    },
    "corr_d1": {
      "dir": "out",
      "width": "64"
    },
    "mean_address0": {
      "dir": "out",
      "width": "7"
    },
    "mean_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mean_we0": {
      "dir": "out",
      "width": "1"
    },
    "mean_d0": {
      "dir": "out",
      "width": "64"
    },
    "mean_q0": {
      "dir": "in",
      "width": "64"
    },
    "stddev_address0": {
      "dir": "out",
      "width": "7"
    },
    "stddev_ce0": {
      "dir": "out",
      "width": "1"
    },
    "stddev_we0": {
      "dir": "out",
      "width": "1"
    },
    "stddev_d0": {
      "dir": "out",
      "width": "64"
    },
    "stddev_q0": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "correlation",
      "Instances": [
        {
          "ModuleName": "correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2",
          "InstanceName": "grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228"
        },
        {
          "ModuleName": "correlation_Pipeline_VITIS_LOOP_23_4",
          "InstanceName": "grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238",
          "Instances": [{
              "ModuleName": "pow_generic_double_s",
              "InstanceName": "grp_pow_generic_double_s_fu_122"
            }]
        },
        {
          "ModuleName": "correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6",
          "InstanceName": "grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271"
        },
        {
          "ModuleName": "correlation_Pipeline_VITIS_LOOP_54_9",
          "InstanceName": "grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282"
        }
      ]
    },
    "Info": {
      "correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlation_Pipeline_VITIS_LOOP_23_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlation_Pipeline_VITIS_LOOP_54_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlation": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2": {
        "Latency": {
          "LatencyBest": "40027",
          "LatencyAvg": "40027",
          "LatencyWorst": "40027",
          "PipelineII": "40027",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.316"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_1_VITIS_LOOP_13_2",
            "TripCount": "8000",
            "Latency": "40025",
            "PipelineII": "5",
            "PipelineDepth": "31"
          }],
        "Area": {
          "FF": "523",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "464",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "1",
          "PipelineDepth": "41",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.612"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "58",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "10627",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "8392",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "correlation_Pipeline_VITIS_LOOP_23_4": {
        "Latency": {
          "LatencyBest": "451",
          "LatencyAvg": "451",
          "LatencyWorst": "451",
          "PipelineII": "451",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.612"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_23_4",
            "TripCount": "100",
            "Latency": "449",
            "PipelineII": "4",
            "PipelineDepth": "54"
          }],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "58",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "11000",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "8732",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6": {
        "Latency": {
          "LatencyBest": "8031",
          "LatencyAvg": "8031",
          "LatencyWorst": "8031",
          "PipelineII": "8031",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.330"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_37_5_VITIS_LOOP_39_6",
            "TripCount": "8000",
            "Latency": "8029",
            "PipelineII": "1",
            "PipelineDepth": "31"
          }],
        "Area": {
          "FF": "569",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "224",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "correlation_Pipeline_VITIS_LOOP_54_9": {
        "Latency": {
          "LatencyBest": "410",
          "LatencyAvg": "410",
          "LatencyWorst": "410",
          "PipelineII": "410",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.330"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_9",
            "TripCount": "100",
            "Latency": "408",
            "PipelineII": "4",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "302",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "202",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "correlation": {
        "Latency": {
          "LatencyBest": "120542",
          "LatencyAvg": "",
          "LatencyWorst": "2665448",
          "PipelineIIMin": "120543",
          "PipelineIIMax": "2665449",
          "PipelineII": "120543 ~ 2665449",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.625"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_20_3",
            "TripCount": "80",
            "Latency": "39600",
            "PipelineII": "",
            "PipelineDepth": "495"
          },
          {
            "Name": "VITIS_LOOP_48_7",
            "TripCount": "79",
            "LatencyMin": "32864",
            "LatencyMax": "2577770",
            "Latency": "32864 ~ 2577770",
            "PipelineII": "",
            "PipelineDepthMin": "416",
            "PipelineDepthMax": "32630",
            "PipelineDepth": "416 ~ 32630",
            "Loops": [{
                "Name": "VITIS_LOOP_51_8",
                "TripCount": "",
                "LatencyMin": "413",
                "LatencyMax": "32627",
                "Latency": "413 ~ 32627",
                "PipelineII": "",
                "PipelineDepth": "413"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "69",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "13557",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "11474",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-05 03:30:40 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
