JDF B
// Created by Version 2.1 
PROJECT ISP_lab12
DESIGN isp_lab12 Normal
DEVKIT LC4256V-75T144I
ENTRY Schematic/Verilog HDL
MODULE toplevel.v
MODSTYLE toplevel Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ModelSim
TOPMODULE toplevel
