Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 23 15:28:38 2019
| Host         : hei running 64-bit major release  (build 9200)
| Command      : report_methodology -file RSA_soc_wrapper_methodology_drc_routed.rpt -pb RSA_soc_wrapper_methodology_drc_routed.pb -rpx RSA_soc_wrapper_methodology_drc_routed.rpx
| Design       : rsa_soc_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 3          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/FSM_sequential_state[0]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/FSM_sequential_state_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/FSM_sequential_state_reg[1]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/FSM_sequential_state_reg[2]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/FSM_sequential_state_reg[3]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/counter_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/counter_reg[1]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/counter_reg[2]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/counter_reg[3]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/counter_reg[4]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/counter_reg[5]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/counter_reg[6]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/counter_reg[7]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/counter_reg[8]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/data_ready_reg/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/e_shift_reg[0]/CLR (the first 15 of 2079 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/message_in_ready_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/FSM_sequential_state_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/FSM_sequential_state_reg[1]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/FSM_sequential_state_reg[2]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/FSM_sequential_state_reg[3]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/counter_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/counter_reg[1]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/counter_reg[2]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/counter_reg[3]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/counter_reg[4]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/counter_reg[5]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/counter_reg[6]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/counter_reg[7]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/counter_reg[8]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/data_ready_reg/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/e_shift_reg[0]/CLR (the first 15 of 2079 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/flag_busy_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/flag_busy_reg[1]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_state_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[1]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[2]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[3]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[4]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[5]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[6]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[100]/CLR (the first 15 of 545 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


