#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028aeceaa560 .scope module, "uart_rx" "uart_rx" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /OUTPUT 8 "d_out";
    .port_info 5 /OUTPUT 1 "empty";
    .port_info 6 /OUTPUT 1 "full";
P_0000028aece83060 .param/l "SAMPLING_TICKS" 0 2 7, +C4<00000000000000000000000000010000>;
P_0000028aece83098 .param/l "STOP_BITS" 0 2 8, +C4<00000000000000000000000000000001>;
P_0000028aece830d0 .param/l "WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
L_0000028aecece490 .functor AND 1, v0000028aecf2e280_0, L_0000028aecf2ed20, C4<1>, C4<1>;
L_0000028aececec70 .functor AND 1, L_0000028aecece490, L_0000028aecf2edc0, C4<1>, C4<1>;
v0000028aecf2da60_0 .net *"_ivl_1", 0 0, L_0000028aecf2ed20;  1 drivers
v0000028aecf2ea00_0 .net *"_ivl_3", 0 0, L_0000028aecece490;  1 drivers
v0000028aecf2e460_0 .net *"_ivl_5", 0 0, L_0000028aecf2edc0;  1 drivers
v0000028aecf2e500_0 .net "baud_tick", 0 0, v0000028aeceb3490_0;  1 drivers
o0000028aecede008 .functor BUFZ 1, C4<z>; HiZ drive
v0000028aecf2eb40_0 .net "clk", 0 0, o0000028aecede008;  0 drivers
v0000028aecf2e320_0 .net "d_out", 7 0, v0000028aeceb2c70_0;  1 drivers
v0000028aecf2e780_0 .net "empty", 0 0, L_0000028aecf2e0a0;  1 drivers
v0000028aecf2e820_0 .net "full", 0 0, L_0000028aecf2dba0;  1 drivers
o0000028aecede428 .functor BUFZ 1, C4<z>; HiZ drive
v0000028aecf2f4a0_0 .net "rd_en", 0 0, o0000028aecede428;  0 drivers
o0000028aecede068 .functor BUFZ 1, C4<z>; HiZ drive
v0000028aecf2f720_0 .net "rst_n", 0 0, o0000028aecede068;  0 drivers
o0000028aecede6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028aecf2eaa0_0 .net "rx", 0 0, o0000028aecede6c8;  0 drivers
v0000028aecf2ebe0_0 .net "rx_data_out", 7 0, v0000028aecf2f680_0;  1 drivers
v0000028aecf2f540_0 .net "rx_error", 0 0, v0000028aecf2e140_0;  1 drivers
v0000028aecf2efa0_0 .net "rx_ready", 0 0, v0000028aecf2e280_0;  1 drivers
v0000028aecf2ec80_0 .net "wr_en", 0 0, L_0000028aececec70;  1 drivers
L_0000028aecf2ed20 .reduce/nor v0000028aecf2e140_0;
L_0000028aecf2edc0 .reduce/nor L_0000028aecf2dba0;
S_0000028aeced41c0 .scope module, "baud_inst" "baud_gen" 2 27, 3 1 0, S_0000028aeceaa560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_0000028aeceaa6f0 .param/l "BAUD_RATE" 0 3 3, +C4<00000000000000000010010110000000>;
P_0000028aeceaa728 .param/l "BAUD_TICK" 1 3 11, +C4<0000000000000000000000000000000000000000000000000000001010001011>;
P_0000028aeceaa760 .param/l "CLOCK_FREQ" 0 3 2, +C4<00000101111101011110000100000000>;
P_0000028aeceaa798 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0000028aeceb3490_0 .var "baud_tick", 0 0;
v0000028aeceb32b0_0 .net "clk", 0 0, o0000028aecede008;  alias, 0 drivers
v0000028aeceb2810_0 .var "counter", 9 0;
v0000028aeceb3350_0 .net "rst_n", 0 0, o0000028aecede068;  alias, 0 drivers
E_0000028aeceb09d0/0 .event negedge, v0000028aeceb3350_0;
E_0000028aeceb09d0/1 .event posedge, v0000028aeceb32b0_0;
E_0000028aeceb09d0 .event/or E_0000028aeceb09d0/0, E_0000028aeceb09d0/1;
S_0000028aeceb4680 .scope module, "fifo_inst" "fifo" 2 59, 4 1 0, S_0000028aeceaa560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "d_in";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 8 "d_out";
P_0000028aece67fb0 .param/l "DEPTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_0000028aece67fe8 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
L_0000028aecece110 .functor XOR 1, L_0000028aecf2f7c0, L_0000028aecf2dec0, C4<0>, C4<0>;
L_0000028aecece500 .functor AND 1, L_0000028aecece110, L_0000028aecf2ef00, C4<1>, C4<1>;
v0000028aeceb2d10_0 .net *"_ivl_1", 0 0, L_0000028aecf2f7c0;  1 drivers
v0000028aeceb2630_0 .net *"_ivl_10", 0 0, L_0000028aecf2ef00;  1 drivers
v0000028aeceb26d0_0 .net *"_ivl_13", 0 0, L_0000028aecece500;  1 drivers
L_0000028aecf70088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028aeceb2db0_0 .net/2u *"_ivl_14", 0 0, L_0000028aecf70088;  1 drivers
L_0000028aecf700d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028aeceb2950_0 .net/2u *"_ivl_16", 0 0, L_0000028aecf700d0;  1 drivers
v0000028aeceb2f90_0 .net *"_ivl_20", 0 0, L_0000028aecf2f040;  1 drivers
L_0000028aecf70118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028aeceb28b0_0 .net/2u *"_ivl_22", 0 0, L_0000028aecf70118;  1 drivers
L_0000028aecf70160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028aeceb3030_0 .net/2u *"_ivl_24", 0 0, L_0000028aecf70160;  1 drivers
v0000028aeceb2b30_0 .net *"_ivl_3", 0 0, L_0000028aecf2dec0;  1 drivers
v0000028aeceb29f0_0 .net *"_ivl_4", 0 0, L_0000028aecece110;  1 drivers
v0000028aeceb2ef0_0 .net *"_ivl_7", 3 0, L_0000028aecf2db00;  1 drivers
v0000028aeceb3210_0 .net *"_ivl_9", 3 0, L_0000028aecf2ee60;  1 drivers
v0000028aeceb30d0_0 .net "clk", 0 0, o0000028aecede008;  alias, 0 drivers
v0000028aeceb2a90_0 .net "d_in", 7 0, v0000028aecf2f680_0;  alias, 1 drivers
v0000028aeceb2c70_0 .var "d_out", 7 0;
v0000028aeceb2e50_0 .net "empty", 0 0, L_0000028aecf2e0a0;  alias, 1 drivers
v0000028aeceb3170_0 .net "full", 0 0, L_0000028aecf2dba0;  alias, 1 drivers
v0000028aecf2d9c0 .array "mem", 15 0, 7 0;
v0000028aecf2e000_0 .net "rd_en", 0 0, o0000028aecede428;  alias, 0 drivers
v0000028aecf2f180_0 .var "rd_ptr", 4 0;
v0000028aecf2f220_0 .net "rst_n", 0 0, o0000028aecede068;  alias, 0 drivers
v0000028aecf2f5e0_0 .net "wr_en", 0 0, L_0000028aececec70;  alias, 1 drivers
v0000028aecf2e3c0_0 .var "wr_ptr", 4 0;
L_0000028aecf2f7c0 .part v0000028aecf2e3c0_0, 4, 1;
L_0000028aecf2dec0 .part v0000028aecf2f180_0, 4, 1;
L_0000028aecf2db00 .part v0000028aecf2e3c0_0, 0, 4;
L_0000028aecf2ee60 .part v0000028aecf2f180_0, 0, 4;
L_0000028aecf2ef00 .cmp/eq 4, L_0000028aecf2db00, L_0000028aecf2ee60;
L_0000028aecf2dba0 .functor MUXZ 1, L_0000028aecf700d0, L_0000028aecf70088, L_0000028aecece500, C4<>;
L_0000028aecf2f040 .cmp/eq 5, v0000028aecf2e3c0_0, v0000028aecf2f180_0;
L_0000028aecf2e0a0 .functor MUXZ 1, L_0000028aecf70160, L_0000028aecf70118, L_0000028aecf2f040, C4<>;
S_0000028aeced4460 .scope module, "rx_inst" "rx_core" 2 42, 5 1 0, S_0000028aeceaa560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "baud_tick";
    .port_info 4 /OUTPUT 8 "rx_data_out";
    .port_info 5 /OUTPUT 1 "rx_ready";
    .port_info 6 /OUTPUT 1 "rx_error";
P_0000028aececc2d0 .param/l "DATA" 1 5 19, C4<10>;
P_0000028aececc308 .param/l "IDLE" 1 5 17, C4<00>;
P_0000028aececc340 .param/l "SAMPLING_TICKS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0000028aececc378 .param/l "START" 1 5 18, C4<01>;
P_0000028aececc3b0 .param/l "STOP" 1 5 20, C4<11>;
P_0000028aececc3e8 .param/l "STOP_BITS" 0 5 4, +C4<00000000000000000000000000000001>;
P_0000028aececc420 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0000028aecf2e8c0_0 .var "baud_cnt", 3 0;
v0000028aecf2f2c0_0 .net "baud_tick", 0 0, v0000028aeceb3490_0;  alias, 1 drivers
v0000028aecf2e5a0_0 .var "bit_cnt", 2 0;
v0000028aecf2d920_0 .net "clk", 0 0, o0000028aecede008;  alias, 0 drivers
v0000028aecf2f360_0 .net "rst_n", 0 0, o0000028aecede068;  alias, 0 drivers
v0000028aecf2e1e0_0 .net "rx", 0 0, o0000028aecede6c8;  alias, 0 drivers
v0000028aecf2f680_0 .var "rx_data_out", 7 0;
v0000028aecf2e140_0 .var "rx_error", 0 0;
v0000028aecf2e280_0 .var "rx_ready", 0 0;
v0000028aecf2e640_0 .var "rx_sync1", 0 0;
v0000028aecf2e960_0 .var "rx_sync2", 0 0;
v0000028aecf2e6e0_0 .var "shift_reg", 7 0;
v0000028aecf2f400_0 .var "state", 1 0;
    .scope S_0000028aeced41c0;
T_0 ;
    %wait E_0000028aeceb09d0;
    %load/vec4 v0000028aeceb3350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000028aeceb2810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028aeceb3490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028aeceb2810_0;
    %pad/u 64;
    %cmpi/e 650, 0, 64;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028aeceb3490_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000028aeceb2810_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000028aeceb2810_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000028aeceb2810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028aeceb3490_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028aeced4460;
T_1 ;
    %wait E_0000028aeceb09d0;
    %load/vec4 v0000028aecf2f360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028aecf2e640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028aecf2e960_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028aecf2e1e0_0;
    %assign/vec4 v0000028aecf2e640_0, 0;
    %load/vec4 v0000028aecf2e640_0;
    %assign/vec4 v0000028aecf2e960_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028aeced4460;
T_2 ;
    %wait E_0000028aeceb09d0;
    %load/vec4 v0000028aecf2f360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028aecf2f400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028aecf2e6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028aecf2e5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028aecf2f680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028aecf2e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028aecf2e140_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028aecf2e280_0, 0;
    %load/vec4 v0000028aecf2f400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028aecf2e5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028aecf2e140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028aecf2e6e0_0, 0;
    %load/vec4 v0000028aecf2e960_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028aecf2f400_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000028aecf2f2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0000028aecf2e8c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %load/vec4 v0000028aecf2e960_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.13, 4;
    %load/vec4 v0000028aecf2e8c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028aecf2f400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028aecf2e140_0, 0;
T_2.14 ;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0000028aecf2e8c0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028aecf2f400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028aecf2e5a0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000028aecf2e8c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
T_2.16 ;
T_2.12 ;
T_2.9 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000028aecf2f2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0000028aecf2e8c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.19, 4;
    %load/vec4 v0000028aecf2e960_0;
    %load/vec4 v0000028aecf2e6e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028aecf2e6e0_0, 0;
    %load/vec4 v0000028aecf2e8c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0000028aecf2e8c0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
    %load/vec4 v0000028aecf2e5a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.23, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028aecf2f400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028aecf2e5a0_0, 0;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0000028aecf2e5a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000028aecf2e5a0_0, 0;
T_2.24 ;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0000028aecf2e8c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
T_2.22 ;
T_2.20 ;
T_2.17 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000028aecf2f2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %load/vec4 v0000028aecf2e8c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000028aecf2e960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000028aecf2e8c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028aecf2e140_0, 0;
    %load/vec4 v0000028aecf2e8c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
T_2.30 ;
    %jmp T_2.28;
T_2.27 ;
    %load/vec4 v0000028aecf2e8c0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
    %load/vec4 v0000028aecf2e5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000028aecf2e6e0_0;
    %assign/vec4 v0000028aecf2f680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028aecf2e280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028aecf2f400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028aecf2e5a0_0, 0;
    %jmp T_2.34;
T_2.33 ;
    %load/vec4 v0000028aecf2e5a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000028aecf2e5a0_0, 0;
T_2.34 ;
    %jmp T_2.32;
T_2.31 ;
    %load/vec4 v0000028aecf2e8c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028aecf2e8c0_0, 0;
T_2.32 ;
T_2.28 ;
T_2.25 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028aeceb4680;
T_3 ;
    %wait E_0000028aeceb09d0;
    %load/vec4 v0000028aecf2f220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028aecf2e3c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028aecf2f180_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028aecf2f5e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0000028aeceb3170_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000028aeceb2a90_0;
    %load/vec4 v0000028aecf2e3c0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028aecf2d9c0, 0, 4;
    %load/vec4 v0000028aecf2e3c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000028aecf2e3c0_0, 0;
T_3.2 ;
    %load/vec4 v0000028aecf2e000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0000028aeceb2e50_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0000028aecf2f180_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000028aecf2d9c0, 4;
    %assign/vec4 v0000028aeceb2c70_0, 0;
    %load/vec4 v0000028aecf2f180_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000028aecf2f180_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "d:\CTWIntern\Training\UART_ME\RX\uart_rx.v";
    "./baud_gen.v";
    "./fifo.v";
    "./RXcore/rx_core.v";
