Verilator Tree Dump (format 0x3900) from <e32560> to <e33453>
     NETLIST 0x5582ebbcef80 <e1> {a0}
    1: MODULE 0x5582ebf3da30 <e32486> {c5}  TOP  L1 [P]
    1:2: CELL 0x5582ebce54e0 <e32489> {c5}  mips_cpu_harvard -> MODULE 0x5582ebbec930 <e32488> {c5}  mips_cpu_harvard  L2
    1:2:1: PIN 0x5582ebf3de00 <e32493> {c6}  clk -> VAR 0x5582ebbe4400 <e26627> {c6} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebf3dce0 <e32494> {c6} @dt=0x5582ebbe3990@(G/w1)  clk [RV] <- VAR 0x5582ebf3db60 <e32490> {c6} @dt=0x5582ebbe3990@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1: PIN 0x5582ebf3e1a0 <e32500> {c8}  reset -> VAR 0x5582ebbf6ed0 <e28755> {c8} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebf3e080 <e32499> {c8} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebf3df00 <e32495> {c8} @dt=0x5582ebbe3990@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:1: PIN 0x5582ebf3e540 <e32506> {c9}  active -> VAR 0x5582ebbf8df0 <e28756> {c9} @dt=0x5582ebbe3990@(G/w1)  active OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebf3e420 <e32505> {c9} @dt=0x5582ebbe3990@(G/w1)  active [LV] => VAR 0x5582ebf3e2a0 <e32501> {c9} @dt=0x5582ebbe3990@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5582ebf3e8e0 <e32512> {c10}  register_v0 -> VAR 0x5582ebc08fb0 <e26636> {c10} @dt=0x5582ebc08b30@(G/w32)  register_v0 OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebf3e7c0 <e32511> {c10} @dt=0x5582ebc08b30@(G/w32)  register_v0 [LV] => VAR 0x5582ebf3e640 <e32507> {c10} @dt=0x5582ebc08b30@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5582ebf3ec80 <e32518> {c13}  clk_enable -> VAR 0x5582ebc093d0 <e28757> {c13} @dt=0x5582ebbe3990@(G/w1)  clk_enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebf3eb60 <e32517> {c13} @dt=0x5582ebbe3990@(G/w1)  clk_enable [RV] <- VAR 0x5582ebf3e9e0 <e32513> {c13} @dt=0x5582ebbe3990@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:1: PIN 0x5582ebf3f020 <e32524> {c16}  instr_address -> VAR 0x5582ebc0a250 <e28758> {c16} @dt=0x5582ebc08b30@(G/w32)  instr_address OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebf3ef00 <e32523> {c16} @dt=0x5582ebc08b30@(G/w32)  instr_address [LV] => VAR 0x5582ebf3ed80 <e32519> {c16} @dt=0x5582ebc08b30@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5582ebf3f3c0 <e32530> {c17}  instr_readdata -> VAR 0x5582ebc0b0d0 <e28759> {c17} @dt=0x5582ebc08b30@(G/w32)  instr_readdata INPUT PORT
    1:2:1:1: VARREF 0x5582ebf3f2a0 <e32529> {c17} @dt=0x5582ebc08b30@(G/w32)  instr_readdata [RV] <- VAR 0x5582ebf3f120 <e32525> {c17} @dt=0x5582ebc08b30@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:1: PIN 0x5582ebf3f760 <e32536> {c20}  data_address -> VAR 0x5582ebc0bfd0 <e28760> {c20} @dt=0x5582ebc08b30@(G/w32)  data_address OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebf3f640 <e32535> {c20} @dt=0x5582ebc08b30@(G/w32)  data_address [LV] => VAR 0x5582ebf3f4c0 <e32531> {c20} @dt=0x5582ebc08b30@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5582ebf3fb00 <e32542> {c21}  data_write -> VAR 0x5582ebc0c3f0 <e28761> {c21} @dt=0x5582ebbe3990@(G/w1)  data_write OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebf3f9e0 <e32541> {c21} @dt=0x5582ebbe3990@(G/w1)  data_write [LV] => VAR 0x5582ebf3f860 <e32537> {c21} @dt=0x5582ebbe3990@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5582ebf3fea0 <e32548> {c22}  data_read -> VAR 0x5582ebc0c810 <e28762> {c22} @dt=0x5582ebbe3990@(G/w1)  data_read OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebf3fd80 <e32547> {c22} @dt=0x5582ebbe3990@(G/w1)  data_read [LV] => VAR 0x5582ebf3fc00 <e32543> {c22} @dt=0x5582ebbe3990@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5582ebf40240 <e32554> {c23}  data_writedata -> VAR 0x5582ebc0d810 <e28763> {c23} @dt=0x5582ebc08b30@(G/w32)  data_writedata OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebf40120 <e32553> {c23} @dt=0x5582ebc08b30@(G/w32)  data_writedata [LV] => VAR 0x5582ebf3ffa0 <e32549> {c23} @dt=0x5582ebc08b30@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x5582ebf405e0 <e32560#> {c24}  data_readdata -> VAR 0x5582ebc0e810 <e28764> {c24} @dt=0x5582ebc08b30@(G/w32)  data_readdata INPUT PORT
    1:2:1:1: VARREF 0x5582ebf404c0 <e32559> {c24} @dt=0x5582ebc08b30@(G/w32)  data_readdata [RV] <- VAR 0x5582ebf40340 <e32555> {c24} @dt=0x5582ebc08b30@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x5582ebf3db60 <e32490> {c6} @dt=0x5582ebbe3990@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x5582ebf3df00 <e32495> {c8} @dt=0x5582ebbe3990@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x5582ebf3e2a0 <e32501> {c9} @dt=0x5582ebbe3990@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x5582ebf3e640 <e32507> {c10} @dt=0x5582ebc08b30@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x5582ebf3e9e0 <e32513> {c13} @dt=0x5582ebbe3990@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x5582ebf3ed80 <e32519> {c16} @dt=0x5582ebc08b30@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x5582ebf3f120 <e32525> {c17} @dt=0x5582ebc08b30@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x5582ebf3f4c0 <e32531> {c20} @dt=0x5582ebc08b30@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x5582ebf3f860 <e32537> {c21} @dt=0x5582ebbe3990@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x5582ebf3fc00 <e32543> {c22} @dt=0x5582ebbe3990@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x5582ebf3ffa0 <e32549> {c23} @dt=0x5582ebc08b30@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x5582ebf40340 <e32555> {c24} @dt=0x5582ebc08b30@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1: MODULE 0x5582ebbec930 <e32488> {c5}  mips_cpu_harvard  L2
    1:2: VAR 0x5582ebbe4400 <e26627> {c6} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5582ebbf6ed0 <e28755> {c8} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2: VAR 0x5582ebbf8df0 <e28756> {c9} @dt=0x5582ebbe3990@(G/w1)  active OUTPUT PORT
    1:2: VAR 0x5582ebc08fb0 <e26636> {c10} @dt=0x5582ebc08b30@(G/w32)  register_v0 OUTPUT PORT
    1:2: VAR 0x5582ebc093d0 <e28757> {c13} @dt=0x5582ebbe3990@(G/w1)  clk_enable INPUT PORT
    1:2: VAR 0x5582ebc0a250 <e28758> {c16} @dt=0x5582ebc08b30@(G/w32)  instr_address OUTPUT PORT
    1:2: VAR 0x5582ebc0b0d0 <e28759> {c17} @dt=0x5582ebc08b30@(G/w32)  instr_readdata INPUT PORT
    1:2: VAR 0x5582ebc0bfd0 <e28760> {c20} @dt=0x5582ebc08b30@(G/w32)  data_address OUTPUT PORT
    1:2: VAR 0x5582ebc0c3f0 <e28761> {c21} @dt=0x5582ebbe3990@(G/w1)  data_write OUTPUT PORT
    1:2: VAR 0x5582ebc0c810 <e28762> {c22} @dt=0x5582ebbe3990@(G/w1)  data_read OUTPUT PORT
    1:2: VAR 0x5582ebc0d810 <e28763> {c23} @dt=0x5582ebc08b30@(G/w32)  data_writedata OUTPUT PORT
    1:2: VAR 0x5582ebc0e810 <e28764> {c24} @dt=0x5582ebc08b30@(G/w32)  data_readdata INPUT PORT
    1:2: VAR 0x5582ebc0eb50 <e28765> {c27} @dt=0x5582ebbe3990@(G/w1)  internal_clk VAR
    1:2: VAR 0x5582ebc0fad0 <e28766> {c31} @dt=0x5582ebc08b30@(G/w32)  program_counter_prime VAR
    1:2: VAR 0x5582ebc10c50 <e28767> {c32} @dt=0x5582ebc08b30@(G/w32)  program_counter_fetch VAR
    1:2: VAR 0x5582ebc11db0 <e28768> {c33} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x5582ebc12ef0 <e28769> {c34} @dt=0x5582ebc08b30@(G/w32)  instruction_fetch VAR
    1:2: VAR 0x5582ebc14050 <e28770> {c35} @dt=0x5582ebc08b30@(G/w32)  program_counter_mux_1_out VAR
    1:2: VAR 0x5582ebc14450 <e28771> {c36} @dt=0x5582ebbe3990@(G/w1)  HALT_fetch VAR
    1:2: VAR 0x5582ebc14890 <e28772> {c39} @dt=0x5582ebbe3990@(G/w1)  program_counter_src_decode VAR
    1:2: VAR 0x5582ebc14cf0 <e28773> {c40} @dt=0x5582ebbe3990@(G/w1)  register_write_decode VAR
    1:2: VAR 0x5582ebc150f0 <e28774> {c41} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_decode VAR
    1:2: VAR 0x5582ebc15550 <e28775> {c42} @dt=0x5582ebbe3990@(G/w1)  memory_write_decode VAR
    1:2: VAR 0x5582ebc16690 <e26751> {c43} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_decode VAR
    1:2: VAR 0x5582ebc177f0 <e28776> {c44} @dt=0x5582ebc161d0@(G/w2)  register_destination_decode VAR
    1:2: VAR 0x5582ebc17bf0 <e28777> {c45} @dt=0x5582ebbe3990@(G/w1)  branch_decode VAR
    1:2: VAR 0x5582ebc17ff0 <e28778> {c46} @dt=0x5582ebbe3990@(G/w1)  equal_decode VAR
    1:2: VAR 0x5582ebc19130 <e26773> {c47} @dt=0x5582ebc18c70@(G/w6)  ALU_function_decode VAR
    1:2: VAR 0x5582ebc19570 <e28779> {c48} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x5582ebc19970 <e28780> {c49} @dt=0x5582ebbe3990@(G/w1)  flush_decode_execute_register VAR
    1:2: VAR 0x5582ebc19dd0 <e28781> {c50} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode VAR
    1:2: VAR 0x5582ebc1a230 <e28782> {c51} @dt=0x5582ebbe3990@(G/w1)  j_instruction_decode VAR
    1:2: VAR 0x5582ebc1a630 <e28783> {c52} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_decode VAR
    1:2: VAR 0x5582ebc1aa30 <e28784> {c53} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_decode VAR
    1:2: VAR 0x5582ebc1ae30 <e28785> {c54} @dt=0x5582ebbe3990@(G/w1)  HALT_decode VAR
    1:2: VAR 0x5582ebc1bf90 <e28786> {c59} @dt=0x5582ebc08b30@(G/w32)  program_counter_branch_decode VAR
    1:2: VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2: VAR 0x5582ebc1de50 <e28788> {c61} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x5582ebc1ef70 <e28789> {c63} @dt=0x5582ebc18c70@(G/w6)  op VAR
    1:2: ASSIGNW 0x5582ebc1fd60 <e28803> {c64} @dt=0x5582ebc18c70@(G/w6)
    1:2:1: SEL 0x5582ebf26f20 <e28801> {c64} @dt=0x5582ebc18c70@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebbc00 <e28790> {c64} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf271b0 <e26874> {c64} @dt=0x5582ebef3c50@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x5582ebf0f6f0 <e28800> {c64} @dt=0x5582ebc08b30@(G/w32)  32'h6
    1:2:2: VARREF 0x5582ebebbd20 <e28802> {c64} @dt=0x5582ebc18c70@(G/w6)  op [LV] => VAR 0x5582ebc1ef70 <e28789> {c63} @dt=0x5582ebc18c70@(G/w6)  op VAR
    1:2: VAR 0x5582ebc20df0 <e26881> {c65} @dt=0x5582ebc208f0@(G/w5)  read_address_1 VAR
    1:2: VAR 0x5582ebc21520 <e28804> {c65} @dt=0x5582ebc208f0@(G/w5)  Rs_decode VAR
    1:2: ASSIGNW 0x5582ebc22340 <e26896> {c66} @dt=0x5582ebc208f0@(G/w5)
    1:2:1: SEL 0x5582ebf27730 <e28816> {c66} @dt=0x5582ebc208f0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebbe40 <e28805> {c66} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf279c0 <e26937> {c66} @dt=0x5582ebef3c50@(G/sw5)  5'h15
    1:2:1:3: CONST 0x5582ebf0f9e0 <e28815> {c66} @dt=0x5582ebc08b30@(G/w32)  32'h5
    1:2:2: VARREF 0x5582ebebbf60 <e26895> {c66} @dt=0x5582ebc208f0@(G/w5)  read_address_1 [LV] => VAR 0x5582ebc20df0 <e26881> {c65} @dt=0x5582ebc208f0@(G/w5)  read_address_1 VAR
    1:2: ASSIGNW 0x5582ebc230a0 <e28830> {c67} @dt=0x5582ebc208f0@(G/w5)
    1:2:1: SEL 0x5582ebf27f40 <e28828> {c67} @dt=0x5582ebc208f0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebc080 <e28817> {c67} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf281d0 <e26984> {c67} @dt=0x5582ebef3c50@(G/sw5)  5'h15
    1:2:1:3: CONST 0x5582ebf0fc70 <e28827> {c67} @dt=0x5582ebc08b30@(G/w32)  32'h5
    1:2:2: VARREF 0x5582ebebc1a0 <e28829> {c67} @dt=0x5582ebc208f0@(G/w5)  Rs_decode [LV] => VAR 0x5582ebc21520 <e28804> {c65} @dt=0x5582ebc208f0@(G/w5)  Rs_decode VAR
    1:2: VAR 0x5582ebc24130 <e28831> {c68} @dt=0x5582ebc208f0@(G/w5)  read_address_2 VAR
    1:2: VAR 0x5582ebc24860 <e28832> {c68} @dt=0x5582ebc208f0@(G/w5)  Rt_decode VAR
    1:2: ASSIGNW 0x5582ebc25680 <e28846> {c69} @dt=0x5582ebc208f0@(G/w5)
    1:2:1: SEL 0x5582ebf28750 <e28844> {c69} @dt=0x5582ebc208f0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebc2c0 <e28833> {c69} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf289e0 <e27047> {c69} @dt=0x5582ebef3c50@(G/sw5)  5'h10
    1:2:1:3: CONST 0x5582ebf2d0f0 <e28843> {c69} @dt=0x5582ebc08b30@(G/w32)  32'h5
    1:2:2: VARREF 0x5582ebebc3e0 <e28845> {c69} @dt=0x5582ebc208f0@(G/w5)  read_address_2 [LV] => VAR 0x5582ebc24130 <e28831> {c68} @dt=0x5582ebc208f0@(G/w5)  read_address_2 VAR
    1:2: ASSIGNW 0x5582ebc263e0 <e28860> {c70} @dt=0x5582ebc208f0@(G/w5)
    1:2:1: SEL 0x5582ebf28f60 <e28858> {c70} @dt=0x5582ebc208f0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebc500 <e28847> {c70} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf291f0 <e27094> {c70} @dt=0x5582ebef3c50@(G/sw5)  5'h10
    1:2:1:3: CONST 0x5582ebf2d340 <e28857> {c70} @dt=0x5582ebc08b30@(G/w32)  32'h5
    1:2:2: VARREF 0x5582ebebc620 <e28859> {c70} @dt=0x5582ebc208f0@(G/w5)  Rt_decode [LV] => VAR 0x5582ebc24860 <e28832> {c68} @dt=0x5582ebc208f0@(G/w5)  Rt_decode VAR
    1:2: VAR 0x5582ebc27470 <e28861> {c71} @dt=0x5582ebc208f0@(G/w5)  Rd_decode VAR
    1:2: ASSIGNW 0x5582ebc28290 <e28875> {c72} @dt=0x5582ebc208f0@(G/w5)
    1:2:1: SEL 0x5582ebf29770 <e28873> {c72} @dt=0x5582ebc208f0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebc740 <e28862> {c72} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf29a00 <e27149> {c72} @dt=0x5582ebef3c50@(G/sw5)  5'hb
    1:2:1:3: CONST 0x5582ebf2d590 <e28872> {c72} @dt=0x5582ebc08b30@(G/w32)  32'h5
    1:2:2: VARREF 0x5582ebebc860 <e28874> {c72} @dt=0x5582ebc208f0@(G/w5)  Rd_decode [LV] => VAR 0x5582ebc27470 <e28861> {c71} @dt=0x5582ebc208f0@(G/w5)  Rd_decode VAR
    1:2: VAR 0x5582ebc29320 <e27156> {c73} @dt=0x5582ebc28e20@(G/w16)  immediate VAR
    1:2: ASSIGNW 0x5582ebc2a140 <e27163> {c74} @dt=0x5582ebc28e20@(G/w16)
    1:2:1: SEL 0x5582ebf29f80 <e28887> {c74} @dt=0x5582ebc28e20@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebc980 <e28876> {c74} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf2a210 <e27203> {c74} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:1:3: CONST 0x5582ebf2d7e0 <e28886> {c74} @dt=0x5582ebc08b30@(G/w32)  32'h10
    1:2:2: VARREF 0x5582ebebcaa0 <e27162> {c74} @dt=0x5582ebc28e20@(G/w16)  immediate [LV] => VAR 0x5582ebc29320 <e27156> {c73} @dt=0x5582ebc28e20@(G/w16)  immediate VAR
    1:2: VAR 0x5582ebc2b1d0 <e27210> {c75} @dt=0x5582ebc2acd0@(G/w26)  j_offset VAR
    1:2: ASSIGNW 0x5582ebc2bff0 <e27217> {c76} @dt=0x5582ebc2acd0@(G/w26)
    1:2:1: SEL 0x5582ebf2a790 <e28899> {c76} @dt=0x5582ebc2acd0@(G/w26) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebcbc0 <e28888> {c76} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf2aa20 <e27257> {c76} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:1:3: CONST 0x5582ebf2da30 <e28898> {c76} @dt=0x5582ebc08b30@(G/w32)  32'h1a
    1:2:2: VARREF 0x5582ebebcce0 <e27216> {c76} @dt=0x5582ebc2acd0@(G/w26)  j_offset [LV] => VAR 0x5582ebc2b1d0 <e27210> {c75} @dt=0x5582ebc2acd0@(G/w26)  j_offset VAR
    1:2: VAR 0x5582ebc2d110 <e28900> {c78} @dt=0x5582ebc08b30@(G/w32)  register_file_output_LO_decode VAR
    1:2: VAR 0x5582ebc2e2f0 <e28901> {c79} @dt=0x5582ebc08b30@(G/w32)  register_file_output_HI_decode VAR
    1:2: VAR 0x5582ebc2f460 <e28902> {c80} @dt=0x5582ebc08b30@(G/w32)  shifter_output_decode VAR
    1:2: VAR 0x5582ebc30680 <e28903> {c81} @dt=0x5582ebc08b30@(G/w32)  register_file_output_A_decode VAR
    1:2: VAR 0x5582ebc31860 <e28904> {c82} @dt=0x5582ebc08b30@(G/w32)  register_file_output_B_decode VAR
    1:2: VAR 0x5582ebc329b0 <e28905> {c83} @dt=0x5582ebc08b30@(G/w32)  src_A_decode VAR
    1:2: VAR 0x5582ebc33b00 <e28906> {c84} @dt=0x5582ebc08b30@(G/w32)  src_B_decode VAR
    1:2: VAR 0x5582ebc34c50 <e28907> {c85} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode VAR
    1:2: VAR 0x5582ebc35da0 <e28908> {c86} @dt=0x5582ebc08b30@(G/w32)  comparator_1 VAR
    1:2: VAR 0x5582ebc36ef0 <e28909> {c87} @dt=0x5582ebc08b30@(G/w32)  comparator_2 VAR
    1:2: VAR 0x5582ebc380d0 <e28910> {c88} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_decode VAR
    1:2: VAR 0x5582ebc392f0 <e28911> {c91} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute VAR
    1:2: VAR 0x5582ebc397b0 <e28912> {c92} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute VAR
    1:2: VAR 0x5582ebc39c40 <e28913> {c93} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute VAR
    1:2: VAR 0x5582ebc3adb0 <e28914> {c94} @dt=0x5582ebc208f0@(G/w5)  write_register_execute VAR
    1:2: VAR 0x5582ebc3bf60 <e28915> {c95} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute VAR
    1:2: VAR 0x5582ebc3d110 <e28916> {c96} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute VAR
    1:2: VAR 0x5582ebc3d610 <e28917> {c97} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute VAR
    1:2: VAR 0x5582ebc3dad0 <e28918> {c98} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute VAR
    1:2: VAR 0x5582ebc3df60 <e28919> {c99} @dt=0x5582ebbe3990@(G/w1)  register_write_execute VAR
    1:2: VAR 0x5582ebc3e4a0 <e28920> {c100} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x5582ebc3e930 <e28921> {c101} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute VAR
    1:2: VAR 0x5582ebc3edc0 <e28922> {c102} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute VAR
    1:2: VAR 0x5582ebc3f1f0 <e28923> {c103} @dt=0x5582ebbe3990@(G/w1)  HALT_execute VAR
    1:2: VAR 0x5582ebc40380 <e28924> {c106} @dt=0x5582ebc08b30@(G/w32)  src_A_execute VAR
    1:2: VAR 0x5582ebc414d0 <e28925> {c107} @dt=0x5582ebc08b30@(G/w32)  src_B_execute VAR
    1:2: VAR 0x5582ebc42640 <e28926> {c108} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute VAR
    1:2: VAR 0x5582ebc437f0 <e28927> {c109} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute VAR
    1:2: VAR 0x5582ebc449a0 <e28928> {c110} @dt=0x5582ebc08b30@(G/w32)  write_data_execute VAR
    1:2: VAR 0x5582ebc45b50 <e28929> {c111} @dt=0x5582ebc08b30@(G/w32)  ALU_output_execute VAR
    1:2: VAR 0x5582ebc46d00 <e28930> {c112} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_execute VAR
    1:2: VAR 0x5582ebc47eb0 <e28931> {c113} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_execute VAR
    1:2: VAR 0x5582ebc49040 <e28932> {c114} @dt=0x5582ebc208f0@(G/w5)  Rs_execute VAR
    1:2: VAR 0x5582ebc4a190 <e28933> {c115} @dt=0x5582ebc208f0@(G/w5)  Rt_execute VAR
    1:2: VAR 0x5582ebc4b2e0 <e28934> {c116} @dt=0x5582ebc208f0@(G/w5)  Rd_execute VAR
    1:2: VAR 0x5582ebc4c450 <e28935> {c117} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute VAR
    1:2: VAR 0x5582ebc4d640 <e28936> {c118} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_eight_execute VAR
    1:2: VAR 0x5582ebc4e820 <e28937> {c119} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute VAR
    1:2: VAR 0x5582ebc4fa30 <e28938> {c120} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute VAR
    1:2: VAR 0x5582ebc4ff00 <e28939> {c123} @dt=0x5582ebbe3990@(G/w1)  register_write_memory VAR
    1:2: VAR 0x5582ebc51070 <e28940> {c124} @dt=0x5582ebc208f0@(G/w5)  write_register_memory VAR
    1:2: VAR 0x5582ebc51570 <e28941> {c125} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory VAR
    1:2: VAR 0x5582ebc51a00 <e28942> {c126} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory VAR
    1:2: VAR 0x5582ebc51ec0 <e28943> {c127} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory VAR
    1:2: VAR 0x5582ebc52380 <e28944> {c128} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory VAR
    1:2: VAR 0x5582ebc52810 <e28945> {c129} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x5582ebc52cd0 <e28946> {c130} @dt=0x5582ebbe3990@(G/w1)  register_file_memory_mux_memory VAR
    1:2: VAR 0x5582ebc53190 <e28947> {c131} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory VAR
    1:2: VAR 0x5582ebc535c0 <e28948> {c132} @dt=0x5582ebbe3990@(G/w1)  HALT_memory VAR
    1:2: VAR 0x5582ebc54770 <e28949> {c135} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory VAR
    1:2: VAR 0x5582ebc55920 <e28950> {c136} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory VAR
    1:2: VAR 0x5582ebc56ad0 <e28951> {c137} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory VAR
    1:2: VAR 0x5582ebc57c80 <e28952> {c138} @dt=0x5582ebc08b30@(G/w32)  read_data_memory VAR
    1:2: VAR 0x5582ebc58e30 <e28953> {c139} @dt=0x5582ebc08b30@(G/w32)  write_data_memory VAR
    1:2: VAR 0x5582ebc5a050 <e28954> {c140} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory_resolved VAR
    1:2: VAR 0x5582ebc5b230 <e28955> {c141} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_memory VAR
    1:2: VAR 0x5582ebc5b730 <e28956> {c145} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback VAR
    1:2: VAR 0x5582ebc5bbf0 <e28957> {c146} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback VAR
    1:2: VAR 0x5582ebc5c0b0 <e28958> {c147} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback VAR
    1:2: VAR 0x5582ebc5c570 <e28959> {c148} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback VAR
    1:2: VAR 0x5582ebc5c9a0 <e28960> {c149} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback VAR
    1:2: VAR 0x5582ebc5dbc0 <e28961> {c152} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback VAR
    1:2: VAR 0x5582ebc5ed30 <e28962> {c153} @dt=0x5582ebc08b30@(G/w32)  result_writeback VAR
    1:2: VAR 0x5582ebc5fee0 <e28963> {c154} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x5582ebc61090 <e28964> {c155} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x5582ebc62240 <e28965> {c156} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback VAR
    1:2: VAR 0x5582ebc633f0 <e28966> {c157} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback VAR
    1:2: VAR 0x5582ebc638a0 <e28967> {c160} @dt=0x5582ebbe3990@(G/w1)  stall_fetch VAR
    1:2: VAR 0x5582ebc63cd0 <e28968> {c161} @dt=0x5582ebbe3990@(G/w1)  stall_decode VAR
    1:2: VAR 0x5582ebc64160 <e28969> {c162} @dt=0x5582ebbe3990@(G/w1)  forward_A_decode VAR
    1:2: VAR 0x5582ebc645f0 <e28970> {c163} @dt=0x5582ebbe3990@(G/w1)  forward_B_decode VAR
    1:2: VAR 0x5582ebc64a80 <e28971> {c164} @dt=0x5582ebbe3990@(G/w1)  flush_execute_register VAR
    1:2: VAR 0x5582ebc65bf0 <e27700> {c165} @dt=0x5582ebc65730@(G/w3)  forward_A_execute VAR
    1:2: VAR 0x5582ebc66da0 <e28972> {c166} @dt=0x5582ebc65730@(G/w3)  forward_B_execute VAR
    1:2: VAR 0x5582ebc672a0 <e28973> {c167} @dt=0x5582ebbe3990@(G/w1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x5582ebc67820 <e28976> {c170} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: VARREF 0x5582ebebce00 <e28974> {c170} @dt=0x5582ebc08b30@(G/w32)  data_readdata [RV] <- VAR 0x5582ebc0e810 <e28764> {c24} @dt=0x5582ebc08b30@(G/w32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x5582ebebcf20 <e28975> {c170} @dt=0x5582ebc08b30@(G/w32)  read_data_memory [LV] => VAR 0x5582ebc57c80 <e28952> {c138} @dt=0x5582ebc08b30@(G/w32)  read_data_memory VAR
    1:2: ASSIGNW 0x5582ebc67c80 <e28979> {c171} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: VARREF 0x5582ebebd040 <e28977> {c171} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e28949> {c135} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory VAR
    1:2:2: VARREF 0x5582ebebd160 <e28978> {c171} @dt=0x5582ebc08b30@(G/w32)  data_address [LV] => VAR 0x5582ebc0bfd0 <e28760> {c20} @dt=0x5582ebc08b30@(G/w32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x5582ebc680e0 <e28982> {c172} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: VARREF 0x5582ebebd280 <e28980> {c172} @dt=0x5582ebc08b30@(G/w32)  write_data_memory [RV] <- VAR 0x5582ebc58e30 <e28953> {c139} @dt=0x5582ebc08b30@(G/w32)  write_data_memory VAR
    1:2:2: VARREF 0x5582ebebd3a0 <e28981> {c172} @dt=0x5582ebc08b30@(G/w32)  data_writedata [LV] => VAR 0x5582ebc0d810 <e28763> {c23} @dt=0x5582ebc08b30@(G/w32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x5582ebc68540 <e28985> {c173} @dt=0x5582ebbe3990@(G/w1)
    1:2:1: VARREF 0x5582ebebd4c0 <e28983> {c173} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory [RV] <- VAR 0x5582ebc51a00 <e28942> {c126} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory VAR
    1:2:2: VARREF 0x5582ebebd5e0 <e28984> {c173} @dt=0x5582ebbe3990@(G/w1)  data_write [LV] => VAR 0x5582ebc0c3f0 <e28761> {c21} @dt=0x5582ebbe3990@(G/w1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x5582ebc689f0 <e28988> {c174} @dt=0x5582ebbe3990@(G/w1)
    1:2:1: VARREF 0x5582ebebd700 <e28986> {c174} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory [RV] <- VAR 0x5582ebc51570 <e28941> {c125} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory VAR
    1:2:2: VARREF 0x5582ebebd820 <e28987> {c174} @dt=0x5582ebbe3990@(G/w1)  data_read [LV] => VAR 0x5582ebc0c810 <e28762> {c22} @dt=0x5582ebbe3990@(G/w1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x5582ebc68e60 <e28991> {c177} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: VARREF 0x5582ebebd940 <e28989> {c177} @dt=0x5582ebc08b30@(G/w32)  program_counter_fetch [RV] <- VAR 0x5582ebc10c50 <e28767> {c32} @dt=0x5582ebc08b30@(G/w32)  program_counter_fetch VAR
    1:2:2: VARREF 0x5582ebebda60 <e28990> {c177} @dt=0x5582ebc08b30@(G/w32)  instr_address [LV] => VAR 0x5582ebc0a250 <e28758> {c16} @dt=0x5582ebc08b30@(G/w32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x5582ebc692c0 <e28994> {c178} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: VARREF 0x5582ebebdb80 <e28992> {c178} @dt=0x5582ebc08b30@(G/w32)  instr_readdata [RV] <- VAR 0x5582ebc0b0d0 <e28759> {c17} @dt=0x5582ebc08b30@(G/w32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x5582ebebdca0 <e28993> {c178} @dt=0x5582ebc08b30@(G/w32)  instruction_fetch [LV] => VAR 0x5582ebc12ef0 <e28769> {c34} @dt=0x5582ebc08b30@(G/w32)  instruction_fetch VAR
    1:2: CELL 0x5582ebbf78a0 <e2457> {c180}  register_file -> MODULE 0x5582ebdd1f50 <e14098> {l2}  Register_File  L3
    1:2:1: PIN 0x5582ebbdbec0 <e2389> {c181}  clk -> VAR 0x5582ebdd23c0 <e31109> {l3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebebddc0 <e28995> {c181} @dt=0x5582ebbe3990@(G/w1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e28765> {c27} @dt=0x5582ebbe3990@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc69c70 <e2399> {c181}  pipelined -> VAR 0x5582ebdd28e0 <e31110> {l4} @dt=0x5582ebbe3990@(G/w1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x5582ebf2ae30 <e28996> {c181} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:1: PIN 0x5582ebc6a0c0 <e2403> {c182}  write_enable -> VAR 0x5582ebdd2e00 <e31111> {l5} @dt=0x5582ebbe3990@(G/w1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebebdee0 <e28997> {c182} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback [RV] <- VAR 0x5582ebc5b730 <e28956> {c145} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x5582ebc6a4e0 <e2407> {c183}  HI_write_enable -> VAR 0x5582ebdd31c0 <e31112> {l5} @dt=0x5582ebbe3990@(G/w1)  HI_write_enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe000 <e28998> {c183} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback [RV] <- VAR 0x5582ebc5bbf0 <e28957> {c146} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x5582ebc6a900 <e2411> {c184}  LO_write_enable -> VAR 0x5582ebdd3580 <e31113> {l5} @dt=0x5582ebbe3990@(G/w1)  LO_write_enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe120 <e28999> {c184} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback [RV] <- VAR 0x5582ebc5c0b0 <e28958> {c147} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x5582ebc6ac90 <e2415> {c185}  read_address_1 -> VAR 0x5582ebdd4740 <e31114> {l6} @dt=0x5582ebc208f0@(G/w5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe240 <e27755> {c185} @dt=0x5582ebc208f0@(G/w5)  read_address_1 [RV] <- VAR 0x5582ebc20df0 <e26881> {c65} @dt=0x5582ebc208f0@(G/w5)  read_address_1 VAR
    1:2:1: PIN 0x5582ebc6b050 <e2419> {c186}  read_address_2 -> VAR 0x5582ebdd4f20 <e31115> {l6} @dt=0x5582ebc208f0@(G/w5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe360 <e29000> {c186} @dt=0x5582ebc208f0@(G/w5)  read_address_2 [RV] <- VAR 0x5582ebc24130 <e28831> {c68} @dt=0x5582ebc208f0@(G/w5)  read_address_2 VAR
    1:2:1: PIN 0x5582ebc6b4a0 <e2423> {c187}  write_address -> VAR 0x5582ebdd5700 <e31116> {l6} @dt=0x5582ebc208f0@(G/w5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe480 <e29001> {c187} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback [RV] <- VAR 0x5582ebc5dbc0 <e28961> {c152} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x5582ebc6b890 <e2427> {c188}  write_data -> VAR 0x5582ebdd6940 <e31117> {l7} @dt=0x5582ebc08b30@(G/w32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe5a0 <e29002> {c188} @dt=0x5582ebc08b30@(G/w32)  result_writeback [RV] <- VAR 0x5582ebc5ed30 <e28962> {c153} @dt=0x5582ebc08b30@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x5582ebc6bc90 <e2431> {c189}  HI_write_data -> VAR 0x5582ebdd7120 <e31118> {l7} @dt=0x5582ebc08b30@(G/w32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe6c0 <e29003> {c189} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x5582ebc5fee0 <e28963> {c154} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5582ebc6c090 <e2435> {c190}  LO_write_data -> VAR 0x5582ebdd7900 <e31119> {l7} @dt=0x5582ebc08b30@(G/w32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe7e0 <e29004> {c190} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x5582ebc61090 <e28964> {c155} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5582ebc6c4e0 <e2439> {c191}  read_data_1 -> VAR 0x5582ebdd8b40 <e31120> {l8} @dt=0x5582ebc08b30@(G/w32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebe900 <e29005> {c191} @dt=0x5582ebc08b30@(G/w32)  register_file_output_A_decode [LV] => VAR 0x5582ebc30680 <e28903> {c81} @dt=0x5582ebc08b30@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x5582ebc6c900 <e2443> {c192}  read_data_2 -> VAR 0x5582ebdd9320 <e31121> {l8} @dt=0x5582ebc08b30@(G/w32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebea20 <e29006> {c192} @dt=0x5582ebc08b30@(G/w32)  register_file_output_B_decode [LV] => VAR 0x5582ebc31860 <e28904> {c82} @dt=0x5582ebc08b30@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x5582ebc6cc90 <e2447> {c193}  read_register_2 -> VAR 0x5582ebddbf80 <e31124> {l10} @dt=0x5582ebc08b30@(G/w32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebeb40 <e27763> {c193} @dt=0x5582ebc08b30@(G/w32)  register_v0 [LV] => VAR 0x5582ebc08fb0 <e26636> {c10} @dt=0x5582ebc08b30@(G/w32)  register_v0 OUTPUT PORT
    1:2:1: PIN 0x5582ebc6d0e0 <e2451> {c194}  read_data_HI -> VAR 0x5582ebddad40 <e31123> {l9} @dt=0x5582ebc08b30@(G/w32)  read_data_HI OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebec60 <e29007> {c194} @dt=0x5582ebc08b30@(G/w32)  register_file_output_HI_decode [LV] => VAR 0x5582ebc2e2f0 <e28901> {c79} @dt=0x5582ebc08b30@(G/w32)  register_file_output_HI_decode VAR
    1:2:1: PIN 0x5582ebc6d500 <e2455> {c195}  read_data_LO -> VAR 0x5582ebdda560 <e31122> {l9} @dt=0x5582ebc08b30@(G/w32)  read_data_LO OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebed80 <e29008> {c195} @dt=0x5582ebc08b30@(G/w32)  register_file_output_LO_decode [LV] => VAR 0x5582ebc2d110 <e28900> {c78} @dt=0x5582ebc08b30@(G/w32)  register_file_output_LO_decode VAR
    1:2: CELL 0x5582ebbf0220 <e2482> {c198}  pc -> MODULE 0x5582ebdc79e0 <e14097> {k1}  Program_Counter  L3
    1:2:1: PIN 0x5582ebc6da30 <e2459> {c199}  clk -> VAR 0x5582ebdc7e50 <e31068> {k2} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebebeea0 <e29009> {c199} @dt=0x5582ebbe3990@(G/w1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e28765> {c27} @dt=0x5582ebbe3990@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc6de30 <e2464> {c200}  address_input -> VAR 0x5582ebdc8f30 <e31069> {k3} @dt=0x5582ebc08b30@(G/w32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x5582ebebefc0 <e29010> {c200} @dt=0x5582ebc08b30@(G/w32)  program_counter_prime [RV] <- VAR 0x5582ebc0fad0 <e28766> {c31} @dt=0x5582ebc08b30@(G/w32)  program_counter_prime VAR
    1:2:1: PIN 0x5582ebc6e1f0 <e2468> {c201}  reset -> VAR 0x5582ebdc9970 <e31071> {k5} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf0e0 <e29011> {c201} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebbf6ed0 <e28755> {c8} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x5582ebc6e5b0 <e2472> {c202}  enable -> VAR 0x5582ebdc9450 <e31070> {k4} @dt=0x5582ebbe3990@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf200 <e29012> {c202} @dt=0x5582ebbe3990@(G/w1)  stall_fetch [RV] <- VAR 0x5582ebc638a0 <e28967> {c160} @dt=0x5582ebbe3990@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x5582ebc6e9b0 <e2476> {c203}  address_output -> VAR 0x5582ebdcb110 <e31073> {k7} @dt=0x5582ebc08b30@(G/w32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebf320 <e29013> {c203} @dt=0x5582ebc08b30@(G/w32)  program_counter_fetch [LV] => VAR 0x5582ebc10c50 <e28767> {c32} @dt=0x5582ebc08b30@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x5582ebc6ed70 <e2480> {c204}  halt -> VAR 0x5582ebdc9e90 <e31072> {k6} @dt=0x5582ebbe3990@(G/w1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebf440 <e29014> {c204} @dt=0x5582ebbe3990@(G/w1)  HALT_fetch [LV] => VAR 0x5582ebc14450 <e28771> {c36} @dt=0x5582ebbe3990@(G/w1)  HALT_fetch VAR
    1:2: CELL 0x5582ebc710c0 <e2538> {c207}  plus_four_adder -> MODULE 0x5582ebcaef70 <e14090> {d1}  Adder  L3
    1:2:1: PIN 0x5582ebc6f310 <e2484> {c208}  a -> VAR 0x5582ebcb01c0 <e29318> {d3} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf560 <e29015> {c208} @dt=0x5582ebc08b30@(G/w32)  program_counter_fetch [RV] <- VAR 0x5582ebc10c50 <e28767> {c32} @dt=0x5582ebc08b30@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x5582ebc70b10 <e2532> {c209}  b -> VAR 0x5582ebcb09a0 <e29319> {d3} @dt=0x5582ebc08b30@(G/w32)  b INPUT PORT
    1:2:1:1: CONST 0x5582ebf3d310 <e32481> {c209} @dt=0x5582ebc08b30@(G/w32)  32'h4
    1:2:1: PIN 0x5582ebc70f80 <e2536> {c210}  z -> VAR 0x5582ebcb1be0 <e29320> {d4} @dt=0x5582ebc08b30@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebf680 <e29029> {c210} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch [LV] => VAR 0x5582ebc11db0 <e28768> {c33} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x5582ebc72e30 <e2565> {c213}  program_counter_multiplexer -> MODULE 0x5582ebe91b00 <e19821> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5582ebc71d90 <e2547> {c214}  control -> VAR 0x5582ebc06970 <e31024> {i6} @dt=0x5582ebbe3990@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf7a0 <e29030> {c214} @dt=0x5582ebbe3990@(G/w1)  program_counter_src_decode [RV] <- VAR 0x5582ebc14890 <e28772> {c39} @dt=0x5582ebbe3990@(G/w1)  program_counter_src_decode VAR
    1:2:1: PIN 0x5582ebc721d0 <e2552> {c215}  input_0 -> VAR 0x5582ebc06bd0 <e31025> {i7} @dt=0x5582ebc08b30@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf8c0 <e29031> {c215} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x5582ebc11db0 <e28768> {c33} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x5582ebc72620 <e2556> {c216}  input_1 -> VAR 0x5582ebecf940 <e31026> {i8} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf9e0 <e29032> {c216} @dt=0x5582ebc08b30@(G/w32)  program_counter_branch_decode [RV] <- VAR 0x5582ebc1bf90 <e28786> {c59} @dt=0x5582ebc08b30@(G/w32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x5582ebc72a40 <e2560> {c217}  resolved -> VAR 0x5582ebed01a0 <e31027> {i10} @dt=0x5582ebc08b30@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebfb00 <e29033> {c217} @dt=0x5582ebc08b30@(G/w32)  program_counter_mux_1_out [LV] => VAR 0x5582ebc14050 <e28770> {c35} @dt=0x5582ebc08b30@(G/w32)  program_counter_mux_1_out VAR
    1:2: CELL 0x5582ebc74b30 <e2593> {c220}  program_counter_multiplexer_two -> MODULE 0x5582ebe91b00 <e19821> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5582ebc73b00 <e2575> {c221}  control -> VAR 0x5582ebc06970 <e31024> {i6} @dt=0x5582ebbe3990@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x5582ebebfc20 <e29034> {c221} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x5582ebc52810 <e28945> {c129} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x5582ebc73f50 <e2580> {c222}  input_0 -> VAR 0x5582ebc06bd0 <e31025> {i7} @dt=0x5582ebc08b30@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebfd40 <e29035> {c222} @dt=0x5582ebc08b30@(G/w32)  program_counter_mux_1_out [RV] <- VAR 0x5582ebc14050 <e28770> {c35} @dt=0x5582ebc08b30@(G/w32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x5582ebc74370 <e2584> {c223}  input_1 -> VAR 0x5582ebecf940 <e31026> {i8} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebfe60 <e29036> {c223} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory_resolved [RV] <- VAR 0x5582ebc5a050 <e28954> {c140} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory_resolved VAR
    1:2:1: PIN 0x5582ebc74760 <e2588> {c224}  resolved -> VAR 0x5582ebed01a0 <e31027> {i10} @dt=0x5582ebc08b30@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebff80 <e29037> {c224} @dt=0x5582ebc08b30@(G/w32)  program_counter_prime [LV] => VAR 0x5582ebc0fad0 <e28766> {c31} @dt=0x5582ebc08b30@(G/w32)  program_counter_prime VAR
    1:2: CELL 0x5582ebc77740 <e2634> {c227}  fetch_decode_register -> MODULE 0x5582ebe47200 <e14101> {o1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x5582ebc751a0 <e2595> {c228}  clk -> VAR 0x5582ebe47670 <e31613> {o3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebec00a0 <e29038> {c228} @dt=0x5582ebbe3990@(G/w1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e28765> {c27} @dt=0x5582ebbe3990@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc75560 <e2600> {c229}  reset -> VAR 0x5582ebe48550 <e31616> {o6} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebec01c0 <e29039> {c229} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebbf6ed0 <e28755> {c8} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x5582ebc75920 <e2604> {c230}  enable -> VAR 0x5582ebe47b10 <e31614> {o4} @dt=0x5582ebbe3990@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebec02e0 <e29040> {c230} @dt=0x5582ebbe3990@(G/w1)  stall_decode [RV] <- VAR 0x5582ebc63cd0 <e28968> {c161} @dt=0x5582ebbe3990@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x5582ebc75d70 <e2608> {c231}  clear -> VAR 0x5582ebe48030 <e31615> {o5} @dt=0x5582ebbe3990@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x5582ebec0400 <e29041> {c231} @dt=0x5582ebbe3990@(G/w1)  program_counter_src_decode [RV] <- VAR 0x5582ebc14890 <e28772> {c39} @dt=0x5582ebbe3990@(G/w1)  program_counter_src_decode VAR
    1:2:1: PIN 0x5582ebc76140 <e2612> {c232}  instruction_fetch -> VAR 0x5582ebe4a190 <e31619> {o11} @dt=0x5582ebc08b30@(G/w32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x5582ebec0520 <e29042> {c232} @dt=0x5582ebc08b30@(G/w32)  instruction_fetch [RV] <- VAR 0x5582ebc12ef0 <e28769> {c34} @dt=0x5582ebc08b30@(G/w32)  instruction_fetch VAR
    1:2:1: PIN 0x5582ebc76590 <e2616> {c233}  program_counter_plus_four_fetch -> VAR 0x5582ebe4b3f0 <e31620> {o12} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x5582ebec0640 <e29043> {c233} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x5582ebc11db0 <e28768> {c33} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x5582ebc76a00 <e2620> {c234}  instruction_decode -> VAR 0x5582ebe4c6f0 <e31621> {o14} @dt=0x5582ebc08b30@(G/w32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0760 <e29044> {c234} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [LV] => VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x5582ebc76e50 <e2624> {c235}  program_counter_plus_four_decode -> VAR 0x5582ebe4da20 <e31622> {o15} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0880 <e29045> {c235} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x5582ebc1de50 <e28788> {c61} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x5582ebc77240 <e2628> {c236}  HALT_fetch -> VAR 0x5582ebe48ab0 <e31617> {o8} @dt=0x5582ebbe3990@(G/w1)  HALT_fetch INPUT PORT
    1:2:1:1: VARREF 0x5582ebec09a0 <e29046> {c236} @dt=0x5582ebbe3990@(G/w1)  HALT_fetch [RV] <- VAR 0x5582ebc14450 <e28771> {c36} @dt=0x5582ebbe3990@(G/w1)  HALT_fetch VAR
    1:2:1: PIN 0x5582ebc77600 <e2632> {c237}  HALT_decode -> VAR 0x5582ebe48fd0 <e31618> {o9} @dt=0x5582ebbe3990@(G/w1)  HALT_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0ac0 <e29047> {c237} @dt=0x5582ebbe3990@(G/w1)  HALT_decode [LV] => VAR 0x5582ebc1ae30 <e28785> {c54} @dt=0x5582ebbe3990@(G/w1)  HALT_decode VAR
    1:2: CELL 0x5582ebc789b0 <e2687> {c240}  control_unit -> MODULE 0x5582ebcf48e0 <e14092> {f1}  Control_Unit  L3
    1:2:1: PIN 0x5582ebc77d60 <e2636> {c241}  instruction -> VAR 0x5582ebd04ad0 <e29887> {f3} @dt=0x5582ebc08b30@(G/w32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x5582ebec0be0 <e29048> {c241} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e28787> {c60} @dt=0x5582ebc08b30@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x5582ebc78160 <e2641> {c242}  register_write -> VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0d00 <e29049> {c242} @dt=0x5582ebbe3990@(G/w1)  register_write_decode [LV] => VAR 0x5582ebc14cf0 <e28773> {c40} @dt=0x5582ebbe3990@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x5582ebbfc710 <e2645> {c243}  memory_to_register -> VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0e20 <e29050> {c243} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_decode [LV] => VAR 0x5582ebc150f0 <e28774> {c41} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x5582ebbfd0d0 <e2649> {c244}  memory_write -> VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0f40 <e29051> {c244} @dt=0x5582ebbe3990@(G/w1)  memory_write_decode [LV] => VAR 0x5582ebc15550 <e28775> {c42} @dt=0x5582ebbe3990@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x5582ebbfda50 <e2653> {c245}  ALU_src_B -> VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1060 <e27808> {c245} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_decode [LV] => VAR 0x5582ebc16690 <e26751> {c43} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x5582ebbfe4d0 <e2657> {c246}  register_destination -> VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1180 <e29052> {c246} @dt=0x5582ebc161d0@(G/w2)  register_destination_decode [LV] => VAR 0x5582ebc177f0 <e28776> {c44} @dt=0x5582ebc161d0@(G/w2)  register_destination_decode VAR
    1:2:1: PIN 0x5582ebbff0f0 <e2661> {c247}  branch -> VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec12a0 <e29053> {c247} @dt=0x5582ebbe3990@(G/w1)  branch_decode [LV] => VAR 0x5582ebc17bf0 <e28777> {c45} @dt=0x5582ebbe3990@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x5582ebbffcd0 <e2665> {c248}  HI_register_write -> VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec13c0 <e29054> {c248} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_decode [LV] => VAR 0x5582ebc1a630 <e28783> {c52} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_decode VAR
    1:2:1: PIN 0x5582ebc00830 <e2669> {c249}  LO_register_write -> VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec14e0 <e29055> {c249} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_decode [LV] => VAR 0x5582ebc1aa30 <e28784> {c53} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_decode VAR
    1:2:1: PIN 0x5582ebc012d0 <e2673> {c250}  ALU_function -> VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1600 <e27813> {c250} @dt=0x5582ebc18c70@(G/w6)  ALU_function_decode [LV] => VAR 0x5582ebc19130 <e26773> {c47} @dt=0x5582ebc18c70@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x5582ebc784f0 <e2677> {c251}  program_counter_multiplexer_jump -> VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1720 <e29056> {c251} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x5582ebc19570 <e28779> {c48} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x5582ebc786d0 <e2681> {c252}  j_instruction -> VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1840 <e29057> {c252} @dt=0x5582ebbe3990@(G/w1)  j_instruction_decode [LV] => VAR 0x5582ebc1a230 <e28782> {c51} @dt=0x5582ebbe3990@(G/w1)  j_instruction_decode VAR
    1:2:1: PIN 0x5582ebc788b0 <e2685> {c253}  using_HI_LO -> VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1960 <e29058> {c253} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode [LV] => VAR 0x5582ebc19dd0 <e28781> {c50} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode VAR
    1:2: ASSIGNW 0x5582ebc78fd0 <e29064> {c257} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: COND 0x5582ebc78f10 <e29062> {c257} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebec1a80 <e29059> {c257} @dt=0x5582ebbe3990@(G/w1)  forward_A_decode [RV] <- VAR 0x5582ebc64160 <e28969> {c162} @dt=0x5582ebbe3990@(G/w1)  forward_A_decode VAR
    1:2:1:2: VARREF 0x5582ebec1ba0 <e29060> {c257} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e28949> {c135} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x5582ebec1cc0 <e29061> {c257} @dt=0x5582ebc08b30@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x5582ebc30680 <e28903> {c81} @dt=0x5582ebc08b30@(G/w32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x5582ebec1de0 <e29063> {c257} @dt=0x5582ebc08b30@(G/w32)  comparator_1 [LV] => VAR 0x5582ebc35da0 <e28908> {c86} @dt=0x5582ebc08b30@(G/w32)  comparator_1 VAR
    1:2: ASSIGNW 0x5582ebc79550 <e29070> {c258} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: COND 0x5582ebc79490 <e29068> {c258} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebec1f00 <e29065> {c258} @dt=0x5582ebbe3990@(G/w1)  forward_B_decode [RV] <- VAR 0x5582ebc645f0 <e28970> {c163} @dt=0x5582ebbe3990@(G/w1)  forward_B_decode VAR
    1:2:1:2: VARREF 0x5582ebec2020 <e29066> {c258} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e28949> {c135} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x5582ebec2140 <e29067> {c258} @dt=0x5582ebc08b30@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x5582ebc31860 <e28904> {c82} @dt=0x5582ebc08b30@(G/w32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x5582ebec2260 <e29069> {c258} @dt=0x5582ebc08b30@(G/w32)  comparator_2 [LV] => VAR 0x5582ebc36ef0 <e28909> {c87} @dt=0x5582ebc08b30@(G/w32)  comparator_2 VAR
    1:2: ASSIGNW 0x5582ebc79d50 <e29076> {c259} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: COND 0x5582ebc79c90 <e29074> {c259} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebec2380 <e29071> {c259} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode [RV] <- VAR 0x5582ebc19dd0 <e28781> {c50} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x5582ebec24a0 <e29072> {c259} @dt=0x5582ebc08b30@(G/w32)  register_file_output_LO_decode [RV] <- VAR 0x5582ebc2d110 <e28900> {c78} @dt=0x5582ebc08b30@(G/w32)  register_file_output_LO_decode VAR
    1:2:1:3: VARREF 0x5582ebec25c0 <e29073> {c259} @dt=0x5582ebc08b30@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x5582ebc30680 <e28903> {c81} @dt=0x5582ebc08b30@(G/w32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x5582ebec26e0 <e29075> {c259} @dt=0x5582ebc08b30@(G/w32)  src_A_decode [LV] => VAR 0x5582ebc329b0 <e28905> {c83} @dt=0x5582ebc08b30@(G/w32)  src_A_decode VAR
    1:2: ASSIGNW 0x5582ebc7a650 <e29082> {c260} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: COND 0x5582ebc7a590 <e29080> {c260} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebec2800 <e29077> {c260} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode [RV] <- VAR 0x5582ebc19dd0 <e28781> {c50} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x5582ebec2920 <e29078> {c260} @dt=0x5582ebc08b30@(G/w32)  register_file_output_HI_decode [RV] <- VAR 0x5582ebc2e2f0 <e28901> {c79} @dt=0x5582ebc08b30@(G/w32)  register_file_output_HI_decode VAR
    1:2:1:3: VARREF 0x5582ebec2a40 <e29079> {c260} @dt=0x5582ebc08b30@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x5582ebc31860 <e28904> {c82} @dt=0x5582ebc08b30@(G/w32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x5582ebec2b60 <e29081> {c260} @dt=0x5582ebc08b30@(G/w32)  src_B_decode [LV] => VAR 0x5582ebc33b00 <e28906> {c84} @dt=0x5582ebc08b30@(G/w32)  src_B_decode VAR
    1:2: CELL 0x5582ebc7bb40 <e2756> {c263}  reg_output_comparator -> MODULE 0x5582ebd79970 <e14093> {g1}  Comparator  L3
    1:2:1: PIN 0x5582ebc7ab00 <e2737> {c264}  op -> VAR 0x5582ebd7aac0 <e30676> {g3} @dt=0x5582ebc18c70@(G/w6)  op INPUT PORT
    1:2:1:1: VARREF 0x5582ebec2c80 <e29083> {c264} @dt=0x5582ebc18c70@(G/w6)  op [RV] <- VAR 0x5582ebc1ef70 <e28789> {c63} @dt=0x5582ebc18c70@(G/w6)  op VAR
    1:2:1: PIN 0x5582ebc7aec0 <e2742> {c265}  rt -> VAR 0x5582ebd7bce0 <e30677> {g4} @dt=0x5582ebc208f0@(G/w5)  rt INPUT PORT
    1:2:1:1: VARREF 0x5582ebec2da0 <e29084> {c265} @dt=0x5582ebc208f0@(G/w5)  Rt_decode [RV] <- VAR 0x5582ebc24860 <e28832> {c68} @dt=0x5582ebc208f0@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x5582ebc7b280 <e2746> {c266}  a -> VAR 0x5582ebd7cf20 <e30678> {g5} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x5582ebec2ec0 <e29085> {c266} @dt=0x5582ebc08b30@(G/w32)  comparator_1 [RV] <- VAR 0x5582ebc35da0 <e28908> {c86} @dt=0x5582ebc08b30@(G/w32)  comparator_1 VAR
    1:2:1: PIN 0x5582ebc7b640 <e2750> {c267}  b -> VAR 0x5582ebd7e160 <e30679> {g6} @dt=0x5582ebc08b30@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x5582ebec2fe0 <e29086> {c267} @dt=0x5582ebc08b30@(G/w32)  comparator_2 [RV] <- VAR 0x5582ebc36ef0 <e28909> {c87} @dt=0x5582ebc08b30@(G/w32)  comparator_2 VAR
    1:2:1: PIN 0x5582ebc7ba00 <e2754> {c268}  c -> VAR 0x5582ebd7e6a0 <e30680> {g7} @dt=0x5582ebbe3990@(G/w1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec3100 <e29087> {c268} @dt=0x5582ebbe3990@(G/w1)  equal_decode [LV] => VAR 0x5582ebc17ff0 <e28778> {c46} @dt=0x5582ebbe3990@(G/w1)  equal_decode VAR
    1:2: ASSIGNW 0x5582ebc7c310 <e29092> {c271} @dt=0x5582ebbe3990@(G/w1)
    1:2:1: AND 0x5582ebc7c250 <e29090> {c271} @dt=0x5582ebbe3990@(G/w1)
    1:2:1:1: VARREF 0x5582ebec3220 <e29088> {c271} @dt=0x5582ebbe3990@(G/w1)  branch_decode [RV] <- VAR 0x5582ebc17bf0 <e28777> {c45} @dt=0x5582ebbe3990@(G/w1)  branch_decode VAR
    1:2:1:2: VARREF 0x5582ebec3340 <e29089> {c271} @dt=0x5582ebbe3990@(G/w1)  equal_decode [RV] <- VAR 0x5582ebc17ff0 <e28778> {c46} @dt=0x5582ebbe3990@(G/w1)  equal_decode VAR
    1:2:2: VARREF 0x5582ebec3460 <e29091> {c271} @dt=0x5582ebbe3990@(G/w1)  program_counter_src_decode [LV] => VAR 0x5582ebc14890 <e28772> {c39} @dt=0x5582ebbe3990@(G/w1)  program_counter_src_decode VAR
    1:2: ASSIGNW 0x5582ebc7d990 <e29119> {c272} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: CONCAT 0x5582ebc7d460 <e33420#> {c272} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: REPLICATE 0x5582ebc7d0f0 <e29114> {c272} @dt=0x5582ebc28e20@(G/w16)
    1:2:1:1:1: SEL 0x5582ebf2b9d0 <e29103> {c272} @dt=0x5582ebbe3990@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x5582ebec3580 <e27889> {c272} @dt=0x5582ebc28e20@(G/w16)  immediate [RV] <- VAR 0x5582ebc29320 <e27156> {c73} @dt=0x5582ebc28e20@(G/w16)  immediate VAR
    1:2:1:1:1:2: CONST 0x5582ebf2bc60 <e27914> {c272} @dt=0x5582ebf2bb80@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x5582ebf2ded0 <e29102> {c272} @dt=0x5582ebc08b30@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x5582ebf2e120 <e29113> {c272} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x5582ebec36a0 <e27920> {c272} @dt=0x5582ebc28e20@(G/w16)  immediate [RV] <- VAR 0x5582ebc29320 <e27156> {c73} @dt=0x5582ebc28e20@(G/w16)  immediate VAR
    1:2:2: VARREF 0x5582ebec37c0 <e29118> {c272} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode [LV] => VAR 0x5582ebc34c50 <e28907> {c85} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode VAR
    1:2: ASSIGNW 0x5582ebc7e2b0 <e29133> {c273} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: SHIFTL 0x5582ebc7e1f0 <e29131> {c273} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebec38e0 <e29120> {c273} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode [RV] <- VAR 0x5582ebc34c50 <e28907> {c85} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode VAR
    1:2:1:2: CONST 0x5582ebf2e370 <e29130> {c273} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh2
    1:2:2: VARREF 0x5582ebec3a00 <e29132> {c273} @dt=0x5582ebc08b30@(G/w32)  shifter_output_decode [LV] => VAR 0x5582ebc2f460 <e28902> {c80} @dt=0x5582ebc08b30@(G/w32)  shifter_output_decode VAR
    1:2: CELL 0x5582ebc7f120 <e2840> {c275}  adder_decode -> MODULE 0x5582ebcaef70 <e14090> {d1}  Adder  L3
    1:2:1: PIN 0x5582ebc7e7b0 <e2829> {c276}  a -> VAR 0x5582ebcb01c0 <e29318> {d3} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x5582ebec3b20 <e29134> {c276} @dt=0x5582ebc08b30@(G/w32)  shifter_output_decode [RV] <- VAR 0x5582ebc2f460 <e28902> {c80} @dt=0x5582ebc08b30@(G/w32)  shifter_output_decode VAR
    1:2:1: PIN 0x5582ebc7ebd0 <e2834> {c277}  b -> VAR 0x5582ebcb09a0 <e29319> {d3} @dt=0x5582ebc08b30@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x5582ebec3c40 <e29135> {c277} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x5582ebc1de50 <e28788> {c61} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x5582ebc7f020 <e2838> {c278}  z -> VAR 0x5582ebcb1be0 <e29320> {d4} @dt=0x5582ebc08b30@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec3d60 <e29136> {c278} @dt=0x5582ebc08b30@(G/w32)  program_counter_branch_decode [LV] => VAR 0x5582ebc1bf90 <e28786> {c59} @dt=0x5582ebc08b30@(G/w32)  program_counter_branch_decode VAR
    1:2: CELL 0x5582ebc8a320 <e3013> {c281}  decode_execute_register -> MODULE 0x5582ebdeaf90 <e14099> {m1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x5582ebc7f340 <e2842> {c282}  clk -> VAR 0x5582ebdecd50 <e31184> {m3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebec3e80 <e29137> {c282} @dt=0x5582ebbe3990@(G/w1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e28765> {c27} @dt=0x5582ebbe3990@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc7f6c0 <e2847> {c283}  clear -> VAR 0x5582ebded170 <e31185> {m4} @dt=0x5582ebbe3990@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x5582ebec3fa0 <e29138> {c283} @dt=0x5582ebbe3990@(G/w1)  flush_execute_register [RV] <- VAR 0x5582ebc64a80 <e28971> {c164} @dt=0x5582ebbe3990@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x5582ebc7fa80 <e2851> {c284}  reset -> VAR 0x5582ebded590 <e31186> {m5} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebec40c0 <e29139> {c284} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebbf6ed0 <e28755> {c8} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x5582ebc7fea0 <e2855> {c285}  register_write_decode -> VAR 0x5582ebded9b0 <e31187> {m8} @dt=0x5582ebbe3990@(G/w1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec41e0 <e29140> {c285} @dt=0x5582ebbe3990@(G/w1)  register_write_decode [RV] <- VAR 0x5582ebc14cf0 <e28773> {c40} @dt=0x5582ebbe3990@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x5582ebc80320 <e2859> {c286}  memory_to_register_decode -> VAR 0x5582ebdeddd0 <e31188> {m9} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4300 <e29141> {c286} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_decode [RV] <- VAR 0x5582ebc150f0 <e28774> {c41} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x5582ebc80760 <e2863> {c287}  memory_write_decode -> VAR 0x5582ebdee1f0 <e31189> {m10} @dt=0x5582ebbe3990@(G/w1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4420 <e29142> {c287} @dt=0x5582ebbe3990@(G/w1)  memory_write_decode [RV] <- VAR 0x5582ebc15550 <e28775> {c42} @dt=0x5582ebbe3990@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x5582ebc80ba0 <e2867> {c288}  ALU_src_B_decode -> VAR 0x5582ebdef450 <e31190> {m11} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4540 <e27950> {c288} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_decode [RV] <- VAR 0x5582ebc16690 <e26751> {c43} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x5582ebc81020 <e2871> {c289}  register_destination_decode -> VAR 0x5582ebdf06b0 <e31191> {m12} @dt=0x5582ebc161d0@(G/w2)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4660 <e29143> {c289} @dt=0x5582ebc161d0@(G/w2)  register_destination_decode [RV] <- VAR 0x5582ebc177f0 <e28776> {c44} @dt=0x5582ebc161d0@(G/w2)  register_destination_decode VAR
    1:2:1: PIN 0x5582ebc814a0 <e2875> {c290}  HI_register_write_decode -> VAR 0x5582ebdf0bd0 <e31192> {m13} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4780 <e29144> {c290} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_decode [RV] <- VAR 0x5582ebc1a630 <e28783> {c52} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_decode VAR
    1:2:1: PIN 0x5582ebc81920 <e2879> {c291}  LO_register_write_decode -> VAR 0x5582ebdf10f0 <e31193> {m14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec48a0 <e29145> {c291} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_decode [RV] <- VAR 0x5582ebc1aa30 <e28784> {c53} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_decode VAR
    1:2:1: PIN 0x5582ebc81d60 <e2883> {c292}  ALU_function_decode -> VAR 0x5582ebdf2390 <e31194> {m15} @dt=0x5582ebc18c70@(G/w6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec49c0 <e27954> {c292} @dt=0x5582ebc18c70@(G/w6)  ALU_function_decode [RV] <- VAR 0x5582ebc19130 <e26773> {c47} @dt=0x5582ebc18c70@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x5582ebc82120 <e2887> {c293}  Rs_decode -> VAR 0x5582ebdfb760 <e31211> {m34} @dt=0x5582ebc208f0@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4ae0 <e29146> {c293} @dt=0x5582ebc208f0@(G/w5)  Rs_decode [RV] <- VAR 0x5582ebc21520 <e28804> {c65} @dt=0x5582ebc208f0@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x5582ebc824e0 <e2891> {c294}  Rt_decode -> VAR 0x5582ebdfc9d0 <e31212> {m35} @dt=0x5582ebc208f0@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4c00 <e29147> {c294} @dt=0x5582ebc208f0@(G/w5)  Rt_decode [RV] <- VAR 0x5582ebc24860 <e28832> {c68} @dt=0x5582ebc208f0@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x5582ebc828a0 <e2895> {c295}  Rd_decode -> VAR 0x5582ebdfdc40 <e31213> {m36} @dt=0x5582ebc208f0@(G/w5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4d20 <e29148> {c295} @dt=0x5582ebc208f0@(G/w5)  Rd_decode [RV] <- VAR 0x5582ebc27470 <e28861> {c71} @dt=0x5582ebc208f0@(G/w5)  Rd_decode VAR
    1:2:1: PIN 0x5582ebc82c60 <e2899> {c296}  sign_imm_decode -> VAR 0x5582ebdfeeb0 <e31214> {m37} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4e40 <e29149> {c296} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode [RV] <- VAR 0x5582ebc34c50 <e28907> {c85} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x5582ebc830b0 <e2903> {c297}  program_counter_multiplexer_jump_decode -> VAR 0x5582ebdf28f0 <e31195> {m16} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4f60 <e29150> {c297} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x5582ebc19570 <e28779> {c48} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x5582ebc83520 <e2907> {c298}  j_instruction_decode -> VAR 0x5582ebdf2e50 <e31196> {m17} @dt=0x5582ebbe3990@(G/w1)  j_instruction_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec5080 <e29151> {c298} @dt=0x5582ebbe3990@(G/w1)  j_instruction_decode [RV] <- VAR 0x5582ebc1a230 <e28782> {c51} @dt=0x5582ebbe3990@(G/w1)  j_instruction_decode VAR
    1:2:1: PIN 0x5582ebc83960 <e2911> {c299}  using_HI_LO_decode -> VAR 0x5582ebdf33f0 <e31197> {m18} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec51a0 <e29152> {c299} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode [RV] <- VAR 0x5582ebc19dd0 <e28781> {c50} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode VAR
    1:2:1: PIN 0x5582ebc83d20 <e2915> {c300}  HALT_decode -> VAR 0x5582ebdf3950 <e31198> {m19} @dt=0x5582ebbe3990@(G/w1)  HALT_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec52c0 <e29153> {c300} @dt=0x5582ebbe3990@(G/w1)  HALT_decode [RV] <- VAR 0x5582ebc1ae30 <e28785> {c54} @dt=0x5582ebbe3990@(G/w1)  HALT_decode VAR
    1:2:1: PIN 0x5582ebc840e0 <e2919> {c301}  HALT_execute -> VAR 0x5582ebdfa510 <e31210> {m32} @dt=0x5582ebbe3990@(G/w1)  HALT_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec53e0 <e29154> {c301} @dt=0x5582ebbe3990@(G/w1)  HALT_execute [LV] => VAR 0x5582ebc3f1f0 <e28923> {c103} @dt=0x5582ebbe3990@(G/w1)  HALT_execute VAR
    1:2:1: PIN 0x5582ebc84560 <e2923> {c303}  register_write_execute -> VAR 0x5582ebdf3ef0 <e31199> {m21} @dt=0x5582ebbe3990@(G/w1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5500 <e29155> {c303} @dt=0x5582ebbe3990@(G/w1)  register_write_execute [LV] => VAR 0x5582ebc3df60 <e28919> {c99} @dt=0x5582ebbe3990@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x5582ebc849e0 <e2927> {c304}  memory_to_register_execute -> VAR 0x5582ebdf4450 <e31200> {m22} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5620 <e29156> {c304} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute [LV] => VAR 0x5582ebc397b0 <e28912> {c92} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5582ebc84e20 <e2931> {c305}  memory_write_execute -> VAR 0x5582ebdf49b0 <e31201> {m23} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5740 <e29157> {c305} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute [LV] => VAR 0x5582ebc39c40 <e28913> {c93} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x5582ebc85260 <e2935> {c306}  ALU_src_B_execute -> VAR 0x5582ebdf5c70 <e31202> {m24} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5860 <e29158> {c306} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute [LV] => VAR 0x5582ebc3bf60 <e28915> {c95} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x5582ebc856e0 <e2939> {c307}  register_destination_execute -> VAR 0x5582ebdf6ed0 <e31203> {m25} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5980 <e29159> {c307} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute [LV] => VAR 0x5582ebc392f0 <e28911> {c91} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute VAR
    1:2:1: PIN 0x5582ebc85b60 <e2943> {c308}  HI_register_write_execute -> VAR 0x5582ebdf74b0 <e31204> {m26} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5aa0 <e29160> {c308} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute [LV] => VAR 0x5582ebc3d610 <e28917> {c97} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute VAR
    1:2:1: PIN 0x5582ebc85fe0 <e2947> {c309}  LO_register_write_execute -> VAR 0x5582ebdf7ac0 <e31205> {m27} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5bc0 <e29161> {c309} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute [LV] => VAR 0x5582ebc3dad0 <e28918> {c98} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute VAR
    1:2:1: PIN 0x5582ebc86420 <e2951> {c310}  ALU_function_execute -> VAR 0x5582ebdf8dc0 <e31206> {m28} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5ce0 <e29162> {c310} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute [LV] => VAR 0x5582ebc3d110 <e28916> {c96} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x5582ebc867e0 <e2955> {c311}  Rs_execute -> VAR 0x5582ebe00160 <e31215> {m39} @dt=0x5582ebc208f0@(G/w5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5e00 <e29163> {c311} @dt=0x5582ebc208f0@(G/w5)  Rs_execute [LV] => VAR 0x5582ebc49040 <e28932> {c114} @dt=0x5582ebc208f0@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x5582ebc86ba0 <e2959> {c312}  Rt_execute -> VAR 0x5582ebe013d0 <e31216> {m40} @dt=0x5582ebc208f0@(G/w5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5f20 <e29164> {c312} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [LV] => VAR 0x5582ebc4a190 <e28933> {c115} @dt=0x5582ebc208f0@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x5582ebc86f60 <e2963> {c313}  Rd_execute -> VAR 0x5582ebe02640 <e31217> {m41} @dt=0x5582ebc208f0@(G/w5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6040 <e29165> {c313} @dt=0x5582ebc208f0@(G/w5)  Rd_execute [LV] => VAR 0x5582ebc4b2e0 <e28934> {c116} @dt=0x5582ebc208f0@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x5582ebc873a0 <e2967> {c314}  sign_imm_execute -> VAR 0x5582ebe03940 <e31218> {m42} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6160 <e29166> {c314} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute [LV] => VAR 0x5582ebc4c450 <e28935> {c117} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x5582ebc87860 <e2971> {c315}  program_counter_multiplexer_jump_execute -> VAR 0x5582ebdf93e0 <e31207> {m29} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6280 <e29167> {c315} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5582ebc3e4a0 <e28920> {c100} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x5582ebc87ca0 <e2975> {c316}  j_instruction_execute -> VAR 0x5582ebdf99e0 <e31208> {m30} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec63a0 <e29168> {c316} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute [LV] => VAR 0x5582ebc3e930 <e28921> {c101} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute VAR
    1:2:1: PIN 0x5582ebc880e0 <e2979> {c317}  using_HI_LO_execute -> VAR 0x5582ebdf9fb0 <e31209> {m31} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec64c0 <e29169> {c317} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute [LV] => VAR 0x5582ebc3edc0 <e28922> {c102} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x5582ebc884a0 <e2983> {c318}  src_A_decode -> VAR 0x5582ebe04be0 <e31219> {m45} @dt=0x5582ebc08b30@(G/w32)  src_A_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec65e0 <e29170> {c318} @dt=0x5582ebc08b30@(G/w32)  src_A_decode [RV] <- VAR 0x5582ebc329b0 <e28905> {c83} @dt=0x5582ebc08b30@(G/w32)  src_A_decode VAR
    1:2:1: PIN 0x5582ebc88860 <e2987> {c319}  src_B_decode -> VAR 0x5582ebe05e50 <e31220> {m46} @dt=0x5582ebc08b30@(G/w32)  src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec6700 <e29171> {c319} @dt=0x5582ebc08b30@(G/w32)  src_B_decode [RV] <- VAR 0x5582ebc33b00 <e28906> {c84} @dt=0x5582ebc08b30@(G/w32)  src_B_decode VAR
    1:2:1: PIN 0x5582ebc88cb0 <e2991> {c320}  program_counter_plus_four_decode -> VAR 0x5582ebe07150 <e31221> {m47} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec6820 <e29172> {c320} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x5582ebc1de50 <e28788> {c61} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x5582ebc89160 <e2995> {c321}  j_program_counter_decode -> VAR 0x5582ebe084b0 <e31222> {m48} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec6940 <e29173> {c321} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_decode [RV] <- VAR 0x5582ebc380d0 <e28910> {c88} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_decode VAR
    1:2:1: PIN 0x5582ebc89520 <e2999> {c322}  src_A_execute -> VAR 0x5582ebe09760 <e31223> {m50} @dt=0x5582ebc08b30@(G/w32)  src_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6a60 <e29174> {c322} @dt=0x5582ebc08b30@(G/w32)  src_A_execute [LV] => VAR 0x5582ebc40380 <e28924> {c106} @dt=0x5582ebc08b30@(G/w32)  src_A_execute VAR
    1:2:1: PIN 0x5582ebc898e0 <e3003> {c323}  src_B_execute -> VAR 0x5582ebe0a9d0 <e31224> {m51} @dt=0x5582ebc08b30@(G/w32)  src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6b80 <e29175> {c323} @dt=0x5582ebc08b30@(G/w32)  src_B_execute [LV] => VAR 0x5582ebc414d0 <e28925> {c107} @dt=0x5582ebc08b30@(G/w32)  src_B_execute VAR
    1:2:1: PIN 0x5582ebc89d30 <e3007> {c324}  program_counter_plus_four_execute -> VAR 0x5582ebe0bcd0 <e31225> {m52} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6ca0 <e29176> {c324} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute [LV] => VAR 0x5582ebc4e820 <e28937> {c119} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x5582ebc8a1e0 <e3011> {c325}  j_program_counter_execute -> VAR 0x5582ebe0d030 <e31226> {m53} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6dc0 <e29177> {c325} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute [LV] => VAR 0x5582ebc4fa30 <e28938> {c120} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute VAR
    1:2: CELL 0x5582ebc8b4f0 <e3031> {c328}  plus_four_adder_execute -> MODULE 0x5582ebcaef70 <e14090> {d1}  Adder  L3
    1:2:1: PIN 0x5582ebc8ab70 <e3020> {c329}  a -> VAR 0x5582ebcb01c0 <e29318> {d3} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:1:1: CONST 0x5582ebc8a8a0 <e29178> {c329} @dt=0x5582ebc08b30@(G/w32)  32'h4
    1:2:1: PIN 0x5582ebc8af90 <e3025> {c330}  b -> VAR 0x5582ebcb09a0 <e29319> {d3} @dt=0x5582ebc08b30@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x5582ebec6ee0 <e29179> {c330} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute [RV] <- VAR 0x5582ebc4e820 <e28937> {c119} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x5582ebc8b3b0 <e3029> {c331}  z -> VAR 0x5582ebcb1be0 <e29320> {d4} @dt=0x5582ebc08b30@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec7000 <e29180> {c331} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_eight_execute [LV] => VAR 0x5582ebc4d640 <e28936> {c118} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_eight_execute VAR
    1:2: CELL 0x5582ebc8dda0 <e3076> {c334}  write_register_execute_mux -> MODULE 0x5582ebed11f0 <e19834> {j1}  MUX_4INPUT__B5  L3
    1:2:1: PIN 0x5582ebc8c200 <e3041> {c335}  control -> VAR 0x5582ebed16f0 <e31045> {j6} @dt=0x5582ebc161d0@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7120 <e29181> {c335} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute [RV] <- VAR 0x5582ebc392f0 <e28911> {c91} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute VAR
    1:2:1: PIN 0x5582ebc8c590 <e3046> {c336}  input_0 -> VAR 0x5582ebed1d70 <e31046> {j7} @dt=0x5582ebc208f0@(G/w5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7240 <e29182> {c336} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [RV] <- VAR 0x5582ebc4a190 <e28933> {c115} @dt=0x5582ebc208f0@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x5582ebc8c950 <e3050> {c337}  input_1 -> VAR 0x5582ebed25d0 <e31047> {j8} @dt=0x5582ebc208f0@(G/w5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7360 <e29183> {c337} @dt=0x5582ebc208f0@(G/w5)  Rd_execute [RV] <- VAR 0x5582ebc4b2e0 <e28934> {c116} @dt=0x5582ebc208f0@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x5582ebc8cf80 <e3058> {c338}  input_2 -> VAR 0x5582ebed2e30 <e31048> {j9} @dt=0x5582ebc208f0@(G/w5)  input_2 INPUT PORT
    1:2:1:1: CONST 0x5582ebc8ccb0 <e29184> {c338} @dt=0x5582ebc208f0@(G/w5)  5'h1f
    1:2:1: PIN 0x5582ebc8d5b0 <e3067> {c339}  input_3 -> VAR 0x5582ebed3690 <e31049> {j10} @dt=0x5582ebc208f0@(G/w5)  input_3 INPUT PORT
    1:2:1:1: CONST 0x5582ebf2c310 <e29185> {c339} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:1: PIN 0x5582ebc8d9d0 <e3071> {c340}  resolved -> VAR 0x5582ebed3ef0 <e31050> {j12} @dt=0x5582ebc208f0@(G/w5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec7480 <e29186> {c340} @dt=0x5582ebc208f0@(G/w5)  write_register_execute [LV] => VAR 0x5582ebc3adb0 <e28914> {c94} @dt=0x5582ebc208f0@(G/w5)  write_register_execute VAR
    1:2: CELL 0x5582ebc92020 <e3137> {c343}  alu_input_mux -> MODULE 0x5582ebe741c0 <e14103> {q1}  ALU_Input_Mux  L3
    1:2:1: PIN 0x5582ebc8e3e0 <e3078> {c344}  ALU_src_B_execute -> VAR 0x5582ebe751d0 <e31817> {q2} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec75a0 <e29187> {c344} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute [RV] <- VAR 0x5582ebc3bf60 <e28915> {c95} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x5582ebc8e820 <e3083> {c345}  forward_one_execute -> VAR 0x5582ebe76290 <e31818> {q3} @dt=0x5582ebc65730@(G/w3)  forward_one_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec76c0 <e28007> {c345} @dt=0x5582ebc65730@(G/w3)  forward_A_execute [RV] <- VAR 0x5582ebc65bf0 <e27700> {c165} @dt=0x5582ebc65730@(G/w3)  forward_A_execute VAR
    1:2:1: PIN 0x5582ebc8ec60 <e3087> {c346}  forward_two_execute -> VAR 0x5582ebe77550 <e31819> {q4} @dt=0x5582ebc65730@(G/w3)  forward_two_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec77e0 <e29188> {c346} @dt=0x5582ebc65730@(G/w3)  forward_B_execute [RV] <- VAR 0x5582ebc66da0 <e28972> {c166} @dt=0x5582ebc65730@(G/w3)  forward_B_execute VAR
    1:2:1: PIN 0x5582ebc8f020 <e3091> {c348}  read_data_1_reg -> VAR 0x5582ebe787f0 <e31820> {q6} @dt=0x5582ebc08b30@(G/w32)  read_data_1_reg INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7900 <e29189> {c348} @dt=0x5582ebc08b30@(G/w32)  src_A_execute [RV] <- VAR 0x5582ebc40380 <e28924> {c106} @dt=0x5582ebc08b30@(G/w32)  src_A_execute VAR
    1:2:1: PIN 0x5582ebc8f460 <e3095> {c349}  result_writeback -> VAR 0x5582ebe79a90 <e31821> {q7} @dt=0x5582ebc08b30@(G/w32)  result_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7a20 <e29190> {c349} @dt=0x5582ebc08b30@(G/w32)  result_writeback [RV] <- VAR 0x5582ebc5ed30 <e28962> {c153} @dt=0x5582ebc08b30@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x5582ebc8f8a0 <e3099> {c350}  ALU_output_memory -> VAR 0x5582ebe7ad50 <e31822> {q8} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7b40 <e29191> {c350} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e28949> {c135} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x5582ebc8fce0 <e3103> {c351}  LO_result_writeback -> VAR 0x5582ebe7c010 <e31823> {q9} @dt=0x5582ebc08b30@(G/w32)  LO_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7c60 <e29192> {c351} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x5582ebc61090 <e28964> {c155} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5582ebc90120 <e3107> {c352}  ALU_LO_output_memory -> VAR 0x5582ebe7d2d0 <e31824> {q10} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7d80 <e29193> {c352} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x5582ebc56ad0 <e28951> {c137} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x5582ebc904e0 <e3111> {c353}  read_data_2_reg -> VAR 0x5582ebe7e530 <e31825> {q11} @dt=0x5582ebc08b30@(G/w32)  read_data_2_reg INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7ea0 <e29194> {c353} @dt=0x5582ebc08b30@(G/w32)  src_B_execute [RV] <- VAR 0x5582ebc414d0 <e28925> {c107} @dt=0x5582ebc08b30@(G/w32)  src_B_execute VAR
    1:2:1: PIN 0x5582ebc90920 <e3115> {c354}  ALU_HI_output_memory -> VAR 0x5582ebe7f7d0 <e31826> {q12} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7fc0 <e29195> {c354} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x5582ebc55920 <e28950> {c136} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x5582ebc90d60 <e3119> {c355}  HI_result_writeback -> VAR 0x5582ebe80a90 <e31827> {q13} @dt=0x5582ebc08b30@(G/w32)  HI_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebec80e0 <e29196> {c355} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x5582ebc5fee0 <e28963> {c154} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5582ebc911a0 <e3123> {c356}  sign_imm_execute -> VAR 0x5582ebe81d50 <e31828> {q14} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec8200 <e29197> {c356} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute [RV] <- VAR 0x5582ebc4c450 <e28935> {c117} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x5582ebc915f0 <e3127> {c357}  program_counter_plus_eight_execute -> VAR 0x5582ebe82fb0 <e31829> {q15} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_eight_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec8320 <e29198> {c357} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_eight_execute [RV] <- VAR 0x5582ebc4d640 <e28936> {c118} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_eight_execute VAR
    1:2:1: PIN 0x5582ebc91aa0 <e3131> {c359}  src_A_ALU_execute -> VAR 0x5582ebe84290 <e31830> {q17} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec8440 <e29199> {c359} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute [LV] => VAR 0x5582ebc42640 <e28926> {c108} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x5582ebc91ee0 <e3135> {c360}  src_B_ALU_execute -> VAR 0x5582ebe85550 <e31831> {q18} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec8560 <e29200> {c360} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute [LV] => VAR 0x5582ebc437f0 <e28927> {c109} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute VAR
    1:2: CELL 0x5582ebc93b60 <e3162> {c363}  alu -> MODULE 0x5582ebcb8780 <e14091> {e2}  ALU  L3
    1:2:1: PIN 0x5582ebc925e0 <e3139> {c364}  ALU_operation -> VAR 0x5582ebcb9730 <e29326> {e4} @dt=0x5582ebc18c70@(G/w6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x5582ebec8680 <e29201> {c364} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute [RV] <- VAR 0x5582ebc3d110 <e28916> {c96} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x5582ebc929e0 <e3144> {c365}  input_1 -> VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebec87a0 <e29202> {c365} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute [RV] <- VAR 0x5582ebc42640 <e28926> {c108} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x5582ebc92de0 <e3148> {c366}  input_2 -> VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x5582ebec88c0 <e29203> {c366} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute [RV] <- VAR 0x5582ebc437f0 <e28927> {c109} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute VAR
    1:2:1: PIN 0x5582ebc93220 <e3152> {c368}  ALU_output -> VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec89e0 <e29204> {c368} @dt=0x5582ebc08b30@(G/w32)  ALU_output_execute [LV] => VAR 0x5582ebc45b50 <e28929> {c111} @dt=0x5582ebc08b30@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x5582ebc93620 <e3156> {c369}  ALU_HI_output -> VAR 0x5582ebcbdf30 <e29330> {e9} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec8b00 <e29205> {c369} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_execute [LV] => VAR 0x5582ebc46d00 <e28930> {c112} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x5582ebc93a20 <e3160> {c370}  ALU_LO_output -> VAR 0x5582ebcbf1b0 <e29331> {e10} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec8c20 <e29206> {c370} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_execute [LV] => VAR 0x5582ebc47eb0 <e28931> {c113} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_execute VAR
    1:2: ASSIGNW 0x5582ebc955e0 <e29223> {c373} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: CONCAT 0x5582ebc950b0 <e33442#> {c373} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: SEL 0x5582ebf2c7b0 <e33436#> {c373} @dt=0x5582ebc70340@(G/w4) decl[31:0]]
    1:2:1:1:1: VARREF 0x5582ebec8d40 <e29207> {c373} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x5582ebc1de50 <e28788> {c61} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1:1:2: CONST 0x5582ebf2ca40 <e28069> {c373} @dt=0x5582ebef3c50@(G/sw5)  5'h1c
    1:2:1:1:3: CONST 0x5582ebf2e5c0 <e29217> {c373} @dt=0x5582ebc08b30@(G/w32)  32'h4
    1:2:1:2: CONCAT 0x5582ebf44120 <e33437#> {c373} @dt=0x5582ebc6fef0@(G/w28)
    1:2:1:2:1: VARREF 0x5582ebec8e60 <e33429#> {c373} @dt=0x5582ebc2acd0@(G/w26)  j_offset [RV] <- VAR 0x5582ebc2b1d0 <e27210> {c75} @dt=0x5582ebc2acd0@(G/w26)  j_offset VAR
    1:2:1:2:2: CONST 0x5582ebc94de0 <e33430#> {c373} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2: VARREF 0x5582ebec8f80 <e29222> {c373} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_decode [LV] => VAR 0x5582ebc380d0 <e28910> {c88} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_decode VAR
    1:2: CELL 0x5582ebc9d940 <e3331> {c375}  execute_memory_register -> MODULE 0x5582ebe255d0 <e14100> {n1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x5582ebc95b00 <e3212> {c376}  clk -> VAR 0x5582ebe25a40 <e31451> {n3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebec90a0 <e29224> {c376} @dt=0x5582ebbe3990@(G/w1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e28765> {c27} @dt=0x5582ebbe3990@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc95ec0 <e3217> {c377}  reset -> VAR 0x5582ebe25e60 <e31452> {n4} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebec91c0 <e29225> {c377} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebbf6ed0 <e28755> {c8} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x5582ebc962c0 <e3221> {c378}  register_write_execute -> VAR 0x5582ebe262a0 <e31453> {n7} @dt=0x5582ebbe3990@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec92e0 <e29226> {c378} @dt=0x5582ebbe3990@(G/w1)  register_write_execute [RV] <- VAR 0x5582ebc3df60 <e28919> {c99} @dt=0x5582ebbe3990@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x5582ebc96740 <e3225> {c379}  memory_to_register_execute -> VAR 0x5582ebe26700 <e31454> {n8} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9400 <e29227> {c379} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute [RV] <- VAR 0x5582ebc397b0 <e28912> {c92} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5582ebc96b80 <e3229> {c380}  memory_write_execute -> VAR 0x5582ebe26b60 <e31455> {n9} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9520 <e29228> {c380} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute [RV] <- VAR 0x5582ebc39c40 <e28913> {c93} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x5582ebc97000 <e3233> {c381}  HI_register_write_execute -> VAR 0x5582ebe26fc0 <e31456> {n10} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9640 <e29229> {c381} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute [RV] <- VAR 0x5582ebc3d610 <e28917> {c97} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute VAR
    1:2:1: PIN 0x5582ebc97480 <e3237> {c382}  LO_register_write_execute -> VAR 0x5582ebe273e0 <e31457> {n11} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9760 <e29230> {c382} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute [RV] <- VAR 0x5582ebc3dad0 <e28918> {c98} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute VAR
    1:2:1: PIN 0x5582ebc97940 <e3241> {c383}  program_counter_multiplexer_jump_execute -> VAR 0x5582ebe279c0 <e31458> {n12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9880 <e29231> {c383} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5582ebc3e4a0 <e28920> {c100} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x5582ebc97d80 <e3245> {c384}  j_instruction_execute -> VAR 0x5582ebe27f60 <e31459> {n13} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec99a0 <e29232> {c384} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute [RV] <- VAR 0x5582ebc3e930 <e28921> {c101} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute VAR
    1:2:1: PIN 0x5582ebc98140 <e3249> {c385}  HALT_execute -> VAR 0x5582ebe284c0 <e31460> {n14} @dt=0x5582ebbe3990@(G/w1)  HALT_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9ac0 <e29233> {c385} @dt=0x5582ebbe3990@(G/w1)  HALT_execute [RV] <- VAR 0x5582ebc3f1f0 <e28923> {c103} @dt=0x5582ebbe3990@(G/w1)  HALT_execute VAR
    1:2:1: PIN 0x5582ebc985c0 <e3253> {c387}  register_write_memory -> VAR 0x5582ebe28a60 <e31461> {n16} @dt=0x5582ebbe3990@(G/w1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec9be0 <e29234> {c387} @dt=0x5582ebbe3990@(G/w1)  register_write_memory [LV] => VAR 0x5582ebc4ff00 <e28939> {c123} @dt=0x5582ebbe3990@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x5582ebc98a40 <e3257> {c388}  memory_to_register_memory -> VAR 0x5582ebe29080 <e31462> {n17} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec9d00 <e29235> {c388} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory [LV] => VAR 0x5582ebc51570 <e28941> {c125} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5582ebc98e80 <e3261> {c389}  memory_write_memory -> VAR 0x5582ebe29640 <e31463> {n18} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec9e20 <e29236> {c389} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory [LV] => VAR 0x5582ebc51a00 <e28942> {c126} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory VAR
    1:2:1: PIN 0x5582ebc99300 <e3265> {c390}  HI_register_write_memory -> VAR 0x5582ebe29c60 <e31464> {n19} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec9f40 <e29237> {c390} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory [LV] => VAR 0x5582ebc51ec0 <e28943> {c127} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory VAR
    1:2:1: PIN 0x5582ebc99780 <e3269> {c391}  LO_register_write_memory -> VAR 0x5582ebe2a270 <e31465> {n20} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeca060 <e29238> {c391} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory [LV] => VAR 0x5582ebc52380 <e28944> {c128} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory VAR
    1:2:1: PIN 0x5582ebc99bd0 <e3273> {c392}  program_counter_multiplexer_jump_memory -> VAR 0x5582ebe2a850 <e31466> {n21} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeca180 <e29239> {c392} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x5582ebc52810 <e28945> {c129} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x5582ebc9a040 <e3277> {c393}  j_instruction_memory -> VAR 0x5582ebe2ae40 <e31467> {n22} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeca2a0 <e29240> {c393} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory [LV] => VAR 0x5582ebc53190 <e28947> {c131} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory VAR
    1:2:1: PIN 0x5582ebc9a400 <e3281> {c394}  HALT_memory -> VAR 0x5582ebe2b3a0 <e31468> {n23} @dt=0x5582ebbe3990@(G/w1)  HALT_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeca3c0 <e29241> {c394} @dt=0x5582ebbe3990@(G/w1)  HALT_memory [LV] => VAR 0x5582ebc535c0 <e28948> {c132} @dt=0x5582ebbe3990@(G/w1)  HALT_memory VAR
    1:2:1: PIN 0x5582ebc9a880 <e3285> {c396}  ALU_output_execute -> VAR 0x5582ebe2c6c0 <e31469> {n26} @dt=0x5582ebc08b30@(G/w32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebeca4e0 <e29242> {c396} @dt=0x5582ebc08b30@(G/w32)  ALU_output_execute [RV] <- VAR 0x5582ebc45b50 <e28929> {c111} @dt=0x5582ebc08b30@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x5582ebc9acc0 <e3289> {c397}  ALU_HI_output_execute -> VAR 0x5582ebe2d9b0 <e31470> {n27} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebeca600 <e29243> {c397} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x5582ebc46d00 <e28930> {c112} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x5582ebc9b100 <e3293> {c398}  ALU_LO_output_execute -> VAR 0x5582ebe2eb00 <e31471> {n28} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebeca720 <e29244> {c398} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x5582ebc47eb0 <e28931> {c113} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x5582ebc9b540 <e3297> {c399}  write_data_execute -> VAR 0x5582ebe2fdc0 <e31472> {n29} @dt=0x5582ebc08b30@(G/w32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebeca840 <e29245> {c399} @dt=0x5582ebc08b30@(G/w32)  write_data_execute [RV] <- VAR 0x5582ebc449a0 <e28928> {c110} @dt=0x5582ebc08b30@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x5582ebc9b980 <e3301> {c400}  write_register_execute -> VAR 0x5582ebe310b0 <e31473> {n30} @dt=0x5582ebc208f0@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebeca960 <e29246> {c400} @dt=0x5582ebc208f0@(G/w5)  write_register_execute [RV] <- VAR 0x5582ebc3adb0 <e28914> {c94} @dt=0x5582ebc208f0@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x5582ebc9be00 <e3305> {c401}  j_program_counter_execute -> VAR 0x5582ebe323d0 <e31474> {n31} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecaa80 <e29247> {c401} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute [RV] <- VAR 0x5582ebc4fa30 <e28938> {c120} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute VAR
    1:2:1: PIN 0x5582ebc9c280 <e3309> {c403}  ALU_output_memory -> VAR 0x5582ebe33710 <e31475> {n33} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecaba0 <e29248> {c403} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [LV] => VAR 0x5582ebc54770 <e28949> {c135} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x5582ebc9c6c0 <e3313> {c404}  ALU_HI_output_memory -> VAR 0x5582ebe34a00 <e31476> {n34} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecacc0 <e29249> {c404} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x5582ebc55920 <e28950> {c136} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x5582ebc9cb00 <e3317> {c405}  ALU_LO_output_memory -> VAR 0x5582ebe35cf0 <e31477> {n35} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecade0 <e29250> {c405} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x5582ebc56ad0 <e28951> {c137} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x5582ebc9cf40 <e3321> {c406}  write_data_memory -> VAR 0x5582ebe36fe0 <e31478> {n36} @dt=0x5582ebc08b30@(G/w32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecaf00 <e29251> {c406} @dt=0x5582ebc08b30@(G/w32)  write_data_memory [LV] => VAR 0x5582ebc58e30 <e28953> {c139} @dt=0x5582ebc08b30@(G/w32)  write_data_memory VAR
    1:2:1: PIN 0x5582ebc9d380 <e3325> {c407}  write_register_memory -> VAR 0x5582ebe382d0 <e31479> {n37} @dt=0x5582ebc208f0@(G/w5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecb020 <e29252> {c407} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [LV] => VAR 0x5582ebc51070 <e28940> {c124} @dt=0x5582ebc208f0@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x5582ebc9d800 <e3329> {c408}  j_program_counter_memory -> VAR 0x5582ebe39630 <e31480> {n38} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecb140 <e29253> {c408} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_memory [LV] => VAR 0x5582ebc5b230 <e28955> {c141} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_memory VAR
    1:2: ASSIGNW 0x5582ebc9e400 <e29259> {c411} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: COND 0x5582ebc9e340 <e29257> {c411} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebecb260 <e29254> {c411} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory [RV] <- VAR 0x5582ebc53190 <e28947> {c131} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory VAR
    1:2:1:2: VARREF 0x5582ebecb380 <e29255> {c411} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute [RV] <- VAR 0x5582ebc4fa30 <e28938> {c120} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute VAR
    1:2:1:3: VARREF 0x5582ebecb4a0 <e29256> {c411} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e28949> {c135} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory VAR
    1:2:2: VARREF 0x5582ebecb5c0 <e29258> {c411} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory_resolved [LV] => VAR 0x5582ebc5a050 <e28954> {c140} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory_resolved VAR
    1:2: CELL 0x5582ebca4130 <e3432> {c413}  memory_writeback_register -> MODULE 0x5582ebe58ba0 <e14102> {p1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x5582ebc9e900 <e3345> {c414}  clk -> VAR 0x5582ebe59010 <e31696> {p3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebecb6e0 <e29260> {c414} @dt=0x5582ebbe3990@(G/w1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e28765> {c27} @dt=0x5582ebbe3990@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc9ecc0 <e3350> {c415}  reset -> VAR 0x5582ebe59430 <e31697> {p4} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebecb800 <e29261> {c415} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebbf6ed0 <e28755> {c8} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x5582ebc9f0e0 <e3354> {c416}  register_write_memory -> VAR 0x5582ebe59850 <e31698> {p7} @dt=0x5582ebbe3990@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecb920 <e29262> {c416} @dt=0x5582ebbe3990@(G/w1)  register_write_memory [RV] <- VAR 0x5582ebc4ff00 <e28939> {c123} @dt=0x5582ebbe3990@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x5582ebc9f560 <e3358> {c417}  memory_to_register_memory -> VAR 0x5582ebe59c70 <e31699> {p8} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecba40 <e29263> {c417} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory [RV] <- VAR 0x5582ebc51570 <e28941> {c125} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5582ebc9f9e0 <e3362> {c418}  HI_register_write_memory -> VAR 0x5582ebe5a090 <e31700> {p9} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecbb60 <e29264> {c418} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory [RV] <- VAR 0x5582ebc51ec0 <e28943> {c127} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory VAR
    1:2:1: PIN 0x5582ebc9fe60 <e3366> {c419}  LO_register_write_memory -> VAR 0x5582ebe5a610 <e31701> {p10} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecbc80 <e29265> {c419} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory [RV] <- VAR 0x5582ebc52380 <e28944> {c128} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory VAR
    1:2:1: PIN 0x5582ebca02e0 <e3370> {c420}  register_write_writeback -> VAR 0x5582ebe5b1b0 <e31703> {p13} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecbda0 <e29266> {c420} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback [LV] => VAR 0x5582ebc5b730 <e28956> {c145} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x5582ebca0760 <e3374> {c421}  memory_to_register_writeback -> VAR 0x5582ebe5b7c0 <e31704> {p14} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecbec0 <e29267> {c421} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback [LV] => VAR 0x5582ebc5c570 <e28959> {c148} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x5582ebca0be0 <e3378> {c422}  HI_register_write_writeback -> VAR 0x5582ebe5bdd0 <e31705> {p15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecbfe0 <e29268> {c422} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback [LV] => VAR 0x5582ebc5bbf0 <e28957> {c146} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x5582ebca1060 <e3382> {c423}  LO_register_write_writeback -> VAR 0x5582ebe5c3e0 <e31706> {p16} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecc100 <e29269> {c423} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback [LV] => VAR 0x5582ebc5c0b0 <e28958> {c147} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x5582ebca1420 <e3386> {c424}  HALT_memory -> VAR 0x5582ebe5ab60 <e31702> {p11} @dt=0x5582ebbe3990@(G/w1)  HALT_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc220 <e29270> {c424} @dt=0x5582ebbe3990@(G/w1)  HALT_memory [RV] <- VAR 0x5582ebc535c0 <e28948> {c132} @dt=0x5582ebbe3990@(G/w1)  HALT_memory VAR
    1:2:1: PIN 0x5582ebca17e0 <e3390> {c425}  HALT_writeback -> VAR 0x5582ebe5c930 <e31707> {p17} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecc340 <e29271> {c425} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback [LV] => VAR 0x5582ebc5c9a0 <e28960> {c149} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback VAR
    1:2:1: PIN 0x5582ebca1c60 <e3394> {c427}  ALU_output_memory -> VAR 0x5582ebe5dbf0 <e31708> {p20} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc460 <e29272> {c427} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e28949> {c135} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x5582ebca20a0 <e3398> {c428}  write_register_memory -> VAR 0x5582ebe5f020 <e31709> {p21} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc580 <e29273> {c428} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [RV] <- VAR 0x5582ebc51070 <e28940> {c124} @dt=0x5582ebc208f0@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x5582ebca24e0 <e3402> {c429}  ALU_HI_output_memory -> VAR 0x5582ebe60310 <e31710> {p22} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc6a0 <e29274> {c429} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x5582ebc55920 <e28950> {c136} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x5582ebca2920 <e3406> {c430}  ALU_LO_output_memory -> VAR 0x5582ebe61600 <e31711> {p23} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc7c0 <e29275> {c430} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x5582ebc56ad0 <e28951> {c137} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x5582ebca2d60 <e3410> {c431}  read_data_memory -> VAR 0x5582ebe628f0 <e31712> {p24} @dt=0x5582ebc08b30@(G/w32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc8e0 <e29276> {c431} @dt=0x5582ebc08b30@(G/w32)  read_data_memory [RV] <- VAR 0x5582ebc57c80 <e28952> {c138} @dt=0x5582ebc08b30@(G/w32)  read_data_memory VAR
    1:2:1: PIN 0x5582ebca31a0 <e3414> {c432}  ALU_output_writeback -> VAR 0x5582ebe63be0 <e31713> {p26} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecca00 <e29277> {c432} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback [LV] => VAR 0x5582ebc62240 <e28965> {c156} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x5582ebca3620 <e3418> {c433}  write_register_writeback -> VAR 0x5582ebe64f00 <e31714> {p27} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeccb20 <e29278> {c433} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback [LV] => VAR 0x5582ebc5dbc0 <e28961> {c152} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x5582ebca3a60 <e3422> {c434}  ALU_HI_output_writeback -> VAR 0x5582ebe66200 <e31715> {p28} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeccc40 <e29279> {c434} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x5582ebc5fee0 <e28963> {c154} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5582ebca3dd0 <e3426> {c435}  ALU_LO_output_writeback -> VAR 0x5582ebe674f0 <e31716> {p29} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeccd60 <e29280> {c435} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x5582ebc61090 <e28964> {c155} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5582ebca4030 <e3430> {c436}  read_data_writeback -> VAR 0x5582ebe687e0 <e31717> {p30} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecce80 <e29281> {c436} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback [LV] => VAR 0x5582ebc633f0 <e28966> {c157} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback VAR
    1:2: CELL 0x5582ebca59d0 <e3460> {c440}  writeback_mux -> MODULE 0x5582ebe91b00 <e19821> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5582ebca4a10 <e3442> {c441}  control -> VAR 0x5582ebc06970 <e31024> {i6} @dt=0x5582ebbe3990@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x5582ebeccfa0 <e29282> {c441} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback [RV] <- VAR 0x5582ebc5c570 <e28959> {c148} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x5582ebca4e00 <e3447> {c442}  input_0 -> VAR 0x5582ebc06bd0 <e31025> {i7} @dt=0x5582ebc08b30@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd0c0 <e29283> {c442} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback [RV] <- VAR 0x5582ebc62240 <e28965> {c156} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x5582ebca5200 <e3451> {c443}  input_1 -> VAR 0x5582ebecf940 <e31026> {i8} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd1e0 <e29284> {c443} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback [RV] <- VAR 0x5582ebc633f0 <e28966> {c157} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback VAR
    1:2:1: PIN 0x5582ebca5600 <e3455> {c444}  resolved -> VAR 0x5582ebed01a0 <e31027> {i10} @dt=0x5582ebc08b30@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecd300 <e29285> {c444} @dt=0x5582ebc08b30@(G/w32)  result_writeback [LV] => VAR 0x5582ebc5ed30 <e28962> {c153} @dt=0x5582ebc08b30@(G/w32)  result_writeback VAR
    1:2: CELL 0x5582ebcaca90 <e3565> {c446}  hazard_unit -> MODULE 0x5582ebd8ee30 <e14094> {h1}  Hazard_Unit  L3
    1:2:1: PIN 0x5582ebca5ef0 <e3462> {c447}  branch_decode -> VAR 0x5582ebd8f2a0 <e30770> {h2} @dt=0x5582ebbe3990@(G/w1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd420 <e29286> {c447} @dt=0x5582ebbe3990@(G/w1)  branch_decode [RV] <- VAR 0x5582ebc17bf0 <e28777> {c45} @dt=0x5582ebbe3990@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x5582ebca62b0 <e3467> {c448}  Rs_decode -> VAR 0x5582ebd900f0 <e30771> {h3} @dt=0x5582ebc208f0@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd540 <e29287> {c448} @dt=0x5582ebc208f0@(G/w5)  Rs_decode [RV] <- VAR 0x5582ebc21520 <e28804> {c65} @dt=0x5582ebc208f0@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x5582ebca6670 <e3471> {c449}  Rt_decode -> VAR 0x5582ebd91130 <e30772> {h4} @dt=0x5582ebc208f0@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd660 <e29288> {c449} @dt=0x5582ebc208f0@(G/w5)  Rt_decode [RV] <- VAR 0x5582ebc24860 <e28832> {c68} @dt=0x5582ebc208f0@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x5582ebca6a30 <e3475> {c450}  Rs_execute -> VAR 0x5582ebd92370 <e30773> {h5} @dt=0x5582ebc208f0@(G/w5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd780 <e29289> {c450} @dt=0x5582ebc208f0@(G/w5)  Rs_execute [RV] <- VAR 0x5582ebc49040 <e28932> {c114} @dt=0x5582ebc208f0@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x5582ebca6df0 <e3479> {c451}  Rt_execute -> VAR 0x5582ebd935b0 <e30774> {h6} @dt=0x5582ebc208f0@(G/w5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd8a0 <e29290> {c451} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [RV] <- VAR 0x5582ebc4a190 <e28933> {c115} @dt=0x5582ebc208f0@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x5582ebca7230 <e3483> {c452}  write_register_execute -> VAR 0x5582ebd94850 <e30775> {h7} @dt=0x5582ebc208f0@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd9c0 <e29291> {c452} @dt=0x5582ebc208f0@(G/w5)  write_register_execute [RV] <- VAR 0x5582ebc3adb0 <e28914> {c94} @dt=0x5582ebc208f0@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x5582ebca76b0 <e3487> {c453}  memory_to_register_execute -> VAR 0x5582ebd94db0 <e30776> {h8} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecdae0 <e29292> {c453} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute [RV] <- VAR 0x5582ebc397b0 <e28912> {c92} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5582ebca7af0 <e3491> {c454}  register_write_execute -> VAR 0x5582ebd95310 <e30777> {h9} @dt=0x5582ebbe3990@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecdc00 <e29293> {c454} @dt=0x5582ebbe3990@(G/w1)  register_write_execute [RV] <- VAR 0x5582ebc3df60 <e28919> {c99} @dt=0x5582ebbe3990@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x5582ebca7f30 <e3495> {c455}  write_register_memory -> VAR 0x5582ebd965d0 <e30778> {h10} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecdd20 <e29294> {c455} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [RV] <- VAR 0x5582ebc51070 <e28940> {c124} @dt=0x5582ebc208f0@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x5582ebca83b0 <e3499> {c456}  HI_register_write_memory -> VAR 0x5582ebd99520 <e30784> {h16} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecde40 <e29295> {c456} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory [RV] <- VAR 0x5582ebc51ec0 <e28943> {c127} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory VAR
    1:2:1: PIN 0x5582ebca8830 <e3503> {c457}  LO_register_write_memory -> VAR 0x5582ebd99b30 <e30785> {h17} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecdf60 <e29296> {c457} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory [RV] <- VAR 0x5582ebc52380 <e28944> {c128} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory VAR
    1:2:1: PIN 0x5582ebca8cb0 <e3507> {c458}  memory_to_register_memory -> VAR 0x5582ebd96b30 <e30779> {h11} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebece080 <e29297> {c458} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory [RV] <- VAR 0x5582ebc51570 <e28941> {c125} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5582ebca90f0 <e3511> {c459}  register_write_memory -> VAR 0x5582ebd97090 <e30780> {h12} @dt=0x5582ebbe3990@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebece1a0 <e29298> {c459} @dt=0x5582ebbe3990@(G/w1)  register_write_memory [RV] <- VAR 0x5582ebc4ff00 <e28939> {c123} @dt=0x5582ebbe3990@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x5582ebca9570 <e3515> {c460}  write_register_writeback -> VAR 0x5582ebd982f0 <e30781> {h13} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebece2c0 <e29299> {c460} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback [RV] <- VAR 0x5582ebc5dbc0 <e28961> {c152} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x5582ebca99f0 <e3519> {c461}  HI_register_write_writeback -> VAR 0x5582ebd9a750 <e30787> {h19} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebece3e0 <e29300> {c461} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback [RV] <- VAR 0x5582ebc5bbf0 <e28957> {c146} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x5582ebca9e70 <e3523> {c462}  LO_register_write_writeback -> VAR 0x5582ebd9a140 <e30786> {h18} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebece500 <e29301> {c462} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback [RV] <- VAR 0x5582ebc5c0b0 <e28958> {c147} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x5582ebcaa2f0 <e3527> {c463}  register_write_writeback -> VAR 0x5582ebd988c0 <e30782> {h14} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebece620 <e29302> {c463} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback [RV] <- VAR 0x5582ebc5b730 <e28956> {c145} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x5582ebcaa7b0 <e3531> {c464}  program_counter_multiplexer_jump_execute -> VAR 0x5582ebd98ed0 <e30783> {h15} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebece740 <e29303> {c464} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5582ebc3e4a0 <e28920> {c100} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x5582ebcaabf0 <e3535> {c465}  using_HI_LO_execute -> VAR 0x5582ebd9ad10 <e30788> {h20} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebece860 <e29304> {c465} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute [RV] <- VAR 0x5582ebc3edc0 <e28922> {c102} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x5582ebcaafb0 <e3539> {c466}  stall_fetch -> VAR 0x5582ebd9b2b0 <e30789> {h22} @dt=0x5582ebbe3990@(G/w1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebece980 <e29305> {c466} @dt=0x5582ebbe3990@(G/w1)  stall_fetch [LV] => VAR 0x5582ebc638a0 <e28967> {c160} @dt=0x5582ebbe3990@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x5582ebcab370 <e3543> {c467}  stall_decode -> VAR 0x5582ebd9b800 <e30790> {h23} @dt=0x5582ebbe3990@(G/w1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeceaa0 <e29306> {c467} @dt=0x5582ebbe3990@(G/w1)  stall_decode [LV] => VAR 0x5582ebc63cd0 <e28968> {c161} @dt=0x5582ebbe3990@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x5582ebcab7c0 <e3547> {c468}  forward_register_file_output_A_decode -> VAR 0x5582ebd9bde0 <e30791> {h24} @dt=0x5582ebbe3990@(G/w1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecebc0 <e29307> {c468} @dt=0x5582ebbe3990@(G/w1)  forward_A_decode [LV] => VAR 0x5582ebc64160 <e28969> {c162} @dt=0x5582ebbe3990@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x5582ebcabc20 <e3551> {c469}  forward_register_file_output_B_decode -> VAR 0x5582ebd9c3f0 <e30792> {h25} @dt=0x5582ebbe3990@(G/w1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecece0 <e29308> {c469} @dt=0x5582ebbe3990@(G/w1)  forward_B_decode [LV] => VAR 0x5582ebc645f0 <e28970> {c163} @dt=0x5582ebbe3990@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x5582ebcac070 <e3555> {c470}  flush_execute_register -> VAR 0x5582ebd9c9e0 <e30793> {h26} @dt=0x5582ebbe3990@(G/w1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecee00 <e29309> {c470} @dt=0x5582ebbe3990@(G/w1)  flush_execute_register [LV] => VAR 0x5582ebc64a80 <e28971> {c164} @dt=0x5582ebbe3990@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x5582ebcac4c0 <e3559> {c471}  forward_register_file_output_A_execute -> VAR 0x5582ebd9dcd0 <e30794> {h27} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecef20 <e28176> {c471} @dt=0x5582ebc65730@(G/w3)  forward_A_execute [LV] => VAR 0x5582ebc65bf0 <e27700> {c165} @dt=0x5582ebc65730@(G/w3)  forward_A_execute VAR
    1:2:1: PIN 0x5582ebcac920 <e3563> {c472}  forward_register_file_output_B_execute -> VAR 0x5582ebd9f000 <e30795> {h28} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecf040 <e29310> {c472} @dt=0x5582ebc65730@(G/w3)  forward_B_execute [LV] => VAR 0x5582ebc66da0 <e28972> {c166} @dt=0x5582ebc65730@(G/w3)  forward_B_execute VAR
    1:2: ASSIGNW 0x5582ebcad150 <e29314> {c474} @dt=0x5582ebbe3990@(G/w1)
    1:2:1: NOT 0x5582ebf442c0 <e33451#> {c474} @dt=0x5582ebbe3990@(G/w1)
    1:2:1:1: VARREF 0x5582ebecf160 <e33449#> {c474} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback [RV] <- VAR 0x5582ebc5c9a0 <e28960> {c149} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback VAR
    1:2:2: VARREF 0x5582ebecf280 <e29313> {c474} @dt=0x5582ebbe3990@(G/w1)  active [LV] => VAR 0x5582ebbf8df0 <e28756> {c9} @dt=0x5582ebbe3990@(G/w1)  active OUTPUT PORT
    1:2: ALWAYS 0x5582ebcae480 <e3597> {c476} [always_ff]
    1:2:1: SENTREE 0x5582ebcad830 <e3585> {c476}
    1:2:1:1: SENITEM 0x5582ebcad4e0 <e3579> {c476} [POS]
    1:2:1:1:1: VARREF 0x5582ebecf3a0 <e28181> {c476} @dt=0x5582ebbe3990@(G/w1)  clk [RV] <- VAR 0x5582ebbe4400 <e26627> {c6} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebcad770 <e3584> {c476} [NEG]
    1:2:1:1:1: VARREF 0x5582ebecf4c0 <e28182> {c476} @dt=0x5582ebbe3990@(G/w1)  clk [RV] <- VAR 0x5582ebbe4400 <e26627> {c6} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:2: BEGIN 0x5582ebcad970 <e3586> {c476} [UNNAMED]
    1:2:2:1: IF 0x5582ebcae300 <e3594> {c477}
    1:2:2:1:1: VARREF 0x5582ebecf5e0 <e29315> {c477} @dt=0x5582ebbe3990@(G/w1)  clk_enable [RV] <- VAR 0x5582ebc093d0 <e28757> {c13} @dt=0x5582ebbe3990@(G/w1)  clk_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebcadd80 <e3588> {c477} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebcae1c0 <e29317> {c478} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x5582ebecf700 <e28185> {c478} @dt=0x5582ebbe3990@(G/w1)  clk [RV] <- VAR 0x5582ebbe4400 <e26627> {c6} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5582ebecf820 <e29316> {c478} @dt=0x5582ebbe3990@(G/w1)  internal_clk [LV] => VAR 0x5582ebc0eb50 <e28765> {c27} @dt=0x5582ebbe3990@(G/w1)  internal_clk VAR
    1: MODULE 0x5582ebcaef70 <e14090> {d1}  Adder  L3
    1:2: VAR 0x5582ebcb01c0 <e29318> {d3} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2: VAR 0x5582ebcb09a0 <e29319> {d3} @dt=0x5582ebc08b30@(G/w32)  b INPUT PORT
    1:2: VAR 0x5582ebcb1be0 <e29320> {d4} @dt=0x5582ebc08b30@(G/w32)  z OUTPUT PORT
    1:2: ASSIGNW 0x5582ebcb2340 <e29325> {d7} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: ADD 0x5582ebcb2280 <e29323> {d7} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebebb8a0 <e29321> {d7} @dt=0x5582ebc08b30@(G/w32)  a [RV] <- VAR 0x5582ebcb01c0 <e29318> {d3} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x5582ebebb9c0 <e29322> {d7} @dt=0x5582ebc08b30@(G/w32)  b [RV] <- VAR 0x5582ebcb09a0 <e29319> {d3} @dt=0x5582ebc08b30@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x5582ebebbae0 <e29324> {d7} @dt=0x5582ebc08b30@(G/w32)  z [LV] => VAR 0x5582ebcb1be0 <e29320> {d4} @dt=0x5582ebc08b30@(G/w32)  z OUTPUT PORT
    1: MODULE 0x5582ebcb8780 <e14091> {e2}  ALU  L3
    1:2: VAR 0x5582ebcb9730 <e29326> {e4} @dt=0x5582ebc18c70@(G/w6)  ALU_operation INPUT PORT
    1:2: VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2: VAR 0x5582ebcbdf30 <e29330> {e9} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x5582ebcbf1b0 <e29331> {e10} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x5582ebcc0350 <e29332> {e14} @dt=0x5582ebc208f0@(G/w5)  shift_amount VAR
    1:2: VAR 0x5582ebcc1450 <e25540> {e15} @dt=0x5582ebcc0fd0@(G/w64)  sign_extened_input_1 VAR
    1:2: VAR 0x5582ebcc21f0 <e29333> {e16} @dt=0x5582ebcc0fd0@(G/w64)  sign_extened_input_2 VAR
    1:2: VAR 0x5582ebcc32f0 <e29334> {e17} @dt=0x5582ebcc0fd0@(G/w64)  extended_input_1 VAR
    1:2: VAR 0x5582ebcc4470 <e29335> {e18} @dt=0x5582ebcc0fd0@(G/w64)  extended_input_2 VAR
    1:2: VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x5582ebcc63b0 <e29350> {e21} @dt=0x5582ebc208f0@(G/w5)
    1:2:1: SEL 0x5582ebf1d6a0 <e29348> {e21} @dt=0x5582ebc208f0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebeb3f20 <e29337> {e21} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x5582ebf1d930 <e25620> {e21} @dt=0x5582ebef3c50@(G/sw5)  5'h6
    1:2:1:3: CONST 0x5582ebf2e810 <e29347> {e21} @dt=0x5582ebc08b30@(G/w32)  32'h5
    1:2:2: VARREF 0x5582ebeb4040 <e29349> {e21} @dt=0x5582ebc208f0@(G/w5)  shift_amount [LV] => VAR 0x5582ebcc0350 <e29332> {e14} @dt=0x5582ebc208f0@(G/w5)  shift_amount VAR
    1:2: ASSIGNW 0x5582ebcc8310 <e25626> {e22} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:1: CONCAT 0x5582ebcc7de0 <e33303#> {e22} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:1:1: REPLICATE 0x5582ebcc7170 <e29373> {e22} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1:1: SEL 0x5582ebf1deb0 <e29362> {e22} @dt=0x5582ebbe3990@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x5582ebeb4160 <e29351> {e22} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:1:1:1:2: CONST 0x5582ebf1e140 <e25663> {e22} @dt=0x5582ebef3c50@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x5582ebf2ea60 <e29361> {e22} @dt=0x5582ebc08b30@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x5582ebf2ecb0 <e29372> {e22} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x5582ebeb4280 <e33296#> {e22} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x5582ebeb43a0 <e25625> {e22} @dt=0x5582ebcc0fd0@(G/w64)  sign_extened_input_1 [LV] => VAR 0x5582ebcc1450 <e25540> {e15} @dt=0x5582ebcc0fd0@(G/w64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x5582ebcca2d0 <e29428> {e23} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:1: CONCAT 0x5582ebcc9da0 <e33316#> {e23} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:1:1: REPLICATE 0x5582ebcc9130 <e29411> {e23} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1:1: SEL 0x5582ebf1efb0 <e29400> {e23} @dt=0x5582ebbe3990@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x5582ebeb44c0 <e29389> {e23} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:1:1:1:2: CONST 0x5582ebf1f240 <e25758> {e23} @dt=0x5582ebef3c50@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x5582ebf2f150 <e29399> {e23} @dt=0x5582ebc08b30@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x5582ebf2f3a0 <e29410> {e23} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x5582ebeb45e0 <e33309#> {e23} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x5582ebeb4700 <e29427> {e23} @dt=0x5582ebcc0fd0@(G/w64)  sign_extened_input_2 [LV] => VAR 0x5582ebcc21f0 <e29333> {e16} @dt=0x5582ebcc0fd0@(G/w64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x5582ebccb700 <e29446> {e24} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:1: EXTEND 0x5582ebf43d60 <e33332#> {e24} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:1:1: VARREF 0x5582ebeb4820 <e33323#> {e24} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x5582ebeb4940 <e29445> {e24} @dt=0x5582ebcc0fd0@(G/w64)  extended_input_1 [LV] => VAR 0x5582ebcc32f0 <e29334> {e17} @dt=0x5582ebcc0fd0@(G/w64)  extended_input_1 VAR
    1:2: ASSIGNW 0x5582ebcccb30 <e29464> {e25} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:1: EXTEND 0x5582ebf43e20 <e33348#> {e25} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:1:1: VARREF 0x5582ebeb4a60 <e33339#> {e25} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x5582ebeb4b80 <e29463> {e25} @dt=0x5582ebcc0fd0@(G/w64)  extended_input_2 [LV] => VAR 0x5582ebcc4470 <e29335> {e18} @dt=0x5582ebcc0fd0@(G/w64)  extended_input_2 VAR
    1:2: ALWAYS 0x5582ebcf2cc0 <e5288> {e29} [always_comb]
    1:2:2: BEGIN 0x5582ebcccd40 <e4224> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x5582ebccda30 <e29478> {e30} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:1: CONST 0x5582ebf3a720 <e32253> {e30} @dt=0x5582ebc08b30@(G/w32)  32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:1:2: VARREF 0x5582ebeb4ca0 <e29477> {e30} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebcce750 <e29492> {e31} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:1: CONST 0x5582ebf3a970 <e32265> {e31} @dt=0x5582ebcc0fd0@(G/w64)  64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:1:2: VARREF 0x5582ebeb4dc0 <e29491> {e31} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x5582ebcce9f0 <e5242> {e32}
    1:2:2:1:1: VARREF 0x5582ebeb4ee0 <e29493> {e32} @dt=0x5582ebc18c70@(G/w6)  ALU_operation [RV] <- VAR 0x5582ebcb9730 <e29326> {e4} @dt=0x5582ebc18c70@(G/w6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebccf4f0 <e4289> {e33}
    1:2:2:1:2:1: CONST 0x5582ebccebf0 <e29494> {e33} @dt=0x5582ebc18c70@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x5582ebccf430 <e29499> {e33} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: SHIFTL 0x5582ebccf370 <e29497> {e33} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb5000 <e29495> {e33} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb5120 <e29496> {e33} @dt=0x5582ebc208f0@(G/w5)  shift_amount [RV] <- VAR 0x5582ebcc0350 <e29332> {e14} @dt=0x5582ebc208f0@(G/w5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebeb5240 <e29498> {e33} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebccffe0 <e4306> {e34}
    1:2:2:1:2:1: CONST 0x5582ebccf6e0 <e29500> {e34} @dt=0x5582ebc18c70@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x5582ebccff20 <e29505> {e34} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x5582ebccfe60 <e29503> {e34} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb5360 <e29501> {e34} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb5480 <e29502> {e34} @dt=0x5582ebc208f0@(G/w5)  shift_amount [RV] <- VAR 0x5582ebcc0350 <e29332> {e14} @dt=0x5582ebc208f0@(G/w5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebeb55a0 <e29504> {e34} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd0ad0 <e4323> {e35}
    1:2:2:1:2:1: CONST 0x5582ebcd01d0 <e29506> {e35} @dt=0x5582ebc18c70@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x5582ebcd0a10 <e29511> {e35} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x5582ebf20800 <e29509> {e35} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb56c0 <e29507> {e35} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb57e0 <e29508> {e35} @dt=0x5582ebc208f0@(G/w5)  shift_amount [RV] <- VAR 0x5582ebcc0350 <e29332> {e14} @dt=0x5582ebc208f0@(G/w5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebeb5900 <e29510> {e35} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd1ec0 <e4356> {e36}
    1:2:2:1:2:1: CONST 0x5582ebcd0cc0 <e29512> {e36} @dt=0x5582ebc18c70@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x5582ebcd1e00 <e29528> {e36} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: SHIFTL 0x5582ebcd1d40 <e29526> {e36} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb5a20 <e29513> {e36} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x5582ebf20b10 <e29525> {e36} @dt=0x5582ebc208f0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x5582ebeb5b40 <e29514> {e36} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x5582ebf20da0 <e25946> {e36} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x5582ebf30180 <e29524> {e36} @dt=0x5582ebc08b30@(G/w32)  32'h5
    1:2:2:1:2:2:2: VARREF 0x5582ebeb5c60 <e29527> {e36} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd32b0 <e4389> {e37}
    1:2:2:1:2:1: CONST 0x5582ebcd20b0 <e29529> {e37} @dt=0x5582ebc18c70@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x5582ebcd31f0 <e29545> {e37} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x5582ebcd3130 <e29543> {e37} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb5d80 <e29530> {e37} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x5582ebf21320 <e29542> {e37} @dt=0x5582ebc208f0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x5582ebeb5ea0 <e29531> {e37} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x5582ebf215b0 <e25997> {e37} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x5582ebf303d0 <e29541> {e37} @dt=0x5582ebc08b30@(G/w32)  32'h5
    1:2:2:1:2:2:2: VARREF 0x5582ebeb5fc0 <e29544> {e37} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd46a0 <e4422> {e38}
    1:2:2:1:2:1: CONST 0x5582ebcd34a0 <e29546> {e38} @dt=0x5582ebc18c70@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x5582ebcd45e0 <e29562> {e38} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x5582ebf220f0 <e29560> {e38} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb60e0 <e29547> {e38} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x5582ebf21b30 <e29559> {e38} @dt=0x5582ebc208f0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x5582ebeb6200 <e29548> {e38} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x5582ebf21dc0 <e26048> {e38} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x5582ebf30620 <e29558> {e38} @dt=0x5582ebc08b30@(G/w32)  32'h5
    1:2:2:1:2:2:2: VARREF 0x5582ebeb6320 <e29561> {e38} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd4f40 <e4435> {e39}
    1:2:2:1:2:1: CONST 0x5582ebcd4890 <e29563> {e39} @dt=0x5582ebc18c70@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x5582ebcd4e80 <e29566> {e39} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb6440 <e29564> {e39} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb6560 <e29565> {e39} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd57e0 <e4448> {e40}
    1:2:2:1:2:1: CONST 0x5582ebcd5130 <e29567> {e40} @dt=0x5582ebc18c70@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x5582ebcd5720 <e29570> {e40} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb6680 <e29568> {e40} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb67a0 <e29569> {e40} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd6080 <e4461> {e41}
    1:2:2:1:2:1: CONST 0x5582ebcd59d0 <e29571> {e41} @dt=0x5582ebc18c70@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x5582ebcd5fc0 <e29574> {e41} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb68c0 <e29572> {e41} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb69e0 <e29573> {e41} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd6920 <e4474> {e42}
    1:2:2:1:2:1: CONST 0x5582ebcd6270 <e29575> {e42} @dt=0x5582ebc18c70@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x5582ebcd6860 <e29578> {e42} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb6b00 <e29576> {e42} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb6c20 <e29577> {e42} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd71c0 <e4487> {e43}
    1:2:2:1:2:1: CONST 0x5582ebcd6b10 <e29579> {e43} @dt=0x5582ebc18c70@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x5582ebcd7100 <e29582> {e43} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb6d40 <e29580> {e43} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb6e60 <e29581> {e43} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd7a60 <e4500> {e44}
    1:2:2:1:2:1: CONST 0x5582ebcd73b0 <e29583> {e44} @dt=0x5582ebc18c70@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x5582ebcd79a0 <e29586> {e44} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb6f80 <e29584> {e44} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb70a0 <e29585> {e44} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd8960 <e4521> {e45}
    1:2:2:1:2:1: CONST 0x5582ebcd7c50 <e29587> {e45} @dt=0x5582ebc18c70@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x5582ebcd88a0 <e29589> {e45} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1: MULS 0x5582ebf22530 <e26111> {e45} @dt=0x5582ebf221b0@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb71c0 <e28190> {e45} @dt=0x5582ebf221b0@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x5582ebcc1450 <e25540> {e15} @dt=0x5582ebcc0fd0@(G/w64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb72e0 <e28194> {e45} @dt=0x5582ebf221b0@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x5582ebcc21f0 <e29333> {e16} @dt=0x5582ebcc0fd0@(G/w64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebeb7400 <e29588> {e45} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebcd9510 <e4538> {e46}
    1:2:2:1:2:1: CONST 0x5582ebcd8b30 <e29590> {e46} @dt=0x5582ebc18c70@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x5582ebcd9450 <e29595> {e46} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1: MUL 0x5582ebcd9390 <e29593> {e46} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb7520 <e29591> {e46} @dt=0x5582ebcc0fd0@(G/w64)  extended_input_1 [RV] <- VAR 0x5582ebcc32f0 <e29334> {e17} @dt=0x5582ebcc0fd0@(G/w64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb7640 <e29592> {e46} @dt=0x5582ebcc0fd0@(G/w64)  extended_input_2 [RV] <- VAR 0x5582ebcc4470 <e29335> {e18} @dt=0x5582ebcc0fd0@(G/w64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebeb7760 <e29594> {e46} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebcdd1d0 <e4652> {e47}
    1:2:2:1:2:1: CONST 0x5582ebcd96e0 <e29596> {e47} @dt=0x5582ebc18c70@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x5582ebcd9ac0 <e4545> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebcdb3d0 <e29616> {e48} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1: CONCAT 0x5582ebcdaea0 <e33354#> {e48} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1:1: DIVS 0x5582ebf22970 <e29599> {e48} @dt=0x5582ebf2ddf0@(G/sw32)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5582ebeb7880 <e29597> {e48} @dt=0x5582ebf2ddf0@(G/sw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: VARREF 0x5582ebeb79a0 <e29598> {e48} @dt=0x5582ebf2ddf0@(G/sw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x5582ebf3abc0 <e32277> {e48} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb7ac0 <e29615> {e48} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x5582ebcdcfa0 <e29638> {e49} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1: ADD 0x5582ebcdcee0 <e29636> {e49} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebeb7be0 <e29617> {e49} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: EXTEND 0x5582ebf43ee0 <e33370#> {e49} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1:2:1: MODDIVS 0x5582ebf23050 <e33361#> {e49} @dt=0x5582ebf2ddf0@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:1: VARREF 0x5582ebeb7d00 <e29630> {e49} @dt=0x5582ebf2ddf0@(G/sw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2: VARREF 0x5582ebeb7e20 <e29631> {e49} @dt=0x5582ebf2ddf0@(G/sw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb7f40 <e29637> {e49} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebce07b0 <e4758> {e51}
    1:2:2:1:2:1: CONST 0x5582ebcdd290 <e29639> {e51} @dt=0x5582ebc18c70@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x5582ebcdd6a0 <e4659> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebcdecb0 <e29659> {e52} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1: CONCAT 0x5582ebcde780 <e33376#> {e52} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1:1: DIV 0x5582ebcddc80 <e29642> {e52} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5582ebeb8060 <e29640> {e52} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: VARREF 0x5582ebeb8180 <e29641> {e52} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x5582ebf3b060 <e32301> {e52} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb82a0 <e29658> {e52} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x5582ebce0580 <e29681> {e53} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1: ADD 0x5582ebce04c0 <e29679> {e53} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebeb83c0 <e29660> {e53} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: EXTEND 0x5582ebf43fa0 <e33392#> {e53} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1:2:1: MODDIV 0x5582ebcdfed0 <e33383#> {e53} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1: VARREF 0x5582ebeb84e0 <e29673> {e53} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2: VARREF 0x5582ebeb8600 <e29674> {e53} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb8720 <e29680> {e53} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebce1470 <e4779> {e55}
    1:2:2:1:2:1: CONST 0x5582ebce0870 <e29682> {e55} @dt=0x5582ebc18c70@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x5582ebce13b0 <e29687> {e55} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: ADD 0x5582ebce12f0 <e29685> {e55} @dt=0x5582ebf2ddf0@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb8840 <e29683> {e55} @dt=0x5582ebf2ddf0@(G/sw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb8960 <e29684> {e55} @dt=0x5582ebf2ddf0@(G/sw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb8a80 <e29686> {e55} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce1f60 <e4796> {e56}
    1:2:2:1:2:1: CONST 0x5582ebce1660 <e29688> {e56} @dt=0x5582ebc18c70@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x5582ebce1ea0 <e29693> {e56} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: ADD 0x5582ebce1de0 <e29691> {e56} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb8ba0 <e29689> {e56} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb8cc0 <e29690> {e56} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb8de0 <e29692> {e56} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce2d50 <e4817> {e57}
    1:2:2:1:2:1: CONST 0x5582ebce2150 <e29694> {e57} @dt=0x5582ebc18c70@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x5582ebce2c90 <e29699> {e57} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: SUB 0x5582ebce2bd0 <e29697> {e57} @dt=0x5582ebf2ddf0@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb8f00 <e29695> {e57} @dt=0x5582ebf2ddf0@(G/sw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb9020 <e29696> {e57} @dt=0x5582ebf2ddf0@(G/sw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb9140 <e29698> {e57} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce3840 <e4834> {e58}
    1:2:2:1:2:1: CONST 0x5582ebce2f40 <e29700> {e58} @dt=0x5582ebc18c70@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x5582ebce3780 <e29705> {e58} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: SUB 0x5582ebce36c0 <e29703> {e58} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb9260 <e29701> {e58} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb9380 <e29702> {e58} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb94a0 <e29704> {e58} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce4330 <e4851> {e59}
    1:2:2:1:2:1: CONST 0x5582ebce3a30 <e29706> {e59} @dt=0x5582ebc18c70@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x5582ebce4270 <e29711> {e59} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: AND 0x5582ebce41b0 <e29709> {e59} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb95c0 <e29707> {e59} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb96e0 <e29708> {e59} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb9800 <e29710> {e59} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce4e20 <e4868> {e60}
    1:2:2:1:2:1: CONST 0x5582ebce4520 <e29712> {e60} @dt=0x5582ebc18c70@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x5582ebce4d60 <e29717> {e60} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: OR 0x5582ebce4ca0 <e29715> {e60} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb9920 <e29713> {e60} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb9a40 <e29714> {e60} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb9b60 <e29716> {e60} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce5a50 <e4885> {e61}
    1:2:2:1:2:1: CONST 0x5582ebce5010 <e29718> {e61} @dt=0x5582ebc18c70@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x5582ebce5990 <e29723> {e61} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: XNOR 0x5582ebce58d0 <e29721> {e61} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb9c80 <e29719> {e61} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb9da0 <e29720> {e61} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb9ec0 <e29722> {e61} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce66c0 <e4904> {e62}
    1:2:2:1:2:1: CONST 0x5582ebce5c40 <e29724> {e62} @dt=0x5582ebc18c70@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x5582ebce6600 <e29730> {e62} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: NOT 0x5582ebce6540 <e29728> {e62} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: OR 0x5582ebce6440 <e29727> {e62} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebeb9fe0 <e29725> {e62} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebeba100 <e29726> {e62} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeba220 <e29729> {e62} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce9500 <e4998> {e63}
    1:2:2:1:2:1: CONST 0x5582ebce68b0 <e29731> {e63} @dt=0x5582ebc18c70@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x5582ebce9440 <e29764> {e63} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: COND 0x5582ebce9380 <e29762> {e63} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: LTS 0x5582ebf24990 <e29734> {e63} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebeba340 <e29732> {e63} @dt=0x5582ebf2ddf0@(G/sw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebeba460 <e29733> {e63} @dt=0x5582ebf2ddf0@(G/sw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: CONST 0x5582ebf3b9a0 <e32349> {e63} @dt=0x5582ebc08b30@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: CONST 0x5582ebf3bbf0 <e32361> {e63} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:2:2: VARREF 0x5582ebeba580 <e29763> {e63} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcec040 <e5089> {e64}
    1:2:2:1:2:1: CONST 0x5582ebce96f0 <e29765> {e64} @dt=0x5582ebc18c70@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x5582ebcebf80 <e29798> {e64} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: COND 0x5582ebcebec0 <e29796> {e64} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1:1: LT 0x5582ebce9eb0 <e29768> {e64} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebeba6a0 <e29766> {e64} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebeba7c0 <e29767> {e64} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: CONST 0x5582ebf3c2e0 <e32397> {e64} @dt=0x5582ebc08b30@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: CONST 0x5582ebf3c530 <e32409> {e64} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:2:2: VARREF 0x5582ebeba8e0 <e29797> {e64} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebced8f0 <e5139> {e65}
    1:2:2:1:2:1: CONST 0x5582ebcec230 <e29799> {e65} @dt=0x5582ebc18c70@(G/w6)  6'h3c
    1:2:2:1:2:2: ASSIGN 0x5582ebced830 <e29817> {e65} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1: EXTEND 0x5582ebf44060 <e33408#> {e65} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebebaa00 <e33399#> {e65} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebebab20 <e29816> {e65} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebcef1a0 <e5189> {e66}
    1:2:2:1:2:1: CONST 0x5582ebcedae0 <e29818> {e66} @dt=0x5582ebc18c70@(G/w6)  6'h3d
    1:2:2:1:2:2: ASSIGN 0x5582ebcef0e0 <e29836> {e66} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1: CONCAT 0x5582ebceebb0 <e33414#> {e66} @dt=0x5582ebcc0fd0@(G/w64)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebebac40 <e29819> {e66} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: CONST 0x5582ebf3c9d0 <e32433> {e66} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:2:2: VARREF 0x5582ebebad60 <e29835> {e66} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebcefa40 <e5202> {e67}
    1:2:2:1:2:1: CONST 0x5582ebcef390 <e29837> {e67} @dt=0x5582ebc18c70@(G/w6)  6'h3e
    1:2:2:1:2:2: ASSIGN 0x5582ebcef980 <e29840> {e67} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebebae80 <e29838> {e67} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebcba830 <e29327> {e5} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebebafa0 <e29839> {e67} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcf02e0 <e5215> {e68}
    1:2:2:1:2:1: CONST 0x5582ebcefc30 <e29841> {e68} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x5582ebcf0220 <e29844> {e68} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebebb0c0 <e29842> {e68} @dt=0x5582ebc08b30@(G/w32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e29328> {e6} @dt=0x5582ebc08b30@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebebb1e0 <e29843> {e68} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcf10d0 <e5241> {e69}
    1:2:2:1:2:2: ASSIGN 0x5582ebcf1010 <e29858> {e69} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: CONST 0x5582ebf3cc20 <e32445> {e69} @dt=0x5582ebc08b30@(G/w32)  32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:1:2:2:2: VARREF 0x5582ebebb300 <e29857> {e69} @dt=0x5582ebc08b30@(G/w32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e29329> {e8} @dt=0x5582ebc08b30@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebcf1e60 <e29872> {e71} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:1: SEL 0x5582ebf25e20 <e29870> {e71} @dt=0x5582ebc08b30@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x5582ebebb420 <e29859> {e71} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x5582ebf260b0 <e26539> {e71} @dt=0x5582ebf25fd0@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x5582ebf321e0 <e29869> {e71} @dt=0x5582ebc08b30@(G/w32)  32'h20
    1:2:2:1:2: VARREF 0x5582ebebb540 <e29871> {e71} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output [LV] => VAR 0x5582ebcbdf30 <e29330> {e9} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebcf2b80 <e29886> {e72} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:1: SEL 0x5582ebf26630 <e29884> {e72} @dt=0x5582ebc08b30@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x5582ebebb660 <e29873> {e72} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x5582ebcc55f0 <e29336> {e19} @dt=0x5582ebcc0fd0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x5582ebf268c0 <e26586> {e72} @dt=0x5582ebf25fd0@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x5582ebf32430 <e29883> {e72} @dt=0x5582ebc08b30@(G/w32)  32'h20
    1:2:2:1:2: VARREF 0x5582ebebb780 <e29885> {e72} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output [LV] => VAR 0x5582ebcbf1b0 <e29331> {e10} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x5582ebcf48e0 <e14092> {f1}  Control_Unit  L3
    1:2: VAR 0x5582ebd04ad0 <e29887> {f3} @dt=0x5582ebc08b30@(G/w32)  instruction INPUT PORT
    1:2: VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2: VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2: VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2: VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2: VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2: VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2: VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2: VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2: VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2: VAR 0x5582ebd0f0f0 <e29900> {f19} @dt=0x5582ebc18c70@(G/w6)  op VAR
    1:2: VAR 0x5582ebd10210 <e29901> {f20} @dt=0x5582ebc208f0@(G/w5)  rt VAR
    1:2: VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2: ALWAYS 0x5582ebd76d60 <e8304> {f23} [always_comb]
    1:2:2: BEGIN 0x5582ebd11570 <e5561> {f23} [UNNAMED]
    1:2:2:1: ASSIGN 0x5582ebd121e0 <e29916> {f24} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:1: SEL 0x5582ebd6ba30 <e29914> {f24} @dt=0x5582ebc18c70@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x5582ebea0930 <e29903> {f24} @dt=0x5582ebc08b30@(G/w32)  instruction [RV] <- VAR 0x5582ebd04ad0 <e29887> {f3} @dt=0x5582ebc08b30@(G/w32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x5582ebefb260 <e22785> {f24} @dt=0x5582ebef3c50@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x5582ebf32680 <e29913> {f24} @dt=0x5582ebc08b30@(G/w32)  32'h6
    1:2:2:1:2: VARREF 0x5582ebea0a50 <e29915> {f24} @dt=0x5582ebc18c70@(G/w6)  op [LV] => VAR 0x5582ebd0f0f0 <e29900> {f19} @dt=0x5582ebc18c70@(G/w6)  op VAR
    1:2:2:1: ASSIGN 0x5582ebd12e60 <e29930> {f25} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:1: SEL 0x5582ebe9ae60 <e29928> {f25} @dt=0x5582ebc208f0@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x5582ebea0b70 <e29917> {f25} @dt=0x5582ebc08b30@(G/w32)  instruction [RV] <- VAR 0x5582ebd04ad0 <e29887> {f3} @dt=0x5582ebc08b30@(G/w32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x5582ebefb9a0 <e22832> {f25} @dt=0x5582ebef3c50@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x5582ebf328d0 <e29927> {f25} @dt=0x5582ebc08b30@(G/w32)  32'h5
    1:2:2:1:2: VARREF 0x5582ebea0c90 <e29929> {f25} @dt=0x5582ebc208f0@(G/w5)  rt [LV] => VAR 0x5582ebd10210 <e29901> {f20} @dt=0x5582ebc208f0@(G/w5)  rt VAR
    1:2:2:1: ASSIGN 0x5582ebd13ae0 <e29944> {f26} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:1: SEL 0x5582ebefbf20 <e29942> {f26} @dt=0x5582ebc18c70@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x5582ebea0db0 <e29931> {f26} @dt=0x5582ebc08b30@(G/w32)  instruction [RV] <- VAR 0x5582ebd04ad0 <e29887> {f3} @dt=0x5582ebc08b30@(G/w32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x5582ebefc1b0 <e22879> {f26} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x5582ebf32b20 <e29941> {f26} @dt=0x5582ebc08b30@(G/w32)  32'h6
    1:2:2:1:2: VARREF 0x5582ebea0ed0 <e29943> {f26} @dt=0x5582ebc18c70@(G/w6)  funct [LV] => VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1: CASE 0x5582ebcfaad0 <e8302> {f27}
    1:2:2:1:1: VARREF 0x5582ebea0ff0 <e29945> {f27} @dt=0x5582ebc18c70@(G/w6)  op [RV] <- VAR 0x5582ebd0f0f0 <e29900> {f19} @dt=0x5582ebc18c70@(G/w6)  op VAR
    1:2:2:1:2: CASEITEM 0x5582ebd21590 <e6014> {f28}
    1:2:2:1:2:1: CONST 0x5582ebd13eb0 <e29946> {f28} @dt=0x5582ebc18c70@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x5582ebd14200 <e5636> {f28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd14810 <e29949> {f29} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefc5c0 <e29947> {f29} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1110 <e29948> {f29} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd14e70 <e29952> {f30} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefc8f0 <e29950> {f30} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1230 <e29951> {f30} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd15490 <e29955> {f31} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefcc20 <e29953> {f31} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1350 <e29954> {f31} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd15ab0 <e29958> {f32} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefcf50 <e29956> {f32} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1470 <e29957> {f32} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd16110 <e29961> {f33} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefd280 <e29959> {f33} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1590 <e29960> {f33} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd16730 <e29964> {f34} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefd5b0 <e29962> {f34} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea16b0 <e29963> {f34} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd18bb0 <e29985> {f35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: OR 0x5582ebf43760 <e33177#> {f35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1: OR 0x5582ebf436a0 <e33173#> {f35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1: OR 0x5582ebf435e0 <e33159#> {f35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1: OR 0x5582ebf43520 <e33145#> {f35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1:1: EQ 0x5582ebd16f30 <e33131#> {f35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1:1:1: CONST 0x5582ebd16c60 <e33122#> {f35} @dt=0x5582ebc18c70@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:1:1:2: VARREF 0x5582ebea17d0 <e33123#> {f35} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2: EQ 0x5582ebd17550 <e33132#> {f35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1:2:1: CONST 0x5582ebd17280 <e33126#> {f35} @dt=0x5582ebc18c70@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:1:1:2:2: VARREF 0x5582ebea18f0 <e33127#> {f35} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x5582ebd17c30 <e33146#> {f35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1:2:1: CONST 0x5582ebd17960 <e33140#> {f35} @dt=0x5582ebc18c70@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:1:1:2:2: VARREF 0x5582ebea1a10 <e33141#> {f35} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: EQ 0x5582ebd18310 <e33160#> {f35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x5582ebd18040 <e33154#> {f35} @dt=0x5582ebc18c70@(G/w6)  6'h1b
    1:2:2:1:2:2:1:1:1:2:2: VARREF 0x5582ebea1b30 <e33155#> {f35} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd189f0 <e33174#> {f35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x5582ebd18720 <e33168#> {f35} @dt=0x5582ebc18c70@(G/w6)  6'h11
    1:2:2:1:2:2:1:1:2:2: VARREF 0x5582ebea1c50 <e33169#> {f35} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1d70 <e29984> {f35} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd1b030 <e30006> {f36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: OR 0x5582ebf43a60 <e33237#> {f36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1: OR 0x5582ebf439a0 <e33233#> {f36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1: OR 0x5582ebf438e0 <e33219#> {f36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1: OR 0x5582ebf43820 <e33205#> {f36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1:1: EQ 0x5582ebd193b0 <e33191#> {f36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1:1:1: CONST 0x5582ebd190e0 <e33182#> {f36} @dt=0x5582ebc18c70@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:1:1:2: VARREF 0x5582ebea1e90 <e33183#> {f36} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2: EQ 0x5582ebd199d0 <e33192#> {f36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1:2:1: CONST 0x5582ebd19700 <e33186#> {f36} @dt=0x5582ebc18c70@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:1:1:2:2: VARREF 0x5582ebea1fb0 <e33187#> {f36} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x5582ebd1a0b0 <e33206#> {f36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1:2:1: CONST 0x5582ebd19de0 <e33200#> {f36} @dt=0x5582ebc18c70@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:1:1:2:2: VARREF 0x5582ebea20d0 <e33201#> {f36} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: EQ 0x5582ebd1a790 <e33220#> {f36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x5582ebd1a4c0 <e33214#> {f36} @dt=0x5582ebc18c70@(G/w6)  6'h1b
    1:2:2:1:2:2:1:1:1:2:2: VARREF 0x5582ebea21f0 <e33215#> {f36} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd1ae70 <e33234#> {f36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x5582ebd1aba0 <e33228#> {f36} @dt=0x5582ebc18c70@(G/w6)  6'h13
    1:2:2:1:2:2:1:1:2:2: VARREF 0x5582ebea2310 <e33229#> {f36} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea2430 <e30005> {f36} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: CASE 0x5582ebd1b2d0 <e5940> {f37}
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea2550 <e30007> {f37} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2: CASEITEM 0x5582ebd1c060 <e5874> {f38}
    1:2:2:1:2:2:1:2:1: CONST 0x5582ebd1b4d0 <e30008> {f38} @dt=0x5582ebc18c70@(G/w6)  6'h11
    1:2:2:1:2:2:1:2:2: BEGIN 0x5582ebd1b820 <e5863> {f38} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x5582ebd1be30 <e30011> {f39} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x5582ebd1bb60 <e30009> {f39} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x5582ebea2670 <e30010> {f39} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x5582ebd1cd50 <e5893> {f41}
    1:2:2:1:2:2:1:2:1: CONST 0x5582ebd1c120 <e30012> {f41} @dt=0x5582ebc18c70@(G/w6)  6'h13
    1:2:2:1:2:2:1:2:2: BEGIN 0x5582ebd1c470 <e5881> {f41} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x5582ebd1cb20 <e30015> {f42} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x5582ebd1c850 <e30013> {f42} @dt=0x5582ebc18c70@(G/w6)  6'h3e
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x5582ebea2790 <e30014> {f42} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x5582ebd1da40 <e5912> {f44}
    1:2:2:1:2:2:1:2:1: CONST 0x5582ebd1ce10 <e30016> {f44} @dt=0x5582ebc18c70@(G/w6)  6'h10
    1:2:2:1:2:2:1:2:2: BEGIN 0x5582ebd1d160 <e5900> {f44} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x5582ebd1d810 <e30019> {f45} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x5582ebd1d540 <e30017> {f45} @dt=0x5582ebc18c70@(G/w6)  6'h3e
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x5582ebea28b0 <e30018> {f45} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x5582ebd1e690 <e5931> {f47}
    1:2:2:1:2:2:1:2:1: CONST 0x5582ebd1db00 <e30020> {f47} @dt=0x5582ebc18c70@(G/w6)  6'h12
    1:2:2:1:2:2:1:2:2: BEGIN 0x5582ebd1de50 <e5919> {f47} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x5582ebd1e550 <e30023> {f48} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x5582ebd1e280 <e30021> {f48} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x5582ebea29d0 <e30022> {f48} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x5582ebd1edb0 <e5939> {f50}
    1:2:2:1:2:2:1:2:2: BEGIN 0x5582ebd1e810 <e5932> {f50} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x5582ebd1ec70 <e30026> {f51} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:2:2:1:1: VARREF 0x5582ebea2af0 <e30024> {f51} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x5582ebea2c10 <e30025> {f51} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd1fda0 <e30035> {f54} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: OR 0x5582ebf43b20 <e33255#> {f54} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1: EQ 0x5582ebd1f5c0 <e33251#> {f54} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1: CONST 0x5582ebd1f2f0 <e33242#> {f54} @dt=0x5582ebc18c70@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:1:2: VARREF 0x5582ebea2d30 <e33243#> {f54} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd1fbe0 <e33252#> {f54} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x5582ebd1f910 <e33246#> {f54} @dt=0x5582ebc18c70@(G/w6)  6'h9
    1:2:2:1:2:2:1:1:2:2: VARREF 0x5582ebea2e50 <e33247#> {f54} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea2f70 <e30034> {f54} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd203c0 <e30038> {f55} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefe440 <e30036> {f55} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3090 <e30037> {f55} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd21360 <e30047> {f56} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: OR 0x5582ebf43be0 <e33273#> {f56} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1: EQ 0x5582ebd20b80 <e33269#> {f56} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1: CONST 0x5582ebd208b0 <e33260#> {f56} @dt=0x5582ebc18c70@(G/w6)  6'h10
    1:2:2:1:2:2:1:1:1:2: VARREF 0x5582ebea31b0 <e33261#> {f56} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd211a0 <e33270#> {f56} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x5582ebd20ed0 <e33264#> {f56} @dt=0x5582ebc18c70@(G/w6)  6'h12
    1:2:2:1:2:2:1:1:2:2: VARREF 0x5582ebea32d0 <e33265#> {f56} @dt=0x5582ebc18c70@(G/w6)  funct [RV] <- VAR 0x5582ebd11330 <e29902> {f21} @dt=0x5582ebc18c70@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea33f0 <e30046> {f56} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd267b0 <e6169> {f59}
    1:2:2:1:2:1: CONST 0x5582ebd21650 <e30048> {f59} @dt=0x5582ebc18c70@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x5582ebd219a0 <e6021> {f59} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd229d0 <e30057> {f60} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: OR 0x5582ebf43ca0 <e33291#> {f60} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1: EQ 0x5582ebd221f0 <e33287#> {f60} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1: CONST 0x5582ebd21f20 <e33278#> {f60} @dt=0x5582ebc208f0@(G/w5)  5'h11
    1:2:2:1:2:2:1:1:1:2: VARREF 0x5582ebea3510 <e33279#> {f60} @dt=0x5582ebc208f0@(G/w5)  rt [RV] <- VAR 0x5582ebd10210 <e29901> {f20} @dt=0x5582ebc208f0@(G/w5)  rt VAR
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd22810 <e33288#> {f60} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x5582ebd22540 <e33282#> {f60} @dt=0x5582ebc208f0@(G/w5)  5'h10
    1:2:2:1:2:2:1:1:2:2: VARREF 0x5582ebea3630 <e33283#> {f60} @dt=0x5582ebc208f0@(G/w5)  rt [RV] <- VAR 0x5582ebd10210 <e29901> {f20} @dt=0x5582ebc208f0@(G/w5)  rt VAR
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3750 <e30056> {f60} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd23030 <e30060> {f61} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefeaf0 <e30058> {f61} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3870 <e30059> {f61} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd23650 <e30063> {f62} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefee20 <e30061> {f62} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3990 <e30062> {f62} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd23c70 <e30066> {f63} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd239a0 <e30064> {f63} @dt=0x5582ebc161d0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3ab0 <e30065> {f63} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd24230 <e30069> {f64} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd23fe0 <e30067> {f64} @dt=0x5582ebc161d0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3bd0 <e30068> {f64} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd246d0 <e30072> {f65} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebeff150 <e30070> {f65} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3cf0 <e30071> {f65} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd24b70 <e30075> {f66} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebeff480 <e30073> {f66} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3e10 <e30074> {f66} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd24eb0 <e30078> {f67} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea3f30 <e30076> {f67} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4050 <e30077> {f67} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd25450 <e30081> {f68} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd251c0 <e30079> {f68} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4170 <e30080> {f68} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd25a40 <e30084> {f69} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebeff7b0 <e30082> {f69} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4290 <e30083> {f69} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd25fe0 <e30087> {f70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebeffae0 <e30085> {f70} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea43b0 <e30086> {f70} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd26580 <e30090> {f71} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebeffe10 <e30088> {f71} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea44d0 <e30089> {f71} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd2b1f0 <e6304> {f75}
    1:2:2:1:2:1: CONST 0x5582ebd26870 <e30091> {f75} @dt=0x5582ebc18c70@(G/w6)  6'h2
    1:2:2:1:2:2: BEGIN 0x5582ebd26b80 <e6176> {f75} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd271b0 <e30094> {f76} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf00140 <e30092> {f76} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea45f0 <e30093> {f76} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd27750 <e30097> {f77} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf00470 <e30095> {f77} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4710 <e30096> {f77} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd27cf0 <e30100> {f78} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf007a0 <e30098> {f78} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4830 <e30099> {f78} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd28290 <e30103> {f79} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd28000 <e30101> {f79} @dt=0x5582ebc161d0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4950 <e30102> {f79} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd28830 <e30106> {f80} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd285a0 <e30104> {f80} @dt=0x5582ebc161d0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4a70 <e30105> {f80} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd28dd0 <e30109> {f81} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf00ad0 <e30107> {f81} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4b90 <e30108> {f81} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd29370 <e30112> {f82} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf00e00 <e30110> {f82} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4cb0 <e30111> {f82} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd296f0 <e30115> {f83} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea4dd0 <e30113> {f83} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4ef0 <e30114> {f83} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd29d10 <e30118> {f84} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd29a40 <e30116> {f84} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5010 <e30117> {f84} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2a380 <e30121> {f85} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf01130 <e30119> {f85} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5130 <e30120> {f85} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2a9a0 <e30124> {f86} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf01460 <e30122> {f86} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5250 <e30123> {f86} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2afc0 <e30127> {f87} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf01790 <e30125> {f87} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5370 <e30126> {f87} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd30280 <e6439> {f89}
    1:2:2:1:2:1: CONST 0x5582ebd2b2b0 <e30128> {f89} @dt=0x5582ebc18c70@(G/w6)  6'h3
    1:2:2:1:2:2: BEGIN 0x5582ebd2b600 <e6311> {f89} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2bcb0 <e30131> {f90} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf01ac0 <e30129> {f90} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5490 <e30130> {f90} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2c310 <e30134> {f91} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf01df0 <e30132> {f91} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea55b0 <e30133> {f91} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2c930 <e30137> {f92} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf02120 <e30135> {f92} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea56d0 <e30136> {f92} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2cf50 <e30140> {f93} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd2cc80 <e30138> {f93} @dt=0x5582ebc161d0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea57f0 <e30139> {f93} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2d5b0 <e30143> {f94} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd2d2e0 <e30141> {f94} @dt=0x5582ebc161d0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5910 <e30142> {f94} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2dbd0 <e30146> {f95} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf02450 <e30144> {f95} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5a30 <e30145> {f95} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2e230 <e30149> {f96} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf02780 <e30147> {f96} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5b50 <e30148> {f96} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2e680 <e30152> {f97} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea5c70 <e30150> {f97} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5d90 <e30151> {f97} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2ecb0 <e30155> {f98} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd2e9e0 <e30153> {f98} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5eb0 <e30154> {f98} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2f3b0 <e30158> {f99} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf02ab0 <e30156> {f99} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5fd0 <e30157> {f99} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2fa00 <e30161> {f100} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf02de0 <e30159> {f100} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea60f0 <e30160> {f100} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd30050 <e30164> {f101} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf03110 <e30162> {f101} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6210 <e30163> {f101} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd35490 <e6574> {f103}
    1:2:2:1:2:1: CONST 0x5582ebd30340 <e30165> {f103} @dt=0x5582ebc18c70@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x5582ebd30690 <e6446> {f103} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd30d70 <e30168> {f104} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf03440 <e30166> {f104} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6330 <e30167> {f104} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd31400 <e30171> {f105} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf03770 <e30169> {f105} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6450 <e30170> {f105} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd31a50 <e30174> {f106} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf03aa0 <e30172> {f106} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6570 <e30173> {f106} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd320a0 <e30177> {f107} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf03dd0 <e30175> {f107} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6690 <e30176> {f107} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd32730 <e30180> {f108} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf04100 <e30178> {f108} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea67b0 <e30179> {f108} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd32d80 <e30183> {f109} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf04430 <e30181> {f109} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea68d0 <e30182> {f109} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd33410 <e30186> {f110} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf04760 <e30184> {f110} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea69f0 <e30185> {f110} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd33890 <e30189> {f111} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea6b10 <e30187> {f111} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6c30 <e30188> {f111} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd33ec0 <e30192> {f112} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd33bf0 <e30190> {f112} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6d50 <e30191> {f112} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd345c0 <e30195> {f113} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf04a90 <e30193> {f113} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6e70 <e30194> {f113} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd34c10 <e30198> {f114} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf04dc0 <e30196> {f114} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6f90 <e30197> {f114} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd35260 <e30201> {f115} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf050f0 <e30199> {f115} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea70b0 <e30200> {f115} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd3a6a0 <e6709> {f118}
    1:2:2:1:2:1: CONST 0x5582ebd35550 <e30202> {f118} @dt=0x5582ebc18c70@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x5582ebd358a0 <e6581> {f118} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd35f80 <e30205> {f119} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf05420 <e30203> {f119} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea71d0 <e30204> {f119} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd36610 <e30208> {f120} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf05750 <e30206> {f120} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea72f0 <e30207> {f120} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd36c60 <e30211> {f121} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf05a80 <e30209> {f121} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7410 <e30210> {f121} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd372b0 <e30214> {f122} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf05db0 <e30212> {f122} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7530 <e30213> {f122} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd37940 <e30217> {f123} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf060e0 <e30215> {f123} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7650 <e30216> {f123} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd37f90 <e30220> {f124} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf06410 <e30218> {f124} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7770 <e30219> {f124} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd38620 <e30223> {f125} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf06740 <e30221> {f125} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7890 <e30222> {f125} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd38aa0 <e30226> {f126} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea79b0 <e30224> {f126} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7ad0 <e30225> {f126} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd390d0 <e30229> {f127} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd38e00 <e30227> {f127} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7bf0 <e30228> {f127} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd397d0 <e30232> {f128} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf06a70 <e30230> {f128} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7d10 <e30231> {f128} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd39e20 <e30235> {f129} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf06da0 <e30233> {f129} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7e30 <e30234> {f129} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3a470 <e30238> {f130} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf070d0 <e30236> {f130} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7f50 <e30237> {f130} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd3f8b0 <e6844> {f134}
    1:2:2:1:2:1: CONST 0x5582ebd3a760 <e30239> {f134} @dt=0x5582ebc18c70@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x5582ebd3aab0 <e6716> {f134} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3b190 <e30242> {f135} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf07400 <e30240> {f135} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8070 <e30241> {f135} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3b820 <e30245> {f136} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf07730 <e30243> {f136} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8190 <e30244> {f136} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3be70 <e30248> {f137} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf07a60 <e30246> {f137} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea82b0 <e30247> {f137} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3c4c0 <e30251> {f138} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf07d90 <e30249> {f138} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea83d0 <e30250> {f138} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3cb50 <e30254> {f139} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf080c0 <e30252> {f139} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea84f0 <e30253> {f139} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3d1a0 <e30257> {f140} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf083f0 <e30255> {f140} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8610 <e30256> {f140} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3d830 <e30260> {f141} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf08720 <e30258> {f141} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8730 <e30259> {f141} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3dcb0 <e30263> {f142} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea8850 <e30261> {f142} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8970 <e30262> {f142} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3e2e0 <e30266> {f143} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd3e010 <e30264> {f143} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8a90 <e30265> {f143} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3e9e0 <e30269> {f144} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf08a50 <e30267> {f144} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8bb0 <e30268> {f144} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3f030 <e30272> {f145} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf08d80 <e30270> {f145} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8cd0 <e30271> {f145} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3f680 <e30275> {f146} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf090b0 <e30273> {f146} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8df0 <e30274> {f146} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd44ac0 <e6979> {f148}
    1:2:2:1:2:1: CONST 0x5582ebd3f970 <e30276> {f148} @dt=0x5582ebc18c70@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x5582ebd3fcc0 <e6851> {f148} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd403a0 <e30279> {f149} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf093e0 <e30277> {f149} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8f10 <e30278> {f149} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd40a30 <e30282> {f150} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf09710 <e30280> {f150} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9030 <e30281> {f150} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd41080 <e30285> {f151} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf09a40 <e30283> {f151} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9150 <e30284> {f151} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd416d0 <e30288> {f152} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf09d70 <e30286> {f152} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9270 <e30287> {f152} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd41d60 <e30291> {f153} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0a0a0 <e30289> {f153} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9390 <e30290> {f153} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd423b0 <e30294> {f154} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0a3d0 <e30292> {f154} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea94b0 <e30293> {f154} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd42a40 <e30297> {f155} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0a700 <e30295> {f155} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea95d0 <e30296> {f155} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd42ec0 <e30300> {f156} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea96f0 <e30298> {f156} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9810 <e30299> {f156} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd434f0 <e30303> {f157} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd43220 <e30301> {f157} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9930 <e30302> {f157} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd43bf0 <e30306> {f158} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0aa30 <e30304> {f158} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9a50 <e30305> {f158} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd44240 <e30309> {f159} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0ad60 <e30307> {f159} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9b70 <e30308> {f159} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd44890 <e30312> {f160} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0b090 <e30310> {f160} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9c90 <e30311> {f160} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd49cd0 <e7114> {f163}
    1:2:2:1:2:1: CONST 0x5582ebd44b80 <e30313> {f163} @dt=0x5582ebc18c70@(G/w6)  6'h8
    1:2:2:1:2:2: BEGIN 0x5582ebd44ed0 <e6986> {f163} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd455b0 <e30316> {f164} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0b3c0 <e30314> {f164} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9db0 <e30315> {f164} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd45c40 <e30319> {f165} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0b6f0 <e30317> {f165} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9ed0 <e30318> {f165} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd46290 <e30322> {f166} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0ba20 <e30320> {f166} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9ff0 <e30321> {f166} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd468e0 <e30325> {f167} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0bd50 <e30323> {f167} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa110 <e30324> {f167} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd46f70 <e30328> {f168} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0c080 <e30326> {f168} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa230 <e30327> {f168} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd475c0 <e30331> {f169} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0c3b0 <e30329> {f169} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa350 <e30330> {f169} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd47c50 <e30334> {f170} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0c6e0 <e30332> {f170} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa470 <e30333> {f170} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd480d0 <e30337> {f171} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeaa590 <e30335> {f171} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa6b0 <e30336> {f171} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd48700 <e30340> {f172} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd48430 <e30338> {f172} @dt=0x5582ebc18c70@(G/w6)  6'h20
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa7d0 <e30339> {f172} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd48e00 <e30343> {f173} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0ca10 <e30341> {f173} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa8f0 <e30342> {f173} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd49450 <e30346> {f174} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0cd40 <e30344> {f174} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaaa10 <e30345> {f174} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd49aa0 <e30349> {f175} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0d070 <e30347> {f175} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaab30 <e30348> {f175} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd4eee0 <e7249> {f178}
    1:2:2:1:2:1: CONST 0x5582ebd49d90 <e30350> {f178} @dt=0x5582ebc18c70@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x5582ebd4a0e0 <e7121> {f178} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4a7c0 <e30353> {f179} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0d3a0 <e30351> {f179} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaac50 <e30352> {f179} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4ae50 <e30356> {f180} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0d6d0 <e30354> {f180} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaad70 <e30355> {f180} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4b4a0 <e30359> {f181} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0da00 <e30357> {f181} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaae90 <e30358> {f181} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4baf0 <e30362> {f182} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0dd30 <e30360> {f182} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaafb0 <e30361> {f182} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4c180 <e30365> {f183} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0e060 <e30363> {f183} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab0d0 <e30364> {f183} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4c7d0 <e30368> {f184} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0e390 <e30366> {f184} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab1f0 <e30367> {f184} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4ce60 <e30371> {f185} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0e6c0 <e30369> {f185} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab310 <e30370> {f185} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4d2e0 <e30374> {f186} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeab430 <e30372> {f186} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab550 <e30373> {f186} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4d910 <e30377> {f187} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd4d640 <e30375> {f187} @dt=0x5582ebc18c70@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab670 <e30376> {f187} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4e010 <e30380> {f188} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0e9f0 <e30378> {f188} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab790 <e30379> {f188} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4e660 <e30383> {f189} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0ed20 <e30381> {f189} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab8b0 <e30382> {f189} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4ecb0 <e30386> {f190} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0f050 <e30384> {f190} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab9d0 <e30385> {f190} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd541a0 <e7384> {f193}
    1:2:2:1:2:1: CONST 0x5582ebd4efa0 <e30387> {f193} @dt=0x5582ebc18c70@(G/w6)  6'ha
    1:2:2:1:2:2: BEGIN 0x5582ebd4f2f0 <e7256> {f193} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4f9d0 <e30390> {f194} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0f380 <e30388> {f194} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeabaf0 <e30389> {f194} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd50060 <e30393> {f195} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0fec0 <e30391> {f195} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeabc10 <e30392> {f195} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd506b0 <e30396> {f196} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf101f0 <e30394> {f196} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeabd30 <e30395> {f196} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd50d00 <e30399> {f197} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf10520 <e30397> {f197} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeabe50 <e30398> {f197} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd51390 <e30402> {f198} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf10850 <e30400> {f198} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeabf70 <e30401> {f198} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd519e0 <e30405> {f199} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf10b80 <e30403> {f199} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeac090 <e30404> {f199} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd52070 <e30408> {f200} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf10eb0 <e30406> {f200} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeac1b0 <e30407> {f200} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd524f0 <e30411> {f201} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeac2d0 <e30409> {f201} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeac3f0 <e30410> {f201} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd52b20 <e30414> {f202} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd52850 <e30412> {f202} @dt=0x5582ebc18c70@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeac510 <e30413> {f202} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd53220 <e30417> {f203} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf111e0 <e30415> {f203} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeac630 <e30416> {f203} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd53870 <e30420> {f204} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf11510 <e30418> {f204} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe99f20 <e30419> {f204} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd53ec0 <e30423> {f205} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf11840 <e30421> {f205} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a040 <e30422> {f205} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd59380 <e7519> {f222}
    1:2:2:1:2:1: CONST 0x5582ebd54260 <e30424> {f222} @dt=0x5582ebc18c70@(G/w6)  6'hc
    1:2:2:1:2:2: BEGIN 0x5582ebd545b0 <e7391> {f222} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd54c60 <e30427> {f223} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf11b70 <e30425> {f223} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a160 <e30426> {f223} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd552f0 <e30430> {f224} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf11ea0 <e30428> {f224} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a280 <e30429> {f224} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd55940 <e30433> {f225} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf121d0 <e30431> {f225} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a3c0 <e30432> {f225} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd55f90 <e30436> {f226} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf12500 <e30434> {f226} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a4e0 <e30435> {f226} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd56620 <e30439> {f227} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf12830 <e30437> {f227} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a600 <e30438> {f227} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd56c70 <e30442> {f228} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf12b60 <e30440> {f228} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a740 <e30441> {f228} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd57300 <e30445> {f229} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf12e90 <e30443> {f229} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a860 <e30444> {f229} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd57780 <e30448> {f230} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebe9a9a0 <e30446> {f230} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9aae0 <e30447> {f230} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd57db0 <e30451> {f231} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd57ae0 <e30449> {f231} @dt=0x5582ebc18c70@(G/w6)  6'h24
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9ac20 <e30450> {f231} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd584b0 <e30454> {f232} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf131c0 <e30452> {f232} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9ad40 <e30453> {f232} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd58b00 <e30457> {f233} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf134f0 <e30455> {f233} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeae760 <e30456> {f233} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd59150 <e30460> {f234} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf13820 <e30458> {f234} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeae880 <e30459> {f234} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd5e590 <e7654> {f236}
    1:2:2:1:2:1: CONST 0x5582ebd59440 <e30461> {f236} @dt=0x5582ebc18c70@(G/w6)  6'hd
    1:2:2:1:2:2: BEGIN 0x5582ebd59790 <e7526> {f236} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd59e70 <e30464> {f237} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf13b50 <e30462> {f237} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeae9a0 <e30463> {f237} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5a500 <e30467> {f238} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf13e80 <e30465> {f238} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaeac0 <e30466> {f238} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5ab50 <e30470> {f239} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf141b0 <e30468> {f239} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaebe0 <e30469> {f239} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5b1a0 <e30473> {f240} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf144e0 <e30471> {f240} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaed00 <e30472> {f240} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5b830 <e30476> {f241} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf14810 <e30474> {f241} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaee20 <e30475> {f241} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5be80 <e30479> {f242} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf14b40 <e30477> {f242} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaef40 <e30478> {f242} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5c510 <e30482> {f243} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf14e70 <e30480> {f243} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf060 <e30481> {f243} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5c990 <e30485> {f244} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeaf180 <e30483> {f244} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf2a0 <e30484> {f244} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5cfc0 <e30488> {f245} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd5ccf0 <e30486> {f245} @dt=0x5582ebc18c70@(G/w6)  6'h25
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf3c0 <e30487> {f245} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5d6c0 <e30491> {f246} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf151a0 <e30489> {f246} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf4e0 <e30490> {f246} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5dd10 <e30494> {f247} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf154d0 <e30492> {f247} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf600 <e30493> {f247} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5e360 <e30497> {f248} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf15800 <e30495> {f248} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf720 <e30496> {f248} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd637a0 <e7789> {f250}
    1:2:2:1:2:1: CONST 0x5582ebd5e650 <e30498> {f250} @dt=0x5582ebc18c70@(G/w6)  6'he
    1:2:2:1:2:2: BEGIN 0x5582ebd5e9a0 <e7661> {f250} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5f080 <e30501> {f251} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf15b30 <e30499> {f251} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf840 <e30500> {f251} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5f710 <e30504> {f252} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf15e60 <e30502> {f252} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf960 <e30503> {f252} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5fd60 <e30507> {f253} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf16190 <e30505> {f253} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeafa80 <e30506> {f253} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd603b0 <e30510> {f254} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf164c0 <e30508> {f254} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeafba0 <e30509> {f254} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd60a40 <e30513> {f255} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf167f0 <e30511> {f255} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeafcc0 <e30512> {f255} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd61090 <e30516> {f256} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf16b20 <e30514> {f256} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeafde0 <e30515> {f256} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd61720 <e30519> {f257} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf16e50 <e30517> {f257} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaff00 <e30518> {f257} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd61ba0 <e30522> {f258} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb0020 <e30520> {f258} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0140 <e30521> {f258} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd621d0 <e30525> {f259} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd61f00 <e30523> {f259} @dt=0x5582ebc18c70@(G/w6)  6'h26
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0260 <e30524> {f259} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd628d0 <e30528> {f260} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf17180 <e30526> {f260} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0380 <e30527> {f260} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd62f20 <e30531> {f261} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf174b0 <e30529> {f261} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb04a0 <e30530> {f261} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd63570 <e30534> {f262} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf177e0 <e30532> {f262} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb05c0 <e30533> {f262} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd68a60 <e7924> {f264}
    1:2:2:1:2:1: CONST 0x5582ebd63860 <e30535> {f264} @dt=0x5582ebc18c70@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x5582ebd63bb0 <e7796> {f264} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd64290 <e30538> {f265} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf17b10 <e30536> {f265} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb06e0 <e30537> {f265} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd64920 <e30541> {f266} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf17e40 <e30539> {f266} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0800 <e30540> {f266} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd64f70 <e30544> {f267} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf18170 <e30542> {f267} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0920 <e30543> {f267} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd655c0 <e30547> {f268} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf184a0 <e30545> {f268} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0a40 <e30546> {f268} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd65c50 <e30550> {f269} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf187d0 <e30548> {f269} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0b60 <e30549> {f269} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd662a0 <e30553> {f270} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf18b00 <e30551> {f270} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0c80 <e30552> {f270} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd66930 <e30556> {f271} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf18e30 <e30554> {f271} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0da0 <e30555> {f271} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd66db0 <e30559> {f272} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb0ec0 <e30557> {f272} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0fe0 <e30558> {f272} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd673e0 <e30562> {f273} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd67110 <e30560> {f273} @dt=0x5582ebc18c70@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1100 <e30561> {f273} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd67ae0 <e30565> {f274} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf19160 <e30563> {f274} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1220 <e30564> {f274} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd68130 <e30568> {f275} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf19490 <e30566> {f275} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1340 <e30567> {f275} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd68780 <e30571> {f276} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf197c0 <e30569> {f276} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1460 <e30570> {f276} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd6d150 <e8037> {f283}
    1:2:2:1:2:1: CONST 0x5582ebd68b20 <e30572> {f283} @dt=0x5582ebc18c70@(G/w6)  6'h23
    1:2:2:1:2:2: BEGIN 0x5582ebd68e70 <e7931> {f283} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd69730 <e30575> {f284} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf19af0 <e30573> {f284} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1580 <e30574> {f284} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd69dc0 <e30578> {f285} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf19e20 <e30576> {f285} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb16a0 <e30577> {f285} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6a410 <e30581> {f286} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1a150 <e30579> {f286} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb17c0 <e30580> {f286} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6aa60 <e30584> {f287} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1a480 <e30582> {f287} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb18e0 <e30583> {f287} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6b0f0 <e30587> {f288} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1a7b0 <e30585> {f288} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1a00 <e30586> {f288} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6b740 <e30590> {f289} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1aae0 <e30588> {f289} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1b20 <e30589> {f289} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6bdd0 <e30593> {f290} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1ae10 <e30591> {f290} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1c40 <e30592> {f290} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6c250 <e30596> {f291} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb1d60 <e30594> {f291} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1e80 <e30595> {f291} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6c880 <e30599> {f292} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd6c5b0 <e30597> {f292} @dt=0x5582ebc18c70@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1fa0 <e30598> {f292} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6cf80 <e30602> {f293} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1b140 <e30600> {f293} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb20c0 <e30601> {f293} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd71f40 <e8172> {f301}
    1:2:2:1:2:1: CONST 0x5582ebd6d210 <e30603> {f301} @dt=0x5582ebc18c70@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x5582ebd6d4e0 <e8044> {f301} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6db70 <e30606> {f302} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1b470 <e30604> {f302} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb21e0 <e30605> {f302} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6e1d0 <e30609> {f303} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1b7a0 <e30607> {f303} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2300 <e30608> {f303} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6e7f0 <e30612> {f304} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1bad0 <e30610> {f304} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2420 <e30611> {f304} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6ee10 <e30615> {f305} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1be00 <e30613> {f305} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2540 <e30614> {f305} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6f470 <e30618> {f306} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1c130 <e30616> {f306} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2660 <e30617> {f306} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6fa90 <e30621> {f307} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1c460 <e30619> {f307} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2780 <e30620> {f307} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd700f0 <e30624> {f308} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1c790 <e30622> {f308} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb28a0 <e30623> {f308} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd70510 <e30627> {f309} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb29c0 <e30625> {f309} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2ae0 <e30626> {f309} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd70b10 <e30630> {f310} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd70840 <e30628> {f310} @dt=0x5582ebc18c70@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2c00 <e30629> {f310} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd71180 <e30633> {f311} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1cac0 <e30631> {f311} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2d20 <e30632> {f311} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd717a0 <e30636> {f312} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1cdf0 <e30634> {f312} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2e40 <e30635> {f312} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd71dc0 <e30639> {f313} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1d120 <e30637> {f313} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2f60 <e30638> {f313} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd76c20 <e8301> {f318}
    1:2:2:1:2:2: BEGIN 0x5582ebd720c0 <e8173> {f318} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd72770 <e30642> {f319} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd724a0 <e30640> {f319} @dt=0x5582ebbe3990@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3080 <e30641> {f319} @dt=0x5582ebbe3990@(G/w1)  register_write [LV] => VAR 0x5582ebd066f0 <e29888> {f5} @dt=0x5582ebbe3990@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd72dd0 <e30645> {f320} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd72b00 <e30643> {f320} @dt=0x5582ebbe3990@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb31a0 <e30644> {f320} @dt=0x5582ebbe3990@(G/w1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e29889> {f6} @dt=0x5582ebbe3990@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd733f0 <e30648> {f321} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd73120 <e30646> {f321} @dt=0x5582ebbe3990@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb32c0 <e30647> {f321} @dt=0x5582ebbe3990@(G/w1)  memory_write [LV] => VAR 0x5582ebd092f0 <e29890> {f7} @dt=0x5582ebbe3990@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd73a10 <e30651> {f322} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd73740 <e30649> {f322} @dt=0x5582ebc161d0@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb33e0 <e30650> {f322} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e29891> {f8} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd74070 <e30654> {f323} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd73da0 <e30652> {f323} @dt=0x5582ebc161d0@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3500 <e30653> {f323} @dt=0x5582ebc161d0@(G/w2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e29892> {f9} @dt=0x5582ebc161d0@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd74690 <e30657> {f324} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd743c0 <e30655> {f324} @dt=0x5582ebbe3990@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3620 <e30656> {f324} @dt=0x5582ebbe3990@(G/w1)  branch [LV] => VAR 0x5582ebd0b410 <e29893> {f10} @dt=0x5582ebbe3990@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd74cf0 <e30660> {f325} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd74a20 <e30658> {f325} @dt=0x5582ebbe3990@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3740 <e30659> {f325} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd75110 <e30663> {f326} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb3860 <e30661> {f326} @dt=0x5582ebbe3990@(G/w1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e29898> {f15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3980 <e30662> {f326} @dt=0x5582ebbe3990@(G/w1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e29897> {f14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd75740 <e30666> {f327} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd75470 <e30664> {f327} @dt=0x5582ebc18c70@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3aa0 <e30665> {f327} @dt=0x5582ebc18c70@(G/w6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e29894> {f11} @dt=0x5582ebc18c70@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd75e40 <e30669> {f328} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd75b70 <e30667> {f328} @dt=0x5582ebbe3990@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3bc0 <e30668> {f328} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e29895> {f12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd76490 <e30672> {f329} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd761c0 <e30670> {f329} @dt=0x5582ebbe3990@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3ce0 <e30671> {f329} @dt=0x5582ebbe3990@(G/w1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e29896> {f13} @dt=0x5582ebbe3990@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd76ae0 <e30675> {f330} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd76810 <e30673> {f330} @dt=0x5582ebbe3990@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3e00 <e30674> {f330} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e29899> {f16} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO OUTPUT PORT
    1: MODULE 0x5582ebd79970 <e14093> {g1}  Comparator  L3
    1:2: VAR 0x5582ebd7aac0 <e30676> {g3} @dt=0x5582ebc18c70@(G/w6)  op INPUT PORT
    1:2: VAR 0x5582ebd7bce0 <e30677> {g4} @dt=0x5582ebc208f0@(G/w5)  rt INPUT PORT
    1:2: VAR 0x5582ebd7cf20 <e30678> {g5} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2: VAR 0x5582ebd7e160 <e30679> {g6} @dt=0x5582ebc08b30@(G/w32)  b INPUT PORT
    1:2: VAR 0x5582ebd7e6a0 <e30680> {g7} @dt=0x5582ebbe3990@(G/w1)  c OUTPUT PORT
    1:2: ALWAYS 0x5582ebd87880 <e8653> {g9} [always_comb]
    1:2:2: BEGIN 0x5582ebd7e920 <e8433> {g9} [UNNAMED]
    1:2:2:1: CASE 0x5582ebd7eca0 <e8435> {g10}
    1:2:2:1:1: VARREF 0x5582ebe9f2b0 <e30681> {g10} @dt=0x5582ebc18c70@(G/w6)  op [RV] <- VAR 0x5582ebd7aac0 <e30676> {g3} @dt=0x5582ebc18c70@(G/w6)  op INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd82d00 <e8542> {g11}
    1:2:2:1:2:1: CONST 0x5582ebd7ee80 <e30682> {g11} @dt=0x5582ebc18c70@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x5582ebd7f1f0 <e8443> {g11} [UNNAMED]
    1:2:2:1:2:2:1: IF 0x5582ebd82b20 <e8540> {g12}
    1:2:2:1:2:2:1:1: OR 0x5582ebf42fc0 <e33056#> {g12} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1: EQ 0x5582ebd7f970 <e33052#> {g12} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1:1: CONST 0x5582ebd7f680 <e33043#> {g12} @dt=0x5582ebc208f0@(G/w5)  5'h1
    1:2:2:1:2:2:1:1:1:2: VARREF 0x5582ebe9f3d0 <e33044#> {g12} @dt=0x5582ebc208f0@(G/w5)  rt [RV] <- VAR 0x5582ebd7bce0 <e30677> {g4} @dt=0x5582ebc208f0@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd7ff90 <e33053#> {g12} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x5582ebd7fca0 <e33047#> {g12} @dt=0x5582ebc208f0@(G/w5)  5'h11
    1:2:2:1:2:2:1:1:2:2: VARREF 0x5582ebe9f4f0 <e33048#> {g12} @dt=0x5582ebc208f0@(G/w5)  rt [RV] <- VAR 0x5582ebd7bce0 <e30677> {g4} @dt=0x5582ebc208f0@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:2: BEGIN 0x5582ebd80190 <e8470> {g12} [UNNAMED]
    1:2:2:1:2:2:1:2:1: ASSIGN 0x5582ebd80db0 <e30703> {g13} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:2:1:1: LTES 0x5582ebf43080 <e33069#> {g13} @dt=0x5582ebf43140@(G/nw1)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x5582ebf32d70 <e33062#> {g13} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:2:1:1:2: VARREF 0x5582ebe9f610 <e33063#> {g13} @dt=0x5582ebf2ddf0@(G/sw32)  a [RV] <- VAR 0x5582ebd7cf20 <e30678> {g5} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:2:1:2: VARREF 0x5582ebe9f730 <e30702> {g13} @dt=0x5582ebbe3990@(G/w1)  c [LV] => VAR 0x5582ebd7e6a0 <e30680> {g7} @dt=0x5582ebbe3990@(G/w1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3: IF 0x5582ebd82a50 <e8538> {g15}
    1:2:2:1:2:2:1:3:1: OR 0x5582ebf43220 <e33087#> {g15} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:3:1:1: EQ 0x5582ebd814d0 <e33083#> {g15} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:3:1:1:1: CONST 0x5582ebd811e0 <e33074#> {g15} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:2:2:1:3:1:1:2: VARREF 0x5582ebe9f850 <e33075#> {g15} @dt=0x5582ebc208f0@(G/w5)  rt [RV] <- VAR 0x5582ebd7bce0 <e30677> {g4} @dt=0x5582ebc208f0@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:2: EQ 0x5582ebd81af0 <e33084#> {g15} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:3:1:2:1: CONST 0x5582ebd81800 <e33078#> {g15} @dt=0x5582ebc208f0@(G/w5)  5'h10
    1:2:2:1:2:2:1:3:1:2:2: VARREF 0x5582ebe9f970 <e33079#> {g15} @dt=0x5582ebc208f0@(G/w5)  rt [RV] <- VAR 0x5582ebd7bce0 <e30677> {g4} @dt=0x5582ebc208f0@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:2: BEGIN 0x5582ebd81cf0 <e8517> {g15} [UNNAMED]
    1:2:2:1:2:2:1:3:2:1: ASSIGN 0x5582ebd82910 <e30724> {g16} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:3:2:1:1: GTS 0x5582ebf432e0 <e33097#> {g16} @dt=0x5582ebf43140@(G/nw1)
    1:2:2:1:2:2:1:3:2:1:1:1: CONST 0x5582ebf32fc0 <e33093#> {g16} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:3:2:1:1:2: VARREF 0x5582ebe9fa90 <e33094#> {g16} @dt=0x5582ebf2ddf0@(G/sw32)  a [RV] <- VAR 0x5582ebd7cf20 <e30678> {g5} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:3:2:1:2: VARREF 0x5582ebe9fbb0 <e30723> {g16} @dt=0x5582ebbe3990@(G/w1)  c [LV] => VAR 0x5582ebd7e6a0 <e30680> {g7} @dt=0x5582ebbe3990@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd83ad0 <e8561> {g19}
    1:2:2:1:2:1: CONST 0x5582ebd82dc0 <e30725> {g19} @dt=0x5582ebc18c70@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x5582ebd83160 <e8549> {g19} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd838c0 <e30730> {g20} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: EQ 0x5582ebd837c0 <e30728> {g20} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebe9fcd0 <e30726> {g20} @dt=0x5582ebc08b30@(G/w32)  a [RV] <- VAR 0x5582ebd7cf20 <e30678> {g5} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebe9fdf0 <e30727> {g20} @dt=0x5582ebc08b30@(G/w32)  b [RV] <- VAR 0x5582ebd7e160 <e30679> {g6} @dt=0x5582ebc08b30@(G/w32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9ff10 <e30729> {g20} @dt=0x5582ebbe3990@(G/w1)  c [LV] => VAR 0x5582ebd7e6a0 <e30680> {g7} @dt=0x5582ebbe3990@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd848a0 <e8580> {g22}
    1:2:2:1:2:1: CONST 0x5582ebd83b90 <e30731> {g22} @dt=0x5582ebc18c70@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x5582ebd83f30 <e8568> {g22} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd84690 <e30736> {g23} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: NEQ 0x5582ebd84590 <e30734> {g23} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebea0030 <e30732> {g23} @dt=0x5582ebc08b30@(G/w32)  a [RV] <- VAR 0x5582ebd7cf20 <e30678> {g5} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebea0150 <e30733> {g23} @dt=0x5582ebc08b30@(G/w32)  b [RV] <- VAR 0x5582ebd7e160 <e30679> {g6} @dt=0x5582ebc08b30@(G/w32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea0270 <e30735> {g23} @dt=0x5582ebbe3990@(G/w1)  c [LV] => VAR 0x5582ebd7e6a0 <e30680> {g7} @dt=0x5582ebbe3990@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd85b60 <e8609> {g25}
    1:2:2:1:2:1: CONST 0x5582ebd84960 <e30737> {g25} @dt=0x5582ebc18c70@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x5582ebd84d00 <e8587> {g25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd85950 <e30751> {g26} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: GTES 0x5582ebf433a0 <e33107#> {g26} @dt=0x5582ebf43140@(G/nw1)
    1:2:2:1:2:2:1:1:1: CONST 0x5582ebf33210 <e33103#> {g26} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebea0390 <e33104#> {g26} @dt=0x5582ebf2ddf0@(G/sw32)  a [RV] <- VAR 0x5582ebd7cf20 <e30678> {g5} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea04b0 <e30750> {g26} @dt=0x5582ebbe3990@(G/w1)  c [LV] => VAR 0x5582ebd7e6a0 <e30680> {g7} @dt=0x5582ebbe3990@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd86d50 <e8638> {g28}
    1:2:2:1:2:1: CONST 0x5582ebd85c20 <e30752> {g28} @dt=0x5582ebc18c70@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x5582ebd85fc0 <e8616> {g28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd86c10 <e30766> {g29} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: LTS 0x5582ebf43460 <e33117#> {g29} @dt=0x5582ebf43140@(G/nw1)
    1:2:2:1:2:2:1:1:1: CONST 0x5582ebf33460 <e33113#> {g29} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebea05d0 <e33114#> {g29} @dt=0x5582ebf2ddf0@(G/sw32)  a [RV] <- VAR 0x5582ebd7cf20 <e30678> {g5} @dt=0x5582ebc08b30@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea06f0 <e30765> {g29} @dt=0x5582ebbe3990@(G/w1)  c [LV] => VAR 0x5582ebd7e6a0 <e30680> {g7} @dt=0x5582ebbe3990@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd87740 <e8651> {g31}
    1:2:2:1:2:2: BEGIN 0x5582ebd86f00 <e8639> {g31} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd87600 <e30769> {g32} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefab20 <e30767> {g32} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea0810 <e30768> {g32} @dt=0x5582ebbe3990@(G/w1)  c [LV] => VAR 0x5582ebd7e6a0 <e30680> {g7} @dt=0x5582ebbe3990@(G/w1)  c OUTPUT PORT
    1: MODULE 0x5582ebd8ee30 <e14094> {h1}  Hazard_Unit  L3
    1:2: VAR 0x5582ebd8f2a0 <e30770> {h2} @dt=0x5582ebbe3990@(G/w1)  branch_decode INPUT PORT
    1:2: VAR 0x5582ebd900f0 <e30771> {h3} @dt=0x5582ebc208f0@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x5582ebd91130 <e30772> {h4} @dt=0x5582ebc208f0@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x5582ebd92370 <e30773> {h5} @dt=0x5582ebc208f0@(G/w5)  Rs_execute INPUT PORT
    1:2: VAR 0x5582ebd935b0 <e30774> {h6} @dt=0x5582ebc208f0@(G/w5)  Rt_execute INPUT PORT
    1:2: VAR 0x5582ebd94850 <e30775> {h7} @dt=0x5582ebc208f0@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x5582ebd94db0 <e30776> {h8} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x5582ebd95310 <e30777> {h9} @dt=0x5582ebbe3990@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x5582ebd965d0 <e30778> {h10} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x5582ebd96b30 <e30779> {h11} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x5582ebd97090 <e30780> {h12} @dt=0x5582ebbe3990@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x5582ebd982f0 <e30781> {h13} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback INPUT PORT
    1:2: VAR 0x5582ebd988c0 <e30782> {h14} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback INPUT PORT
    1:2: VAR 0x5582ebd98ed0 <e30783> {h15} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x5582ebd99520 <e30784> {h16} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x5582ebd99b30 <e30785> {h17} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x5582ebd9a140 <e30786> {h18} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback INPUT PORT
    1:2: VAR 0x5582ebd9a750 <e30787> {h19} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback INPUT PORT
    1:2: VAR 0x5582ebd9ad10 <e30788> {h20} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2: VAR 0x5582ebd9b2b0 <e30789> {h22} @dt=0x5582ebbe3990@(G/w1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x5582ebd9b800 <e30790> {h23} @dt=0x5582ebbe3990@(G/w1)  stall_decode OUTPUT PORT
    1:2: VAR 0x5582ebd9bde0 <e30791> {h24} @dt=0x5582ebbe3990@(G/w1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2: VAR 0x5582ebd9c3f0 <e30792> {h25} @dt=0x5582ebbe3990@(G/w1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2: VAR 0x5582ebd9c9e0 <e30793> {h26} @dt=0x5582ebbe3990@(G/w1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x5582ebd9dcd0 <e30794> {h27} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2: VAR 0x5582ebd9f000 <e30795> {h28} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2: VAR 0x5582ebd9f500 <e30796> {h31} @dt=0x5582ebbe3990@(G/w1)  lwstall VAR
    1:2: VAR 0x5582ebd9f930 <e30797> {h32} @dt=0x5582ebbe3990@(G/w1)  branchstall VAR
    1:2: ALWAYS 0x5582ebdb1cb0 <e9519> {h34} [always_comb]
    1:2:2: BEGIN 0x5582ebd9fbe0 <e9071> {h34} [UNNAMED]
    1:2:2:1: IF 0x5582ebda55a0 <e9196> {h36}
    1:2:2:1:1: AND 0x5582ebf40e70 <e32663#> {h36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: AND 0x5582ebf40db0 <e32659#> {h36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x5582ebda0350 <e32649#> {h36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x5582ebf40b60 <e32643#> {h36} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x5582ebe99740 <e32635#> {h36} @dt=0x5582ebc208f0@(G/w5)  Rs_execute [RV] <- VAR 0x5582ebd92370 <e30773> {h5} @dt=0x5582ebc208f0@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x5582ebda0820 <e32650#> {h36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe99860 <e30811> {h36} @dt=0x5582ebc208f0@(G/w5)  Rs_execute [RV] <- VAR 0x5582ebd92370 <e30773> {h5} @dt=0x5582ebc208f0@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5582ebe99980 <e30812> {h36} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e30778> {h10} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebe99aa0 <e32660#> {h36} @dt=0x5582ebbe3990@(G/w1)  register_write_memory [RV] <- VAR 0x5582ebd97090 <e30780> {h12} @dt=0x5582ebbe3990@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebda0d80 <e9098> {h36} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x5582ebda1430 <e30819> {h37} @dt=0x5582ebc65730@(G/w3)
    1:2:2:1:2:1:1: CONST 0x5582ebda1140 <e30817> {h37} @dt=0x5582ebc65730@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x5582ebe99bc0 <e30818> {h37} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute [LV] => VAR 0x5582ebd9dcd0 <e30794> {h27} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3: IF 0x5582ebda54d0 <e9194> {h38}
    1:2:2:1:3:1: AND 0x5582ebf40f30 <e32673#> {h38} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe99ce0 <e32669#> {h38} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute [RV] <- VAR 0x5582ebd9ad10 <e30788> {h20} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe99e00 <e32670#> {h38} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory [RV] <- VAR 0x5582ebd99b30 <e30785> {h17} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x5582ebda1b80 <e9114> {h38} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x5582ebda2230 <e30825> {h39} @dt=0x5582ebc65730@(G/w3)
    1:2:2:1:3:2:1:1: CONST 0x5582ebda1f40 <e30823> {h39} @dt=0x5582ebc65730@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x5582ebbe6570 <e30824> {h39} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute [LV] => VAR 0x5582ebd9dcd0 <e30794> {h27} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x5582ebda5400 <e9192> {h40}
    1:2:2:1:3:3:1: AND 0x5582ebf41300 <e32712#> {h40} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:3:1:1: AND 0x5582ebf41240 <e32708#> {h40} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:3:1:1:1: NEQ 0x5582ebda2990 <e32698#> {h40} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:3:1:1:1:1: CONST 0x5582ebf40ff0 <e32692#> {h40} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:3:3:1:1:1:2: VARREF 0x5582ebbe6690 <e32684#> {h40} @dt=0x5582ebc208f0@(G/w5)  Rs_execute [RV] <- VAR 0x5582ebd92370 <e30773> {h5} @dt=0x5582ebc208f0@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:2: EQ 0x5582ebda2eb0 <e32699#> {h40} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x5582ebbe67b0 <e30839> {h40} @dt=0x5582ebc208f0@(G/w5)  Rs_execute [RV] <- VAR 0x5582ebd92370 <e30773> {h5} @dt=0x5582ebc208f0@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x5582ebbe68d0 <e30840> {h40} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback [RV] <- VAR 0x5582ebd982f0 <e30781> {h13} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x5582ebbe69f0 <e32709#> {h40} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback [RV] <- VAR 0x5582ebd988c0 <e30782> {h14} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x5582ebda3400 <e9151> {h40} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x5582ebda3ab0 <e30847> {h41} @dt=0x5582ebc65730@(G/w3)
    1:2:2:1:3:3:2:1:1: CONST 0x5582ebda37c0 <e30845> {h41} @dt=0x5582ebc65730@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x5582ebbe6b10 <e30846> {h41} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute [LV] => VAR 0x5582ebd9dcd0 <e30794> {h27} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x5582ebda5330 <e9190> {h42}
    1:2:2:1:3:3:3:1: AND 0x5582ebf413c0 <e32722#> {h42} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:3:3:1:1: VARREF 0x5582ebbe6c30 <e32718#> {h42} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute [RV] <- VAR 0x5582ebd9ad10 <e30788> {h20} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x5582ebe9af30 <e32719#> {h42} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback [RV] <- VAR 0x5582ebd9a140 <e30786> {h18} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x5582ebda4200 <e9168> {h42} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x5582ebda48b0 <e30853> {h43} @dt=0x5582ebc65730@(G/w3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x5582ebda45c0 <e30851> {h43} @dt=0x5582ebc65730@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x5582ebe9b050 <e30852> {h43} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute [LV] => VAR 0x5582ebd9dcd0 <e30794> {h27} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x5582ebda4b00 <e9179> {h44} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x5582ebda51b0 <e30856> {h45} @dt=0x5582ebc65730@(G/w3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x5582ebda4ec0 <e30854> {h45} @dt=0x5582ebc65730@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x5582ebe9b170 <e30855> {h45} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute [LV] => VAR 0x5582ebd9dcd0 <e30794> {h27} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1: IF 0x5582ebdaafd0 <e9325> {h48}
    1:2:2:1:1: AND 0x5582ebf41790 <e32761#> {h48} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: AND 0x5582ebf416d0 <e32757#> {h48} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x5582ebda5c50 <e32747#> {h48} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x5582ebf41480 <e32741#> {h48} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x5582ebe9b290 <e32733#> {h48} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e30774> {h6} @dt=0x5582ebc208f0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x5582ebda6120 <e32748#> {h48} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe9b3b0 <e30870> {h48} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e30774> {h6} @dt=0x5582ebc208f0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5582ebe9b4d0 <e30871> {h48} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e30778> {h10} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebe9b5f0 <e32758#> {h48} @dt=0x5582ebbe3990@(G/w1)  register_write_memory [RV] <- VAR 0x5582ebd97090 <e30780> {h12} @dt=0x5582ebbe3990@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebda66d0 <e9224> {h48} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x5582ebda6d80 <e30878> {h49} @dt=0x5582ebc65730@(G/w3)
    1:2:2:1:2:1:1: CONST 0x5582ebda6a90 <e30876> {h49} @dt=0x5582ebc65730@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x5582ebe9b710 <e30877> {h49} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute [LV] => VAR 0x5582ebd9f000 <e30795> {h28} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3: IF 0x5582ebdaaf00 <e9321> {h50}
    1:2:2:1:3:1: AND 0x5582ebf41850 <e32771#> {h50} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe9b830 <e32767#> {h50} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute [RV] <- VAR 0x5582ebd9ad10 <e30788> {h20} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe9b950 <e32768#> {h50} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory [RV] <- VAR 0x5582ebd99520 <e30784> {h16} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x5582ebda7520 <e9241> {h50} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x5582ebda7bd0 <e30884> {h51} @dt=0x5582ebc65730@(G/w3)
    1:2:2:1:3:2:1:1: CONST 0x5582ebda78e0 <e30882> {h51} @dt=0x5582ebc65730@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x5582ebe9ba70 <e30883> {h51} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute [LV] => VAR 0x5582ebd9f000 <e30795> {h28} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x5582ebdaae30 <e9319> {h52}
    1:2:2:1:3:3:1: AND 0x5582ebf41c20 <e32810#> {h52} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:3:1:1: AND 0x5582ebf41b60 <e32806#> {h52} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:3:1:1:1: NEQ 0x5582ebda82d0 <e32796#> {h52} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:3:1:1:1:1: CONST 0x5582ebf41910 <e32790#> {h52} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:3:3:1:1:1:2: VARREF 0x5582ebe9bb90 <e32782#> {h52} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e30774> {h6} @dt=0x5582ebc208f0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:2: EQ 0x5582ebda87f0 <e32797#> {h52} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x5582ebe9bcb0 <e30898> {h52} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e30774> {h6} @dt=0x5582ebc208f0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x5582ebe9bdd0 <e30899> {h52} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback [RV] <- VAR 0x5582ebd982f0 <e30781> {h13} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x5582ebe9bef0 <e32807#> {h52} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback [RV] <- VAR 0x5582ebd988c0 <e30782> {h14} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x5582ebda8d90 <e9278> {h52} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x5582ebda9440 <e30906> {h53} @dt=0x5582ebc65730@(G/w3)
    1:2:2:1:3:3:2:1:1: CONST 0x5582ebda9150 <e30904> {h53} @dt=0x5582ebc65730@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x5582ebe9c010 <e30905> {h53} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute [LV] => VAR 0x5582ebd9f000 <e30795> {h28} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x5582ebdaad60 <e9317> {h54}
    1:2:2:1:3:3:3:1: AND 0x5582ebf41ce0 <e32820#> {h54} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:3:3:1:1: VARREF 0x5582ebe9c130 <e32816#> {h54} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute [RV] <- VAR 0x5582ebd9ad10 <e30788> {h20} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x5582ebe9c250 <e32817#> {h54} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback [RV] <- VAR 0x5582ebd9a750 <e30787> {h19} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x5582ebda9be0 <e9295> {h54} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x5582ebdaa290 <e30912> {h55} @dt=0x5582ebc65730@(G/w3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x5582ebda9fa0 <e30910> {h55} @dt=0x5582ebc65730@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x5582ebe9c370 <e30911> {h55} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute [LV] => VAR 0x5582ebd9f000 <e30795> {h28} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x5582ebdaa530 <e9306> {h56} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x5582ebdaabe0 <e30915> {h57} @dt=0x5582ebc65730@(G/w3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x5582ebdaa8f0 <e30913> {h57} @dt=0x5582ebc65730@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x5582ebe9c490 <e30914> {h57} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute [LV] => VAR 0x5582ebd9f000 <e30795> {h28} @dt=0x5582ebc65730@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebdabed0 <e30926> {h62} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1: AND 0x5582ebf41e60 <e32840#> {h62} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: OR 0x5582ebf41da0 <e32836#> {h62} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1: EQ 0x5582ebdab560 <e32826#> {h62} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1:1: VARREF 0x5582ebe9c5b0 <e30916> {h62} @dt=0x5582ebc208f0@(G/w5)  Rs_decode [RV] <- VAR 0x5582ebd900f0 <e30771> {h3} @dt=0x5582ebc208f0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x5582ebe9c6d0 <e30917> {h62} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e30774> {h6} @dt=0x5582ebc208f0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x5582ebdab9c0 <e32827#> {h62} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe9c7f0 <e30919> {h62} @dt=0x5582ebc208f0@(G/w5)  Rt_decode [RV] <- VAR 0x5582ebd91130 <e30772> {h4} @dt=0x5582ebc208f0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5582ebe9c910 <e30920> {h62} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e30774> {h6} @dt=0x5582ebc208f0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebe9ca30 <e32837#> {h62} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute [RV] <- VAR 0x5582ebd94db0 <e30776> {h8} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9cb50 <e30925> {h62} @dt=0x5582ebbe3990@(G/w1)  lwstall [LV] => VAR 0x5582ebd9f500 <e30796> {h31} @dt=0x5582ebbe3990@(G/w1)  lwstall VAR
    1:2:2:1: ASSIGN 0x5582ebdad0e0 <e30947> {h67} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1: AND 0x5582ebf42230 <e32879#> {h67} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: AND 0x5582ebf42170 <e32875#> {h67} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x5582ebdac7c0 <e32865#> {h67} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x5582ebf41f20 <e32859#> {h67} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x5582ebe9cc70 <e32851#> {h67} @dt=0x5582ebc208f0@(G/w5)  Rs_decode [RV] <- VAR 0x5582ebd900f0 <e30771> {h3} @dt=0x5582ebc208f0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2: EQ 0x5582ebdacc90 <e32866#> {h67} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe9cd90 <e30940> {h67} @dt=0x5582ebc208f0@(G/w5)  Rs_decode [RV] <- VAR 0x5582ebd900f0 <e30771> {h3} @dt=0x5582ebc208f0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5582ebe9ceb0 <e30941> {h67} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e30778> {h10} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebe9cfd0 <e32876#> {h67} @dt=0x5582ebbe3990@(G/w1)  register_write_memory [RV] <- VAR 0x5582ebd97090 <e30780> {h12} @dt=0x5582ebbe3990@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9d0f0 <e30946> {h67} @dt=0x5582ebbe3990@(G/w1)  forward_register_file_output_A_decode [LV] => VAR 0x5582ebd9bde0 <e30791> {h24} @dt=0x5582ebbe3990@(G/w1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebdae250 <e30968> {h68} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1: AND 0x5582ebf42600 <e32918#> {h68} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: AND 0x5582ebf42540 <e32914#> {h68} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x5582ebdad930 <e32904#> {h68} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x5582ebf422f0 <e32898#> {h68} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x5582ebe9d210 <e32890#> {h68} @dt=0x5582ebc208f0@(G/w5)  Rt_decode [RV] <- VAR 0x5582ebd91130 <e30772> {h4} @dt=0x5582ebc208f0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2: EQ 0x5582ebdade00 <e32905#> {h68} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe9d330 <e30961> {h68} @dt=0x5582ebc208f0@(G/w5)  Rt_decode [RV] <- VAR 0x5582ebd91130 <e30772> {h4} @dt=0x5582ebc208f0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5582ebe9d450 <e30962> {h68} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e30778> {h10} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebe9d570 <e32915#> {h68} @dt=0x5582ebbe3990@(G/w1)  register_write_memory [RV] <- VAR 0x5582ebd97090 <e30780> {h12} @dt=0x5582ebbe3990@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9d690 <e30967> {h68} @dt=0x5582ebbe3990@(G/w1)  forward_register_file_output_B_decode [LV] => VAR 0x5582ebd9c3f0 <e30792> {h25} @dt=0x5582ebbe3990@(G/w1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebdb0250 <e30993> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1: OR 0x5582ebf42b40 <e32988#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: AND 0x5582ebf42840 <e32984#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1: AND 0x5582ebf426c0 <e32944#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1:1: VARREF 0x5582ebe9d7b0 <e32924#> {h70} @dt=0x5582ebbe3990@(G/w1)  branch_decode [RV] <- VAR 0x5582ebd8f2a0 <e30770> {h2} @dt=0x5582ebbe3990@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x5582ebe9d8d0 <e32925#> {h70} @dt=0x5582ebbe3990@(G/w1)  register_write_execute [RV] <- VAR 0x5582ebd95310 <e30777> {h9} @dt=0x5582ebbe3990@(G/w1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: OR 0x5582ebf42780 <e32945#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:2:1: EQ 0x5582ebdaec70 <e32934#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:2:1:1: VARREF 0x5582ebe9d9f0 <e30972> {h70} @dt=0x5582ebc208f0@(G/w5)  write_register_execute [RV] <- VAR 0x5582ebd94850 <e30775> {h7} @dt=0x5582ebc208f0@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x5582ebe9db10 <e30973> {h70} @dt=0x5582ebc208f0@(G/w5)  Rs_decode [RV] <- VAR 0x5582ebd900f0 <e30771> {h3} @dt=0x5582ebc208f0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x5582ebdaf090 <e32935#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:2:2:1: VARREF 0x5582ebe9dc30 <e30975> {h70} @dt=0x5582ebc208f0@(G/w5)  write_register_execute [RV] <- VAR 0x5582ebd94850 <e30775> {h7} @dt=0x5582ebc208f0@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x5582ebe9dd50 <e30976> {h70} @dt=0x5582ebc208f0@(G/w5)  Rt_decode [RV] <- VAR 0x5582ebd91130 <e30772> {h4} @dt=0x5582ebc208f0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: AND 0x5582ebf42a80 <e32985#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:2:1: AND 0x5582ebf42900 <e32974#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x5582ebe9de70 <e32954#> {h70} @dt=0x5582ebbe3990@(G/w1)  branch_decode [RV] <- VAR 0x5582ebd8f2a0 <e30770> {h2} @dt=0x5582ebbe3990@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x5582ebe9df90 <e32955#> {h70} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory [RV] <- VAR 0x5582ebd96b30 <e30779> {h11} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: OR 0x5582ebf429c0 <e32975#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:2:2:1: EQ 0x5582ebdafaf0 <e32964#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:2:2:1:1: VARREF 0x5582ebe9e0b0 <e30983> {h70} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e30778> {h10} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x5582ebe9e1d0 <e30984> {h70} @dt=0x5582ebc208f0@(G/w5)  Rs_decode [RV] <- VAR 0x5582ebd900f0 <e30771> {h3} @dt=0x5582ebc208f0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x5582ebdaff10 <e32965#> {h70} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:2:2:2:1: VARREF 0x5582ebe9e2f0 <e30986> {h70} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e30778> {h10} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x5582ebe9e410 <e30987> {h70} @dt=0x5582ebc208f0@(G/w5)  Rt_decode [RV] <- VAR 0x5582ebd91130 <e30772> {h4} @dt=0x5582ebc208f0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9e530 <e30992> {h70} @dt=0x5582ebbe3990@(G/w1)  branchstall [LV] => VAR 0x5582ebd9f930 <e30797> {h32} @dt=0x5582ebbe3990@(G/w1)  branchstall VAR
    1:2:2:1: ASSIGN 0x5582ebdb0bd0 <e31000> {h73} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1: OR 0x5582ebf42cc0 <e33008#> {h73} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: OR 0x5582ebf42c00 <e33004#> {h73} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x5582ebe9e650 <e32994#> {h73} @dt=0x5582ebbe3990@(G/w1)  branchstall [RV] <- VAR 0x5582ebd9f930 <e30797> {h32} @dt=0x5582ebbe3990@(G/w1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x5582ebe9e770 <e32995#> {h73} @dt=0x5582ebbe3990@(G/w1)  lwstall [RV] <- VAR 0x5582ebd9f500 <e30796> {h31} @dt=0x5582ebbe3990@(G/w1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x5582ebe9e890 <e33005#> {h73} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5582ebd98ed0 <e30783> {h15} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9e9b0 <e30999> {h73} @dt=0x5582ebbe3990@(G/w1)  stall_fetch [LV] => VAR 0x5582ebd9b2b0 <e30789> {h22} @dt=0x5582ebbe3990@(G/w1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebdb14d0 <e31007> {h74} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1: OR 0x5582ebf42e40 <e33028#> {h74} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: OR 0x5582ebf42d80 <e33024#> {h74} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x5582ebe9ead0 <e33014#> {h74} @dt=0x5582ebbe3990@(G/w1)  branchstall [RV] <- VAR 0x5582ebd9f930 <e30797> {h32} @dt=0x5582ebbe3990@(G/w1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x5582ebe9ebf0 <e33015#> {h74} @dt=0x5582ebbe3990@(G/w1)  lwstall [RV] <- VAR 0x5582ebd9f500 <e30796> {h31} @dt=0x5582ebbe3990@(G/w1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x5582ebe9ed10 <e33025#> {h74} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5582ebd98ed0 <e30783> {h15} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9ee30 <e31006> {h74} @dt=0x5582ebbe3990@(G/w1)  stall_decode [LV] => VAR 0x5582ebd9b800 <e30790> {h23} @dt=0x5582ebbe3990@(G/w1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebdb1b00 <e31012> {h75} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1: OR 0x5582ebf42f00 <e33038#> {h75} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: VARREF 0x5582ebe9ef50 <e33034#> {h75} @dt=0x5582ebbe3990@(G/w1)  branchstall [RV] <- VAR 0x5582ebd9f930 <e30797> {h32} @dt=0x5582ebbe3990@(G/w1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x5582ebe9f070 <e33035#> {h75} @dt=0x5582ebbe3990@(G/w1)  lwstall [RV] <- VAR 0x5582ebd9f500 <e30796> {h31} @dt=0x5582ebbe3990@(G/w1)  lwstall VAR
    1:2:2:1:2: VARREF 0x5582ebe9f190 <e31011> {h75} @dt=0x5582ebbe3990@(G/w1)  flush_execute_register [LV] => VAR 0x5582ebd9c9e0 <e30793> {h26} @dt=0x5582ebbe3990@(G/w1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x5582ebe91b00 <e19821> {i1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x5582ebe91e50 <e31023> {i3} @dt=0x5582ebf2ddf0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x5582ebf34490 <e31022> {c213} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh20
    1:2: VAR 0x5582ebc06970 <e31024> {i6} @dt=0x5582ebbe3990@(G/w1)  control INPUT PORT
    1:2: VAR 0x5582ebc06bd0 <e31025> {i7} @dt=0x5582ebc08b30@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x5582ebecf940 <e31026> {i8} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x5582ebed01a0 <e31027> {i10} @dt=0x5582ebc08b30@(G/w32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x5582ebed0a00 <e31033> {i13} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: COND 0x5582ebed0ac0 <e31031> {i13} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebed0b80 <e31028> {i13} @dt=0x5582ebbe3990@(G/w1)  control [RV] <- VAR 0x5582ebc06970 <e31024> {i6} @dt=0x5582ebbe3990@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x5582ebed0ca0 <e31029> {i13} @dt=0x5582ebc08b30@(G/w32)  input_1 [RV] <- VAR 0x5582ebecf940 <e31026> {i8} @dt=0x5582ebc08b30@(G/w32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x5582ebed0dc0 <e31030> {i13} @dt=0x5582ebc08b30@(G/w32)  input_0 [RV] <- VAR 0x5582ebc06bd0 <e31025> {i7} @dt=0x5582ebc08b30@(G/w32)  input_0 INPUT PORT
    1:2:2: VARREF 0x5582ebed0ee0 <e31032> {i13} @dt=0x5582ebc08b30@(G/w32)  resolved [LV] => VAR 0x5582ebed01a0 <e31027> {i10} @dt=0x5582ebc08b30@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x5582ebed11f0 <e19834> {j1}  MUX_4INPUT__B5  L3
    1:2: VAR 0x5582ebed1320 <e31044> {j3} @dt=0x5582ebf2ddf0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x5582ebf346e0 <e31043> {c334} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh5
    1:2: VAR 0x5582ebed16f0 <e31045> {j6} @dt=0x5582ebc161d0@(G/w2)  control INPUT PORT
    1:2: VAR 0x5582ebed1d70 <e31046> {j7} @dt=0x5582ebc208f0@(G/w5)  input_0 INPUT PORT
    1:2: VAR 0x5582ebed25d0 <e31047> {j8} @dt=0x5582ebc208f0@(G/w5)  input_1 INPUT PORT
    1:2: VAR 0x5582ebed2e30 <e31048> {j9} @dt=0x5582ebc208f0@(G/w5)  input_2 INPUT PORT
    1:2: VAR 0x5582ebed3690 <e31049> {j10} @dt=0x5582ebc208f0@(G/w5)  input_3 INPUT PORT
    1:2: VAR 0x5582ebed3ef0 <e31050> {j12} @dt=0x5582ebc208f0@(G/w5)  resolved OUTPUT PORT
    1:2: ALWAYS 0x5582ebed4750 <e9926> {j15} [always_comb]
    1:2:2: BEGIN 0x5582ebc4eb70 <e9869> {j15} [UNNAMED]
    1:2:2:1: CASE 0x5582ebe54c50 <e9871> {j16}
    1:2:2:1:1: VARREF 0x5582ebed4810 <e31051> {j16} @dt=0x5582ebc161d0@(G/w2)  control [RV] <- VAR 0x5582ebed16f0 <e31045> {j6} @dt=0x5582ebc161d0@(G/w2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebed4930 <e9884> {j17}
    1:2:2:1:2:1: CONST 0x5582ebed49f0 <e31052> {j17} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x5582ebed4ba0 <e31055> {j17} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:2:2:1: VARREF 0x5582ebed4c60 <e31053> {j17} @dt=0x5582ebc208f0@(G/w5)  input_0 [RV] <- VAR 0x5582ebed1d70 <e31046> {j7} @dt=0x5582ebc208f0@(G/w5)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebed4d80 <e31054> {j17} @dt=0x5582ebc208f0@(G/w5)  resolved [LV] => VAR 0x5582ebed3ef0 <e31050> {j12} @dt=0x5582ebc208f0@(G/w5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebed4ea0 <e9897> {j18}
    1:2:2:1:2:1: CONST 0x5582ebeda850 <e31056> {j18} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x5582ebed4f60 <e31059> {j18} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:2:2:1: VARREF 0x5582ebeda9c0 <e31057> {j18} @dt=0x5582ebc208f0@(G/w5)  input_1 [RV] <- VAR 0x5582ebed25d0 <e31047> {j8} @dt=0x5582ebc208f0@(G/w5)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebedaae0 <e31058> {j18} @dt=0x5582ebc208f0@(G/w5)  resolved [LV] => VAR 0x5582ebed3ef0 <e31050> {j12} @dt=0x5582ebc208f0@(G/w5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebc53950 <e9910> {j19}
    1:2:2:1:2:1: CONST 0x5582ebedac00 <e31060> {j19} @dt=0x5582ebc161d0@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x5582ebc5cd30 <e31063> {j19} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:2:2:1: VARREF 0x5582ebedad70 <e31061> {j19} @dt=0x5582ebc208f0@(G/w5)  input_2 [RV] <- VAR 0x5582ebed2e30 <e31048> {j9} @dt=0x5582ebc208f0@(G/w5)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebedae90 <e31062> {j19} @dt=0x5582ebc208f0@(G/w5)  resolved [LV] => VAR 0x5582ebed3ef0 <e31050> {j12} @dt=0x5582ebc208f0@(G/w5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebc49360 <e9923> {j20}
    1:2:2:1:2:1: CONST 0x5582ebedafb0 <e31064> {j20} @dt=0x5582ebc161d0@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x5582ebc38460 <e31067> {j20} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:2:2:1: VARREF 0x5582ebedb120 <e31065> {j20} @dt=0x5582ebc208f0@(G/w5)  input_3 [RV] <- VAR 0x5582ebed3690 <e31049> {j10} @dt=0x5582ebc208f0@(G/w5)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebedb240 <e31066> {j20} @dt=0x5582ebc208f0@(G/w5)  resolved [LV] => VAR 0x5582ebed3ef0 <e31050> {j12} @dt=0x5582ebc208f0@(G/w5)  resolved OUTPUT PORT
    1: MODULE 0x5582ebdc79e0 <e14097> {k1}  Program_Counter  L3
    1:2: VAR 0x5582ebdc7e50 <e31068> {k2} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5582ebdc8f30 <e31069> {k3} @dt=0x5582ebc08b30@(G/w32)  address_input INPUT PORT
    1:2: VAR 0x5582ebdc9450 <e31070> {k4} @dt=0x5582ebbe3990@(G/w1)  enable INPUT PORT
    1:2: VAR 0x5582ebdc9970 <e31071> {k5} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2: VAR 0x5582ebdc9e90 <e31072> {k6} @dt=0x5582ebbe3990@(G/w1)  halt OUTPUT PORT
    1:2: VAR 0x5582ebdcb110 <e31073> {k7} @dt=0x5582ebc08b30@(G/w32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x5582ebdcf330 <e10109> {k11} [always_ff]
    1:2:1: SENTREE 0x5582ebdcb890 <e10027> {k11}
    1:2:1:1: SENITEM 0x5582ebdcb570 <e10021> {k11} [POS]
    1:2:1:1:1: VARREF 0x5582ebe97220 <e31074> {k11} @dt=0x5582ebbe3990@(G/w1)  clk [RV] <- VAR 0x5582ebdc7e50 <e31068> {k2} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebdcb7d0 <e10026> {k11} [POS]
    1:2:1:1:1: VARREF 0x5582ebe97340 <e31075> {k11} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebdc9970 <e31071> {k5} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x5582ebdcb9d0 <e10028> {k11} [UNNAMED]
    1:2:2:1: IF 0x5582ebdccc90 <e10052> {k12}
    1:2:2:1:1: VARREF 0x5582ebe97460 <e31076> {k12} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebdc9970 <e31071> {k5} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebdcbdd0 <e10030> {k12} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebdcc500 <e31079> {k13} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebdcc230 <e31077> {k13} @dt=0x5582ebc08b30@(G/w32)  32'hbfc00000
    1:2:2:1:2:1:2: VARREF 0x5582ebe97580 <e31078> {k13} @dt=0x5582ebc08b30@(G/w32)  address_output [LV] => VAR 0x5582ebdcb110 <e31073> {k7} @dt=0x5582ebc08b30@(G/w32)  address_output OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebdccb50 <e31082> {k14} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef44a0 <e31080> {k14} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebe976a0 <e31081> {k14} @dt=0x5582ebbe3990@(G/w1)  halt [LV] => VAR 0x5582ebdc9e90 <e31072> {k6} @dt=0x5582ebbe3990@(G/w1)  halt OUTPUT PORT
    1:2:2:1: IF 0x5582ebdcf1b0 <e10107> {k16}
    1:2:2:1:1: AND 0x5582ebf40aa0 <e32620#> {k16} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: AND 0x5582ebf40920 <e32616#> {k16} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1: NOT 0x5582ebf407a0 <e32598#> {k16} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:1:1: VARREF 0x5582ebe977c0 <e32582#> {k16} @dt=0x5582ebbe3990@(G/w1)  enable [RV] <- VAR 0x5582ebdc9450 <e31070> {k4} @dt=0x5582ebbe3990@(G/w1)  enable INPUT PORT
    1:2:2:1:1:1:2: NOT 0x5582ebf40860 <e32599#> {k16} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe978e0 <e32590#> {k16} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebdc9970 <e31071> {k5} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2:1:1:2: NOT 0x5582ebf409e0 <e32617#> {k16} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5582ebe97a00 <e32608#> {k16} @dt=0x5582ebbe3990@(G/w1)  halt [RV] <- VAR 0x5582ebdc9e90 <e31072> {k6} @dt=0x5582ebbe3990@(G/w1)  halt OUTPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebdcd750 <e10074> {k16} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebdcdc10 <e31093> {k17} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x5582ebe97b20 <e31091> {k17} @dt=0x5582ebc08b30@(G/w32)  address_input [RV] <- VAR 0x5582ebdc8f30 <e31069> {k3} @dt=0x5582ebc08b30@(G/w32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5582ebe97c40 <e31092> {k17} @dt=0x5582ebc08b30@(G/w32)  address_output [LV] => VAR 0x5582ebdcb110 <e31073> {k7} @dt=0x5582ebc08b30@(G/w32)  address_output OUTPUT PORT
    1:2:2:1:2:1: IF 0x5582ebdcf0a0 <e10104> {k18}
    1:2:2:1:2:1:1: EQ 0x5582ebdce2e0 <e31105> {k18} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1:1: CONST 0x5582ebf34930 <e32625#> {k18} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:1:2: VARREF 0x5582ebe97d60 <e32626#> {k18} @dt=0x5582ebc08b30@(G/w32)  address_input [RV] <- VAR 0x5582ebdc8f30 <e31069> {k3} @dt=0x5582ebc08b30@(G/w32)  address_input INPUT PORT
    1:2:2:1:2:1:2: BEGIN 0x5582ebdce420 <e10091> {k18} [UNNAMED]
    1:2:2:1:2:1:2:1: ASSIGNDLY 0x5582ebdcef60 <e31108> {k19} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:2:1:1: CONST 0x5582ebef47d0 <e31106> {k19} @dt=0x5582ebbe3990@(G/w1)  1'h1
    1:2:2:1:2:1:2:1:2: VARREF 0x5582ebe97e80 <e31107> {k19} @dt=0x5582ebbe3990@(G/w1)  halt [LV] => VAR 0x5582ebdc9e90 <e31072> {k6} @dt=0x5582ebbe3990@(G/w1)  halt OUTPUT PORT
    1: MODULE 0x5582ebdd1f50 <e14098> {l2}  Register_File  L3
    1:2: VAR 0x5582ebdd23c0 <e31109> {l3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5582ebdd28e0 <e31110> {l4} @dt=0x5582ebbe3990@(G/w1)  pipelined INPUT PORT
    1:2: VAR 0x5582ebdd2e00 <e31111> {l5} @dt=0x5582ebbe3990@(G/w1)  write_enable INPUT PORT
    1:2: VAR 0x5582ebdd31c0 <e31112> {l5} @dt=0x5582ebbe3990@(G/w1)  HI_write_enable INPUT PORT
    1:2: VAR 0x5582ebdd3580 <e31113> {l5} @dt=0x5582ebbe3990@(G/w1)  LO_write_enable INPUT PORT
    1:2: VAR 0x5582ebdd4740 <e31114> {l6} @dt=0x5582ebc208f0@(G/w5)  read_address_1 INPUT PORT
    1:2: VAR 0x5582ebdd4f20 <e31115> {l6} @dt=0x5582ebc208f0@(G/w5)  read_address_2 INPUT PORT
    1:2: VAR 0x5582ebdd5700 <e31116> {l6} @dt=0x5582ebc208f0@(G/w5)  write_address INPUT PORT
    1:2: VAR 0x5582ebdd6940 <e31117> {l7} @dt=0x5582ebc08b30@(G/w32)  write_data INPUT PORT
    1:2: VAR 0x5582ebdd7120 <e31118> {l7} @dt=0x5582ebc08b30@(G/w32)  HI_write_data INPUT PORT
    1:2: VAR 0x5582ebdd7900 <e31119> {l7} @dt=0x5582ebc08b30@(G/w32)  LO_write_data INPUT PORT
    1:2: VAR 0x5582ebdd8b40 <e31120> {l8} @dt=0x5582ebc08b30@(G/w32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x5582ebdd9320 <e31121> {l8} @dt=0x5582ebc08b30@(G/w32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x5582ebdda560 <e31122> {l9} @dt=0x5582ebc08b30@(G/w32)  read_data_LO OUTPUT PORT
    1:2: VAR 0x5582ebddad40 <e31123> {l9} @dt=0x5582ebc08b30@(G/w32)  read_data_HI OUTPUT PORT
    1:2: VAR 0x5582ebddbf80 <e31124> {l10} @dt=0x5582ebc08b30@(G/w32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x5582ebdddac0 <e21526> {l13} @dt=0x5582ebddd9e0@(w32)u[31:0]  registers VAR
    1:2: VAR 0x5582ebddec10 <e31145> {l14} @dt=0x5582ebc08b30@(G/w32)  HI_reg VAR
    1:2: VAR 0x5582ebddf340 <e31146> {l14} @dt=0x5582ebc08b30@(G/w32)  LO_reg VAR
    1:2: ASSIGNW 0x5582ebddfaf0 <e31150> {l19} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: ARRAYSEL 0x5582ebef3690 <e31148> {l19} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebe954e0 <e21559> {l19} @dt=0x5582ebddd9e0@(w32)u[31:0]  registers [RV] <- VAR 0x5582ebdddac0 <e21526> {l13} @dt=0x5582ebddd9e0@(w32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x5582ebe95600 <e31147> {l19} @dt=0x5582ebc208f0@(G/w5)  read_address_1 [RV] <- VAR 0x5582ebdd4740 <e31114> {l6} @dt=0x5582ebc208f0@(G/w5)  read_address_1 INPUT PORT
    1:2:2: VARREF 0x5582ebe95720 <e31149> {l19} @dt=0x5582ebc08b30@(G/w32)  read_data_1 [LV] => VAR 0x5582ebdd8b40 <e31120> {l8} @dt=0x5582ebc08b30@(G/w32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x5582ebde01a0 <e31154> {l20} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: ARRAYSEL 0x5582ebef3910 <e31152> {l20} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebe95840 <e21583> {l20} @dt=0x5582ebddd9e0@(w32)u[31:0]  registers [RV] <- VAR 0x5582ebdddac0 <e21526> {l13} @dt=0x5582ebddd9e0@(w32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x5582ebe95960 <e31151> {l20} @dt=0x5582ebc208f0@(G/w5)  read_address_2 [RV] <- VAR 0x5582ebdd4f20 <e31115> {l6} @dt=0x5582ebc208f0@(G/w5)  read_address_2 INPUT PORT
    1:2:2: VARREF 0x5582ebe95a80 <e31153> {l20} @dt=0x5582ebc08b30@(G/w32)  read_data_2 [LV] => VAR 0x5582ebdd9320 <e31121> {l8} @dt=0x5582ebc08b30@(G/w32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x5582ebde05c0 <e31157> {l21} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: VARREF 0x5582ebe95ba0 <e31155> {l21} @dt=0x5582ebc08b30@(G/w32)  LO_reg [RV] <- VAR 0x5582ebddf340 <e31146> {l14} @dt=0x5582ebc08b30@(G/w32)  LO_reg VAR
    1:2:2: VARREF 0x5582ebe95cc0 <e31156> {l21} @dt=0x5582ebc08b30@(G/w32)  read_data_LO [LV] => VAR 0x5582ebdda560 <e31122> {l9} @dt=0x5582ebc08b30@(G/w32)  read_data_LO OUTPUT PORT
    1:2: ASSIGNW 0x5582ebde09e0 <e31160> {l22} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: VARREF 0x5582ebe95de0 <e31158> {l22} @dt=0x5582ebc08b30@(G/w32)  HI_reg [RV] <- VAR 0x5582ebddec10 <e31145> {l14} @dt=0x5582ebc08b30@(G/w32)  HI_reg VAR
    1:2:2: VARREF 0x5582ebe95f00 <e31159> {l22} @dt=0x5582ebc08b30@(G/w32)  read_data_HI [LV] => VAR 0x5582ebddad40 <e31123> {l9} @dt=0x5582ebc08b30@(G/w32)  read_data_HI OUTPUT PORT
    1:2: ASSIGNW 0x5582ebde1300 <e31163> {l23} @dt=0x5582ebc08b30@(G/w32)
    1:2:1: ARRAYSEL 0x5582ebef3b90 <e31161> {l23} @dt=0x5582ebc08b30@(G/w32)
    1:2:1:1: VARREF 0x5582ebe96020 <e21613> {l23} @dt=0x5582ebddd9e0@(w32)u[31:0]  registers [RV] <- VAR 0x5582ebdddac0 <e21526> {l13} @dt=0x5582ebddd9e0@(w32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x5582ebef3d30 <e21633> {l23} @dt=0x5582ebef3c50@(G/sw5)  5'h2
    1:2:2: VARREF 0x5582ebe96140 <e31162> {l23} @dt=0x5582ebc08b30@(G/w32)  read_register_2 [LV] => VAR 0x5582ebddbf80 <e31124> {l10} @dt=0x5582ebc08b30@(G/w32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x5582ebde16d0 <e31164> {l28} @dt=0x5582ebbe3990@(G/w1)  modified_write_clk VAR
    1:2: ASSIGNW 0x5582ebde1e60 <e31169> {l29} @dt=0x5582ebbe3990@(G/w1)
    1:2:1: XOR 0x5582ebde1da0 <e31167> {l29} @dt=0x5582ebbe3990@(G/w1)
    1:2:1:1: VARREF 0x5582ebe96260 <e31165> {l29} @dt=0x5582ebbe3990@(G/w1)  clk [RV] <- VAR 0x5582ebdd23c0 <e31109> {l3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x5582ebe96380 <e31166> {l29} @dt=0x5582ebbe3990@(G/w1)  pipelined [RV] <- VAR 0x5582ebdd28e0 <e31110> {l4} @dt=0x5582ebbe3990@(G/w1)  pipelined INPUT PORT
    1:2:2: VARREF 0x5582ebe964a0 <e31168> {l29} @dt=0x5582ebbe3990@(G/w1)  modified_write_clk [LV] => VAR 0x5582ebde16d0 <e31164> {l28} @dt=0x5582ebbe3990@(G/w1)  modified_write_clk VAR
    1:2: ALWAYS 0x5582ebde40b0 <e10490> {l30} [always_ff]
    1:2:1: SENTREE 0x5582ebde22b0 <e10455> {l30}
    1:2:1:1: SENITEM 0x5582ebde21f0 <e10453> {l30} [POS]
    1:2:1:1:1: VARREF 0x5582ebe965c0 <e31170> {l30} @dt=0x5582ebbe3990@(G/w1)  modified_write_clk [RV] <- VAR 0x5582ebde16d0 <e31164> {l28} @dt=0x5582ebbe3990@(G/w1)  modified_write_clk VAR
    1:2:2: BEGIN 0x5582ebde23f0 <e10456> {l30} [UNNAMED]
    1:2:2:1: IF 0x5582ebde2e00 <e10467> {l31}
    1:2:2:1:1: VARREF 0x5582ebe966e0 <e31171> {l31} @dt=0x5582ebbe3990@(G/w1)  write_enable [RV] <- VAR 0x5582ebdd2e00 <e31111> {l5} @dt=0x5582ebbe3990@(G/w1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x5582ebde2d00 <e31175> {l31} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1: VARREF 0x5582ebe96800 <e31172> {l31} @dt=0x5582ebc08b30@(G/w32)  write_data [RV] <- VAR 0x5582ebdd6940 <e31117> {l7} @dt=0x5582ebc08b30@(G/w32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x5582ebef4140 <e31174> {l31} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe96920 <e21658> {l31} @dt=0x5582ebddd9e0@(w32)u[31:0]  registers [LV] => VAR 0x5582ebdddac0 <e21526> {l13} @dt=0x5582ebddd9e0@(w32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebe96a40 <e31173> {l31} @dt=0x5582ebc208f0@(G/w5)  write_address [RV] <- VAR 0x5582ebdd5700 <e31116> {l6} @dt=0x5582ebc208f0@(G/w5)  write_address INPUT PORT
    1:2:2:1: IF 0x5582ebde36d0 <e10478> {l32}
    1:2:2:1:1: VARREF 0x5582ebe96b60 <e31176> {l32} @dt=0x5582ebbe3990@(G/w1)  HI_write_enable [RV] <- VAR 0x5582ebdd31c0 <e31112> {l5} @dt=0x5582ebbe3990@(G/w1)  HI_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebde3120 <e10470> {l32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebde3590 <e31179> {l33} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x5582ebe96c80 <e31177> {l33} @dt=0x5582ebc08b30@(G/w32)  HI_write_data [RV] <- VAR 0x5582ebdd7120 <e31118> {l7} @dt=0x5582ebc08b30@(G/w32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5582ebe96da0 <e31178> {l33} @dt=0x5582ebc08b30@(G/w32)  HI_reg [LV] => VAR 0x5582ebddec10 <e31145> {l14} @dt=0x5582ebc08b30@(G/w32)  HI_reg VAR
    1:2:2:1: IF 0x5582ebde3fa0 <e10488> {l35}
    1:2:2:1:1: VARREF 0x5582ebe96ec0 <e31180> {l35} @dt=0x5582ebbe3990@(G/w1)  LO_write_enable [RV] <- VAR 0x5582ebdd3580 <e31113> {l5} @dt=0x5582ebbe3990@(G/w1)  LO_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebde39f0 <e10480> {l35} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebde3e60 <e31183> {l36} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x5582ebe96fe0 <e31181> {l36} @dt=0x5582ebc08b30@(G/w32)  LO_write_data [RV] <- VAR 0x5582ebdd7900 <e31119> {l7} @dt=0x5582ebc08b30@(G/w32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5582ebe97100 <e31182> {l36} @dt=0x5582ebc08b30@(G/w32)  LO_reg [LV] => VAR 0x5582ebddf340 <e31146> {l14} @dt=0x5582ebc08b30@(G/w32)  LO_reg VAR
    1: MODULE 0x5582ebdeaf90 <e14099> {m1}  Decode_Execute_Register  L3
    1:2: VAR 0x5582ebdecd50 <e31184> {m3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5582ebded170 <e31185> {m4} @dt=0x5582ebbe3990@(G/w1)  clear INPUT PORT
    1:2: VAR 0x5582ebded590 <e31186> {m5} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2: VAR 0x5582ebded9b0 <e31187> {m8} @dt=0x5582ebbe3990@(G/w1)  register_write_decode INPUT PORT
    1:2: VAR 0x5582ebdeddd0 <e31188> {m9} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x5582ebdee1f0 <e31189> {m10} @dt=0x5582ebbe3990@(G/w1)  memory_write_decode INPUT PORT
    1:2: VAR 0x5582ebdef450 <e31190> {m11} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x5582ebdf06b0 <e31191> {m12} @dt=0x5582ebc161d0@(G/w2)  register_destination_decode INPUT PORT
    1:2: VAR 0x5582ebdf0bd0 <e31192> {m13} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_decode INPUT PORT
    1:2: VAR 0x5582ebdf10f0 <e31193> {m14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_decode INPUT PORT
    1:2: VAR 0x5582ebdf2390 <e31194> {m15} @dt=0x5582ebc18c70@(G/w6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x5582ebdf28f0 <e31195> {m16} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x5582ebdf2e50 <e31196> {m17} @dt=0x5582ebbe3990@(G/w1)  j_instruction_decode INPUT PORT
    1:2: VAR 0x5582ebdf33f0 <e31197> {m18} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode INPUT PORT
    1:2: VAR 0x5582ebdf3950 <e31198> {m19} @dt=0x5582ebbe3990@(G/w1)  HALT_decode INPUT PORT
    1:2: VAR 0x5582ebdf3ef0 <e31199> {m21} @dt=0x5582ebbe3990@(G/w1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf4450 <e31200> {m22} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf49b0 <e31201> {m23} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf5c70 <e31202> {m24} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf6ed0 <e31203> {m25} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf74b0 <e31204> {m26} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf7ac0 <e31205> {m27} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf8dc0 <e31206> {m28} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf93e0 <e31207> {m29} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf99e0 <e31208> {m30} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf9fb0 <e31209> {m31} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute OUTPUT PORT
    1:2: VAR 0x5582ebdfa510 <e31210> {m32} @dt=0x5582ebbe3990@(G/w1)  HALT_execute OUTPUT PORT
    1:2: VAR 0x5582ebdfb760 <e31211> {m34} @dt=0x5582ebc208f0@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x5582ebdfc9d0 <e31212> {m35} @dt=0x5582ebc208f0@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x5582ebdfdc40 <e31213> {m36} @dt=0x5582ebc208f0@(G/w5)  Rd_decode INPUT PORT
    1:2: VAR 0x5582ebdfeeb0 <e31214> {m37} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x5582ebe00160 <e31215> {m39} @dt=0x5582ebc208f0@(G/w5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x5582ebe013d0 <e31216> {m40} @dt=0x5582ebc208f0@(G/w5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x5582ebe02640 <e31217> {m41} @dt=0x5582ebc208f0@(G/w5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x5582ebe03940 <e31218> {m42} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x5582ebe04be0 <e31219> {m45} @dt=0x5582ebc08b30@(G/w32)  src_A_decode INPUT PORT
    1:2: VAR 0x5582ebe05e50 <e31220> {m46} @dt=0x5582ebc08b30@(G/w32)  src_B_decode INPUT PORT
    1:2: VAR 0x5582ebe07150 <e31221> {m47} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode INPUT PORT
    1:2: VAR 0x5582ebe084b0 <e31222> {m48} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_decode INPUT PORT
    1:2: VAR 0x5582ebe09760 <e31223> {m50} @dt=0x5582ebc08b30@(G/w32)  src_A_execute OUTPUT PORT
    1:2: VAR 0x5582ebe0a9d0 <e31224> {m51} @dt=0x5582ebc08b30@(G/w32)  src_B_execute OUTPUT PORT
    1:2: VAR 0x5582ebe0bcd0 <e31225> {m52} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute OUTPUT PORT
    1:2: VAR 0x5582ebe0d030 <e31226> {m53} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute OUTPUT PORT
    1:2: ALWAYS 0x5582ebe1f640 <e11784> {m58} [always_ff]
    1:2:1: SENTREE 0x5582ebe0d660 <e11307> {m58}
    1:2:1:1: SENITEM 0x5582ebe0d310 <e11301> {m58} [POS]
    1:2:1:1:1: VARREF 0x5582ebbe6330 <e31227> {m58} @dt=0x5582ebbe3990@(G/w1)  clk [RV] <- VAR 0x5582ebdecd50 <e31184> {m3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebe0d5a0 <e11306> {m58} [POS]
    1:2:1:1:1: VARREF 0x5582ebbe6450 <e31228> {m58} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebded590 <e31186> {m5} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x5582ebe0d7a0 <e11308> {m58} [UNNAMED]
    1:2:2:1: IF 0x5582ebe1f4f0 <e11781> {m59}
    1:2:2:1:1: OR 0x5582ebf406e0 <e32576#> {m59} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:1:1: VARREF 0x5582ebbe6d80 <e32572#> {m59} @dt=0x5582ebbe3990@(G/w1)  clear [RV] <- VAR 0x5582ebded170 <e31185> {m4} @dt=0x5582ebbe3990@(G/w1)  clear INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebbe6ea0 <e32573#> {m59} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebded590 <e31186> {m5} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebe0de70 <e11315> {m59} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe0e500 <e31234> {m60} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef0fb0 <e31232> {m60} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe6fc0 <e31233> {m60} @dt=0x5582ebbe3990@(G/w1)  register_write_execute [LV] => VAR 0x5582ebdf3ef0 <e31199> {m21} @dt=0x5582ebbe3990@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe0ebe0 <e31237> {m61} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef12e0 <e31235> {m61} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe70e0 <e31236> {m61} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute [LV] => VAR 0x5582ebdf4450 <e31200> {m22} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe0f240 <e31240> {m62} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef1610 <e31238> {m62} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7200 <e31239> {m62} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute [LV] => VAR 0x5582ebdf49b0 <e31201> {m23} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe0f8d0 <e31243> {m63} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:1:1: CONST 0x5582ebef1940 <e31241> {m63} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7320 <e31242> {m63} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute [LV] => VAR 0x5582ebdf5c70 <e31202> {m24} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe0ffb0 <e31246> {m64} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:2:1:1: CONST 0x5582ebe0fce0 <e31244> {m64} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7440 <e31245> {m64} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute [LV] => VAR 0x5582ebdf6ed0 <e31203> {m25} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe10660 <e31249> {m65} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef1c70 <e31247> {m65} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7560 <e31248> {m65} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute [LV] => VAR 0x5582ebdf74b0 <e31204> {m26} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe10d10 <e31252> {m66} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef1fa0 <e31250> {m66} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7680 <e31251> {m66} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute [LV] => VAR 0x5582ebdf7ac0 <e31205> {m27} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe119d0 <e31266> {m67} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:2:1:1: CONST 0x5582ebf38db0 <e32121> {m67} @dt=0x5582ebc18c70@(G/w6)  6'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe77a0 <e31265> {m67} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute [LV] => VAR 0x5582ebdf8dc0 <e31206> {m28} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe12650 <e31280> {m68} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:2:1:1: CONST 0x5582ebf39000 <e32133> {m68} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe78c0 <e31279> {m68} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [LV] => VAR 0x5582ebe013d0 <e31216> {m40} @dt=0x5582ebc208f0@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe13300 <e31294> {m69} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:2:1:1: CONST 0x5582ebf39250 <e32145> {m69} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe79e0 <e31293> {m69} @dt=0x5582ebc208f0@(G/w5)  Rd_execute [LV] => VAR 0x5582ebe02640 <e31217> {m41} @dt=0x5582ebc208f0@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe13fb0 <e31308> {m70} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:2:1:1: CONST 0x5582ebf394a0 <e32157> {m70} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7b00 <e31307> {m70} @dt=0x5582ebc208f0@(G/w5)  Rs_execute [LV] => VAR 0x5582ebe00160 <e31215> {m39} @dt=0x5582ebc208f0@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe14cd0 <e31322> {m71} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf396f0 <e32169> {m71} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7c20 <e31321> {m71} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute [LV] => VAR 0x5582ebe03940 <e31218> {m42} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe15370 <e31325> {m72} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef2730 <e31323> {m72} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7d40 <e31324> {m72} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5582ebdf93e0 <e31207> {m29} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe15a30 <e31328> {m73} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef2a60 <e31326> {m73} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7e60 <e31327> {m73} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute [LV] => VAR 0x5582ebdf99e0 <e31208> {m30} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe160c0 <e31331> {m74} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef2d90 <e31329> {m74} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7f80 <e31330> {m74} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute [LV] => VAR 0x5582ebdf9fb0 <e31209> {m31} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe16e10 <e31345> {m76} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf39940 <e32181> {m76} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe80a0 <e31344> {m76} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute [LV] => VAR 0x5582ebe0bcd0 <e31225> {m52} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe17b50 <e31359> {m77} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf39b90 <e32193> {m77} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe81c0 <e31358> {m77} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute [LV] => VAR 0x5582ebe0d030 <e31226> {m53} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe187d0 <e31373> {m78} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf39de0 <e32205> {m78} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe82e0 <e31372> {m78} @dt=0x5582ebc08b30@(G/w32)  src_A_execute [LV] => VAR 0x5582ebe09760 <e31223> {m50} @dt=0x5582ebc08b30@(G/w32)  src_A_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe19450 <e31387> {m79} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf3a030 <e32217> {m79} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe8400 <e31386> {m79} @dt=0x5582ebc08b30@(G/w32)  src_B_execute [LV] => VAR 0x5582ebe0a9d0 <e31224> {m51} @dt=0x5582ebc08b30@(G/w32)  src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe19ae0 <e31390> {m81} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef3440 <e31388> {m81} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe8520 <e31389> {m81} @dt=0x5582ebbe3990@(G/w1)  HALT_execute [LV] => VAR 0x5582ebdfa510 <e31210> {m32} @dt=0x5582ebbe3990@(G/w1)  HALT_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x5582ebe19d60 <e11661> {m82} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1a1e0 <e31393> {m83} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe8640 <e31391> {m83} @dt=0x5582ebbe3990@(G/w1)  register_write_decode [RV] <- VAR 0x5582ebded9b0 <e31187> {m8} @dt=0x5582ebbe3990@(G/w1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe8760 <e31392> {m83} @dt=0x5582ebbe3990@(G/w1)  register_write_execute [LV] => VAR 0x5582ebdf3ef0 <e31199> {m21} @dt=0x5582ebbe3990@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1a6b0 <e31396> {m84} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe8880 <e31394> {m84} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_decode [RV] <- VAR 0x5582ebdeddd0 <e31188> {m9} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe89a0 <e31395> {m84} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute [LV] => VAR 0x5582ebdf4450 <e31200> {m22} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1aae0 <e31399> {m85} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe8ac0 <e31397> {m85} @dt=0x5582ebbe3990@(G/w1)  memory_write_decode [RV] <- VAR 0x5582ebdee1f0 <e31189> {m10} @dt=0x5582ebbe3990@(G/w1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe92d80 <e31398> {m85} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute [LV] => VAR 0x5582ebdf49b0 <e31201> {m23} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1af40 <e31402> {m86} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:3:1:1: VARREF 0x5582ebe92ea0 <e31400> {m86} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_decode [RV] <- VAR 0x5582ebdef450 <e31190> {m11} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe92fc0 <e31401> {m86} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute [LV] => VAR 0x5582ebdf5c70 <e31202> {m24} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1b410 <e31405> {m87} @dt=0x5582ebc161d0@(G/w2)
    1:2:2:1:3:1:1: VARREF 0x5582ebe930e0 <e31403> {m87} @dt=0x5582ebc161d0@(G/w2)  register_destination_decode [RV] <- VAR 0x5582ebdf06b0 <e31191> {m12} @dt=0x5582ebc161d0@(G/w2)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93200 <e31404> {m87} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute [LV] => VAR 0x5582ebdf6ed0 <e31203> {m25} @dt=0x5582ebc161d0@(G/w2)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1b8b0 <e31408> {m88} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe93320 <e31406> {m88} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_decode [RV] <- VAR 0x5582ebdf0bd0 <e31192> {m13} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93440 <e31407> {m88} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute [LV] => VAR 0x5582ebdf74b0 <e31204> {m26} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1bd50 <e31411> {m89} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe93560 <e31409> {m89} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_decode [RV] <- VAR 0x5582ebdf10f0 <e31193> {m14} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93680 <e31410> {m89} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute [LV] => VAR 0x5582ebdf7ac0 <e31205> {m27} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1c180 <e31414> {m90} @dt=0x5582ebc18c70@(G/w6)
    1:2:2:1:3:1:1: VARREF 0x5582ebe937a0 <e31412> {m90} @dt=0x5582ebc18c70@(G/w6)  ALU_function_decode [RV] <- VAR 0x5582ebdf2390 <e31194> {m15} @dt=0x5582ebc18c70@(G/w6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe938c0 <e31413> {m90} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute [LV] => VAR 0x5582ebdf8dc0 <e31206> {m28} @dt=0x5582ebc18c70@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1c530 <e31417> {m91} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x5582ebe939e0 <e31415> {m91} @dt=0x5582ebc208f0@(G/w5)  Rs_decode [RV] <- VAR 0x5582ebdfb760 <e31211> {m34} @dt=0x5582ebc208f0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93b00 <e31416> {m91} @dt=0x5582ebc208f0@(G/w5)  Rs_execute [LV] => VAR 0x5582ebe00160 <e31215> {m39} @dt=0x5582ebc208f0@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1c910 <e31420> {m92} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x5582ebe93c20 <e31418> {m92} @dt=0x5582ebc208f0@(G/w5)  Rt_decode [RV] <- VAR 0x5582ebdfc9d0 <e31212> {m35} @dt=0x5582ebc208f0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93d40 <e31419> {m92} @dt=0x5582ebc208f0@(G/w5)  Rt_execute [LV] => VAR 0x5582ebe013d0 <e31216> {m40} @dt=0x5582ebc208f0@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1ccf0 <e31423> {m93} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x5582ebe93e60 <e31421> {m93} @dt=0x5582ebc208f0@(G/w5)  Rd_decode [RV] <- VAR 0x5582ebdfdc40 <e31213> {m36} @dt=0x5582ebc208f0@(G/w5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93f80 <e31422> {m93} @dt=0x5582ebc208f0@(G/w5)  Rd_execute [LV] => VAR 0x5582ebe02640 <e31217> {m41} @dt=0x5582ebc208f0@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1d110 <e31426> {m94} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebe940a0 <e31424> {m94} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode [RV] <- VAR 0x5582ebdfeeb0 <e31214> {m37} @dt=0x5582ebc08b30@(G/w32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe941c0 <e31425> {m94} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute [LV] => VAR 0x5582ebe03940 <e31218> {m42} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1d600 <e31429> {m95} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe942e0 <e31427> {m95} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x5582ebdf28f0 <e31195> {m16} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94400 <e31428> {m95} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5582ebdf93e0 <e31207> {m29} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1da60 <e31432> {m96} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe94520 <e31430> {m96} @dt=0x5582ebbe3990@(G/w1)  j_instruction_decode [RV] <- VAR 0x5582ebdf2e50 <e31196> {m17} @dt=0x5582ebbe3990@(G/w1)  j_instruction_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94640 <e31431> {m96} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute [LV] => VAR 0x5582ebdf99e0 <e31208> {m30} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1dec0 <e31435> {m97} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe94760 <e31433> {m97} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode [RV] <- VAR 0x5582ebdf33f0 <e31197> {m18} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94880 <e31434> {m97} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute [LV] => VAR 0x5582ebdf9fb0 <e31209> {m31} @dt=0x5582ebbe3990@(G/w1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1e360 <e31438> {m99} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebe949a0 <e31436> {m99} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x5582ebe07150 <e31221> {m47} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94ac0 <e31437> {m99} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute [LV] => VAR 0x5582ebe0bcd0 <e31225> {m52} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1e830 <e31441> {m100} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebe94be0 <e31439> {m100} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_decode [RV] <- VAR 0x5582ebe084b0 <e31222> {m48} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94d00 <e31440> {m100} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute [LV] => VAR 0x5582ebe0d030 <e31226> {m53} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1ebb0 <e31444> {m101} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebe94e20 <e31442> {m101} @dt=0x5582ebc08b30@(G/w32)  src_A_decode [RV] <- VAR 0x5582ebe04be0 <e31219> {m45} @dt=0x5582ebc08b30@(G/w32)  src_A_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94f40 <e31443> {m101} @dt=0x5582ebc08b30@(G/w32)  src_A_execute [LV] => VAR 0x5582ebe09760 <e31223> {m50} @dt=0x5582ebc08b30@(G/w32)  src_A_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1ef90 <e31447> {m102} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebe95060 <e31445> {m102} @dt=0x5582ebc08b30@(G/w32)  src_B_decode [RV] <- VAR 0x5582ebe05e50 <e31220> {m46} @dt=0x5582ebc08b30@(G/w32)  src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe95180 <e31446> {m102} @dt=0x5582ebc08b30@(G/w32)  src_B_execute [LV] => VAR 0x5582ebe0a9d0 <e31224> {m51} @dt=0x5582ebc08b30@(G/w32)  src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1f3b0 <e31450> {m104} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe952a0 <e31448> {m104} @dt=0x5582ebbe3990@(G/w1)  HALT_decode [RV] <- VAR 0x5582ebdf3950 <e31198> {m19} @dt=0x5582ebbe3990@(G/w1)  HALT_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe953c0 <e31449> {m104} @dt=0x5582ebbe3990@(G/w1)  HALT_execute [LV] => VAR 0x5582ebdfa510 <e31210> {m32} @dt=0x5582ebbe3990@(G/w1)  HALT_execute OUTPUT PORT
    1: MODULE 0x5582ebe255d0 <e14100> {n1}  Execute_Memory_Register  L3
    1:2: VAR 0x5582ebe25a40 <e31451> {n3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5582ebe25e60 <e31452> {n4} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2: VAR 0x5582ebe262a0 <e31453> {n7} @dt=0x5582ebbe3990@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x5582ebe26700 <e31454> {n8} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x5582ebe26b60 <e31455> {n9} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute INPUT PORT
    1:2: VAR 0x5582ebe26fc0 <e31456> {n10} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute INPUT PORT
    1:2: VAR 0x5582ebe273e0 <e31457> {n11} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute INPUT PORT
    1:2: VAR 0x5582ebe279c0 <e31458> {n12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x5582ebe27f60 <e31459> {n13} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute INPUT PORT
    1:2: VAR 0x5582ebe284c0 <e31460> {n14} @dt=0x5582ebbe3990@(G/w1)  HALT_execute INPUT PORT
    1:2: VAR 0x5582ebe28a60 <e31461> {n16} @dt=0x5582ebbe3990@(G/w1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x5582ebe29080 <e31462> {n17} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x5582ebe29640 <e31463> {n18} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x5582ebe29c60 <e31464> {n19} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory OUTPUT PORT
    1:2: VAR 0x5582ebe2a270 <e31465> {n20} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory OUTPUT PORT
    1:2: VAR 0x5582ebe2a850 <e31466> {n21} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x5582ebe2ae40 <e31467> {n22} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory OUTPUT PORT
    1:2: VAR 0x5582ebe2b3a0 <e31468> {n23} @dt=0x5582ebbe3990@(G/w1)  HALT_memory OUTPUT PORT
    1:2: VAR 0x5582ebe2c6c0 <e31469> {n26} @dt=0x5582ebc08b30@(G/w32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x5582ebe2d9b0 <e31470> {n27} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x5582ebe2eb00 <e31471> {n28} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x5582ebe2fdc0 <e31472> {n29} @dt=0x5582ebc08b30@(G/w32)  write_data_execute INPUT PORT
    1:2: VAR 0x5582ebe310b0 <e31473> {n30} @dt=0x5582ebc208f0@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x5582ebe323d0 <e31474> {n31} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute INPUT PORT
    1:2: VAR 0x5582ebe33710 <e31475> {n33} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x5582ebe34a00 <e31476> {n34} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x5582ebe35cf0 <e31477> {n35} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x5582ebe36fe0 <e31478> {n36} @dt=0x5582ebc08b30@(G/w32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x5582ebe382d0 <e31479> {n37} @dt=0x5582ebc208f0@(G/w5)  write_register_memory OUTPUT PORT
    1:2: VAR 0x5582ebe39630 <e31480> {n38} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_memory OUTPUT PORT
    1:2: ALWAYS 0x5582ebe44360 <e12535> {n42} [always_ff]
    1:2:1: SENTREE 0x5582ebe39e10 <e12291> {n42}
    1:2:1:1: SENITEM 0x5582ebe39ac0 <e12285> {n42} [POS]
    1:2:1:1:1: VARREF 0x5582ebc07ad0 <e31481> {n42} @dt=0x5582ebbe3990@(G/w1)  clk [RV] <- VAR 0x5582ebe25a40 <e31451> {n3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebe39d50 <e12290> {n42} [POS]
    1:2:1:1:1: VARREF 0x5582ebc07bf0 <e31482> {n42} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebe25e60 <e31452> {n4} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x5582ebe39f50 <e12292> {n42} [UNNAMED]
    1:2:2:1: IF 0x5582ebe44210 <e12532> {n43}
    1:2:2:1:1: VARREF 0x5582ebc07d10 <e31483> {n43} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebe25e60 <e31452> {n4} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebe3a3f0 <e12294> {n43} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3aa80 <e31486> {n44} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebeeeea0 <e31484> {n44} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc07e30 <e31485> {n44} @dt=0x5582ebbe3990@(G/w1)  register_write_memory [LV] => VAR 0x5582ebe28a60 <e31461> {n16} @dt=0x5582ebbe3990@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3b160 <e31489> {n45} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebeef1d0 <e31487> {n45} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc07f50 <e31488> {n45} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory [LV] => VAR 0x5582ebe29080 <e31462> {n17} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3b7c0 <e31492> {n46} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebeef500 <e31490> {n46} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc08070 <e31491> {n46} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory [LV] => VAR 0x5582ebe29640 <e31463> {n18} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3bea0 <e31495> {n47} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebeef830 <e31493> {n47} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc08190 <e31494> {n47} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory [LV] => VAR 0x5582ebe29c60 <e31464> {n19} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3c550 <e31498> {n48} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebeefb60 <e31496> {n48} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc082b0 <e31497> {n48} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory [LV] => VAR 0x5582ebe2a270 <e31465> {n20} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3cbd0 <e31501> {n49} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebeefe90 <e31499> {n49} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc083d0 <e31500> {n49} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x5582ebe2a850 <e31466> {n21} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3d260 <e31513> {n50} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf364f0 <e31511> {n50} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04510 <e31512> {n50} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [LV] => VAR 0x5582ebe33710 <e31475> {n33} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3d8f0 <e31525> {n51} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf36740 <e31523> {n51} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04630 <e31524> {n51} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x5582ebe34a00 <e31476> {n34} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3df80 <e31537> {n52} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf36990 <e31535> {n52} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04750 <e31536> {n52} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x5582ebe35cf0 <e31477> {n35} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3e610 <e31549> {n53} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf36be0 <e31547> {n53} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04870 <e31548> {n53} @dt=0x5582ebc08b30@(G/w32)  write_data_memory [LV] => VAR 0x5582ebe36fe0 <e31478> {n36} @dt=0x5582ebc08b30@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3eca0 <e31552> {n54} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:2:1:1: CONST 0x5582ebef0540 <e31550> {n54} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04990 <e31551> {n54} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [LV] => VAR 0x5582ebe382d0 <e31479> {n37} @dt=0x5582ebc208f0@(G/w5)  write_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3f330 <e31555> {n55} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef0870 <e31553> {n55} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04ab0 <e31554> {n55} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory [LV] => VAR 0x5582ebe2ae40 <e31467> {n22} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3fa10 <e31567> {n56} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf36e30 <e31565> {n56} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04bd0 <e31566> {n56} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_memory [LV] => VAR 0x5582ebe39630 <e31480> {n38} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe40030 <e31570> {n57} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebef0c80 <e31568> {n57} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04cf0 <e31569> {n57} @dt=0x5582ebbe3990@(G/w1)  HALT_memory [LV] => VAR 0x5582ebe2b3a0 <e31468> {n23} @dt=0x5582ebbe3990@(G/w1)  HALT_memory OUTPUT PORT
    1:2:2:1:3: BEGIN 0x5582ebe40280 <e12448> {n59} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe40700 <e31573> {n60} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebc04e10 <e31571> {n60} @dt=0x5582ebbe3990@(G/w1)  register_write_execute [RV] <- VAR 0x5582ebe262a0 <e31453> {n7} @dt=0x5582ebbe3990@(G/w1)  register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebc04f30 <e31572> {n60} @dt=0x5582ebbe3990@(G/w1)  register_write_memory [LV] => VAR 0x5582ebe28a60 <e31461> {n16} @dt=0x5582ebbe3990@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe40bd0 <e31576> {n61} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebc05050 <e31574> {n61} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute [RV] <- VAR 0x5582ebe26700 <e31454> {n8} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebc05170 <e31575> {n61} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory [LV] => VAR 0x5582ebe29080 <e31462> {n17} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe41000 <e31579> {n62} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebc05290 <e31577> {n62} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute [RV] <- VAR 0x5582ebe26b60 <e31455> {n9} @dt=0x5582ebbe3990@(G/w1)  memory_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebc053b0 <e31578> {n62} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory [LV] => VAR 0x5582ebe29640 <e31463> {n18} @dt=0x5582ebbe3990@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe414d0 <e31582> {n63} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe4a70 <e31580> {n63} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute [RV] <- VAR 0x5582ebe26fc0 <e31456> {n10} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe4b90 <e31581> {n63} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory [LV] => VAR 0x5582ebe29c60 <e31464> {n19} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe41970 <e31585> {n64} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe4cb0 <e31583> {n64} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute [RV] <- VAR 0x5582ebe273e0 <e31457> {n11} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe4dd0 <e31584> {n64} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory [LV] => VAR 0x5582ebe2a270 <e31465> {n20} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe41e10 <e31588> {n65} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe4ef0 <e31586> {n65} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5582ebe279c0 <e31458> {n12} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5010 <e31587> {n65} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x5582ebe2a850 <e31466> {n21} @dt=0x5582ebbe3990@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe42260 <e31591> {n66} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe5130 <e31589> {n66} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute [RV] <- VAR 0x5582ebe27f60 <e31459> {n13} @dt=0x5582ebbe3990@(G/w1)  j_instruction_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5250 <e31590> {n66} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory [LV] => VAR 0x5582ebe2ae40 <e31467> {n22} @dt=0x5582ebbe3990@(G/w1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe426c0 <e31594> {n67} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe5370 <e31592> {n67} @dt=0x5582ebc08b30@(G/w32)  ALU_output_execute [RV] <- VAR 0x5582ebe2c6c0 <e31469> {n26} @dt=0x5582ebc08b30@(G/w32)  ALU_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5490 <e31593> {n67} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [LV] => VAR 0x5582ebe33710 <e31475> {n33} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe42b20 <e31597> {n68} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe55b0 <e31595> {n68} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x5582ebe2d9b0 <e31470> {n27} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe56d0 <e31596> {n68} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x5582ebe34a00 <e31476> {n34} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe42f80 <e31600> {n69} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe57f0 <e31598> {n69} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x5582ebe2eb00 <e31471> {n28} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5910 <e31599> {n69} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x5582ebe35cf0 <e31477> {n35} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe433e0 <e31603> {n70} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe5a30 <e31601> {n70} @dt=0x5582ebc08b30@(G/w32)  write_data_execute [RV] <- VAR 0x5582ebe2fdc0 <e31472> {n29} @dt=0x5582ebc08b30@(G/w32)  write_data_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5b50 <e31602> {n70} @dt=0x5582ebc08b30@(G/w32)  write_data_memory [LV] => VAR 0x5582ebe36fe0 <e31478> {n36} @dt=0x5582ebc08b30@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe43840 <e31606> {n71} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe5c70 <e31604> {n71} @dt=0x5582ebc208f0@(G/w5)  write_register_execute [RV] <- VAR 0x5582ebe310b0 <e31473> {n30} @dt=0x5582ebc208f0@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5d90 <e31605> {n71} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [LV] => VAR 0x5582ebe382d0 <e31479> {n37} @dt=0x5582ebc208f0@(G/w5)  write_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe43d10 <e31609> {n72} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe5eb0 <e31607> {n72} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute [RV] <- VAR 0x5582ebe323d0 <e31474> {n31} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5fd0 <e31608> {n72} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_memory [LV] => VAR 0x5582ebe39630 <e31480> {n38} @dt=0x5582ebc08b30@(G/w32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe44090 <e31612> {n73} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe60f0 <e31610> {n73} @dt=0x5582ebbe3990@(G/w1)  HALT_execute [RV] <- VAR 0x5582ebe284c0 <e31460> {n14} @dt=0x5582ebbe3990@(G/w1)  HALT_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe6210 <e31611> {n73} @dt=0x5582ebbe3990@(G/w1)  HALT_memory [LV] => VAR 0x5582ebe2b3a0 <e31468> {n23} @dt=0x5582ebbe3990@(G/w1)  HALT_memory OUTPUT PORT
    1: MODULE 0x5582ebe47200 <e14101> {o1}  Fetch_Decode_Register  L3
    1:2: VAR 0x5582ebe47670 <e31613> {o3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5582ebe47b10 <e31614> {o4} @dt=0x5582ebbe3990@(G/w1)  enable INPUT PORT
    1:2: VAR 0x5582ebe48030 <e31615> {o5} @dt=0x5582ebbe3990@(G/w1)  clear INPUT PORT
    1:2: VAR 0x5582ebe48550 <e31616> {o6} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2: VAR 0x5582ebe48ab0 <e31617> {o8} @dt=0x5582ebbe3990@(G/w1)  HALT_fetch INPUT PORT
    1:2: VAR 0x5582ebe48fd0 <e31618> {o9} @dt=0x5582ebbe3990@(G/w1)  HALT_decode OUTPUT PORT
    1:2: VAR 0x5582ebe4a190 <e31619> {o11} @dt=0x5582ebc08b30@(G/w32)  instruction_fetch INPUT PORT
    1:2: VAR 0x5582ebe4b3f0 <e31620> {o12} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x5582ebe4c6f0 <e31621> {o14} @dt=0x5582ebc08b30@(G/w32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x5582ebe4da20 <e31622> {o15} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x5582ebe53880 <e12838> {o19} [always_ff]
    1:2:1: SENTREE 0x5582ebe4e230 <e12710> {o19}
    1:2:1:1: SENITEM 0x5582ebe4dee0 <e12704> {o19} [POS]
    1:2:1:1:1: VARREF 0x5582ebde53a0 <e31623> {o19} @dt=0x5582ebbe3990@(G/w1)  clk [RV] <- VAR 0x5582ebe47670 <e31613> {o3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebe4e170 <e12709> {o19} [POS]
    1:2:1:1:1: VARREF 0x5582ebde54c0 <e31624> {o19} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebe48550 <e31616> {o6} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x5582ebe4e370 <e12711> {o19} [UNNAMED]
    1:2:2:1: IF 0x5582ebe53770 <e12835> {o20}
    1:2:2:1:1: VARREF 0x5582ebde55e0 <e31625> {o20} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebe48550 <e31616> {o6} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebe4e810 <e12713> {o20} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe4eea0 <e31637> {o21} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf37080 <e31635> {o21} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebde5700 <e31636> {o21} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [LV] => VAR 0x5582ebe4c6f0 <e31621> {o14} @dt=0x5582ebc08b30@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe4fbb0 <e31651> {o22} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf38910 <e32097> {o22} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebde5820 <e31650> {o22} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x5582ebe4da20 <e31622> {o15} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe501d0 <e31654> {o23} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebeee680 <e31652> {o23} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebde5940 <e31653> {o23} @dt=0x5582ebbe3990@(G/w1)  HALT_decode [LV] => VAR 0x5582ebe48fd0 <e31618> {o9} @dt=0x5582ebbe3990@(G/w1)  HALT_decode OUTPUT PORT
    1:2:2:1:3: IF 0x5582ebe536a0 <e12833> {o25}
    1:2:2:1:3:1: NOT 0x5582ebf3d750 <e32566#> {o25} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebde5a60 <e32564#> {o25} @dt=0x5582ebbe3990@(G/w1)  enable [RV] <- VAR 0x5582ebe47b10 <e31614> {o4} @dt=0x5582ebbe3990@(G/w1)  enable INPUT PORT
    1:2:2:1:3:2: BEGIN 0x5582ebe506a0 <e12764> {o25} [UNNAMED]
    1:2:2:1:3:2:1: IF 0x5582ebe53590 <e12831> {o26}
    1:2:2:1:3:2:1:1: VARREF 0x5582ebde5b80 <e31657> {o26} @dt=0x5582ebbe3990@(G/w1)  clear [RV] <- VAR 0x5582ebe48030 <e31615> {o5} @dt=0x5582ebbe3990@(G/w1)  clear INPUT PORT
    1:2:2:1:3:2:1:2: BEGIN 0x5582ebe50b40 <e12766> {o26} [UNNAMED]
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x5582ebe511d0 <e31669> {o27} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x5582ebf37520 <e31667> {o27} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x5582ebde5ca0 <e31668> {o27} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [LV] => VAR 0x5582ebe4c6f0 <e31621> {o14} @dt=0x5582ebc08b30@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x5582ebe51ee0 <e31683> {o28} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x5582ebf38b60 <e32109> {o28} @dt=0x5582ebc08b30@(G/w32)  32'h0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x5582ebde5dc0 <e31682> {o28} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x5582ebe4da20 <e31622> {o15} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x5582ebe52500 <e31686> {o29} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:2:1:2:1:1: CONST 0x5582ebeeeb70 <e31684> {o29} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x5582ebde5ee0 <e31685> {o29} @dt=0x5582ebbe3990@(G/w1)  HALT_decode [LV] => VAR 0x5582ebe48fd0 <e31618> {o9} @dt=0x5582ebbe3990@(G/w1)  HALT_decode OUTPUT PORT
    1:2:2:1:3:2:1:3: BEGIN 0x5582ebe52780 <e12813> {o30} [UNNAMED]
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x5582ebe52c00 <e31689> {o31} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x5582ebde6000 <e31687> {o31} @dt=0x5582ebc08b30@(G/w32)  instruction_fetch [RV] <- VAR 0x5582ebe4a190 <e31619> {o11} @dt=0x5582ebc08b30@(G/w32)  instruction_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x5582ebc07530 <e31688> {o31} @dt=0x5582ebc08b30@(G/w32)  instruction_decode [LV] => VAR 0x5582ebe4c6f0 <e31621> {o14} @dt=0x5582ebc08b30@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x5582ebe530a0 <e31692> {o32} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x5582ebc07650 <e31690> {o32} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x5582ebe4b3f0 <e31620> {o12} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x5582ebc07770 <e31691> {o32} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x5582ebe4da20 <e31622> {o15} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x5582ebe53450 <e31695> {o33} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x5582ebc07890 <e31693> {o33} @dt=0x5582ebbe3990@(G/w1)  HALT_fetch [RV] <- VAR 0x5582ebe48ab0 <e31617> {o8} @dt=0x5582ebbe3990@(G/w1)  HALT_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x5582ebc079b0 <e31694> {o33} @dt=0x5582ebbe3990@(G/w1)  HALT_decode [LV] => VAR 0x5582ebe48fd0 <e31618> {o9} @dt=0x5582ebbe3990@(G/w1)  HALT_decode OUTPUT PORT
    1: MODULE 0x5582ebe58ba0 <e14102> {p1}  Memory_Writeback_Register  L3
    1:2: VAR 0x5582ebe59010 <e31696> {p3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2: VAR 0x5582ebe59430 <e31697> {p4} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2: VAR 0x5582ebe59850 <e31698> {p7} @dt=0x5582ebbe3990@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x5582ebe59c70 <e31699> {p8} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x5582ebe5a090 <e31700> {p9} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x5582ebe5a610 <e31701> {p10} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x5582ebe5ab60 <e31702> {p11} @dt=0x5582ebbe3990@(G/w1)  HALT_memory INPUT PORT
    1:2: VAR 0x5582ebe5b1b0 <e31703> {p13} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe5b7c0 <e31704> {p14} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe5bdd0 <e31705> {p15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe5c3e0 <e31706> {p16} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe5c930 <e31707> {p17} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe5dbf0 <e31708> {p20} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x5582ebe5f020 <e31709> {p21} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x5582ebe60310 <e31710> {p22} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x5582ebe61600 <e31711> {p23} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x5582ebe628f0 <e31712> {p24} @dt=0x5582ebc08b30@(G/w32)  read_data_memory INPUT PORT
    1:2: VAR 0x5582ebe63be0 <e31713> {p26} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe64f00 <e31714> {p27} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe66200 <e31715> {p28} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe674f0 <e31716> {p29} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe687e0 <e31717> {p30} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x5582ebe706e0 <e13411> {p33} [always_ff]
    1:2:1: SENTREE 0x5582ebe68fd0 <e13235> {p33}
    1:2:1:1: SENITEM 0x5582ebe68c80 <e13229> {p33} [POS]
    1:2:1:1:1: VARREF 0x5582ebe20d90 <e31718> {p33} @dt=0x5582ebbe3990@(G/w1)  clk [RV] <- VAR 0x5582ebe59010 <e31696> {p3} @dt=0x5582ebbe3990@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebe68f10 <e13234> {p33} [POS]
    1:2:1:1:1: VARREF 0x5582ebcf6f70 <e31719> {p33} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebe59430 <e31697> {p4} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x5582ebe69110 <e13236> {p33} [UNNAMED]
    1:2:2:1: IF 0x5582ebe70590 <e13408> {p34}
    1:2:2:1:1: VARREF 0x5582ebcf7090 <e31720> {p34} @dt=0x5582ebbe3990@(G/w1)  reset [RV] <- VAR 0x5582ebe59430 <e31697> {p4} @dt=0x5582ebbe3990@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebe69540 <e13238> {p34} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe69bd0 <e31723> {p35} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebee5940 <e31721> {p35} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf71b0 <e31722> {p35} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback [LV] => VAR 0x5582ebe5b1b0 <e31703> {p13} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6a280 <e31726> {p36} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebee5c70 <e31724> {p36} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf72d0 <e31725> {p36} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback [LV] => VAR 0x5582ebe5b7c0 <e31704> {p14} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6a930 <e31729> {p37} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebee5fa0 <e31727> {p37} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf73f0 <e31728> {p37} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback [LV] => VAR 0x5582ebe5bdd0 <e31705> {p15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6afe0 <e31732> {p38} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebeed6d0 <e31730> {p38} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf7510 <e31731> {p38} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback [LV] => VAR 0x5582ebe5c3e0 <e31706> {p16} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6b640 <e31744> {p39} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf379c0 <e31742> {p39} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf7630 <e31743> {p39} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback [LV] => VAR 0x5582ebe63be0 <e31713> {p26} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6bd20 <e31747> {p40} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:2:1:1: CONST 0x5582ebeedae0 <e31745> {p40} @dt=0x5582ebc208f0@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf7750 <e31746> {p40} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback [LV] => VAR 0x5582ebe64f00 <e31714> {p27} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6c380 <e31759> {p41} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf37c10 <e31757> {p41} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf7870 <e31758> {p41} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x5582ebe66200 <e31715> {p28} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6ca10 <e31771> {p42} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf37e60 <e31769> {p42} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebcb33b0 <e31770> {p42} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x5582ebe674f0 <e31716> {p29} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6d0a0 <e31783> {p43} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:1:1: CONST 0x5582ebf37fd0 <e31781> {p43} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebcb34d0 <e31782> {p43} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback [LV] => VAR 0x5582ebe687e0 <e31717> {p30} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6d6c0 <e31786> {p44} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:2:1:1: CONST 0x5582ebeee0b0 <e31784> {p44} @dt=0x5582ebbe3990@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcb35f0 <e31785> {p44} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback [LV] => VAR 0x5582ebe5c930 <e31707> {p17} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x5582ebe6d970 <e13348> {p46} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6dde0 <e31789> {p47} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebcb3710 <e31787> {p47} @dt=0x5582ebbe3990@(G/w1)  register_write_memory [RV] <- VAR 0x5582ebe59850 <e31698> {p7} @dt=0x5582ebbe3990@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebcb3830 <e31788> {p47} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback [LV] => VAR 0x5582ebe5b1b0 <e31703> {p13} @dt=0x5582ebbe3990@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6e2b0 <e31792> {p48} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebcb3950 <e31790> {p48} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory [RV] <- VAR 0x5582ebe59c70 <e31699> {p8} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebcb3a70 <e31791> {p48} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback [LV] => VAR 0x5582ebe5b7c0 <e31704> {p14} @dt=0x5582ebbe3990@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6e790 <e31795> {p50} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebcb3b90 <e31793> {p50} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory [RV] <- VAR 0x5582ebe5a090 <e31700> {p9} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebcb3cb0 <e31794> {p50} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback [LV] => VAR 0x5582ebe5bdd0 <e31705> {p15} @dt=0x5582ebbe3990@(G/w1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6ec30 <e31798> {p51} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebcb3dd0 <e31796> {p51} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory [RV] <- VAR 0x5582ebe5a610 <e31701> {p10} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebcb3ef0 <e31797> {p51} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback [LV] => VAR 0x5582ebe5c3e0 <e31706> {p16} @dt=0x5582ebbe3990@(G/w1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6f0a0 <e31801> {p53} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebd88a80 <e31799> {p53} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [RV] <- VAR 0x5582ebe5dbf0 <e31708> {p20} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd88ba0 <e31800> {p53} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback [LV] => VAR 0x5582ebe63be0 <e31713> {p26} @dt=0x5582ebc08b30@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6f520 <e31804> {p54} @dt=0x5582ebc208f0@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x5582ebd88cc0 <e31802> {p54} @dt=0x5582ebc208f0@(G/w5)  write_register_memory [RV] <- VAR 0x5582ebe5f020 <e31709> {p21} @dt=0x5582ebc208f0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd88de0 <e31803> {p54} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback [LV] => VAR 0x5582ebe64f00 <e31714> {p27} @dt=0x5582ebc208f0@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6f980 <e31807> {p55} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebd88f00 <e31805> {p55} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x5582ebe60310 <e31710> {p22} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd89020 <e31806> {p55} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x5582ebe66200 <e31715> {p28} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6fde0 <e31810> {p56} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebd89140 <e31808> {p56} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x5582ebe61600 <e31711> {p23} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd89260 <e31809> {p56} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x5582ebe674f0 <e31716> {p29} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe70150 <e31813> {p57} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x5582ebd89380 <e31811> {p57} @dt=0x5582ebc08b30@(G/w32)  read_data_memory [RV] <- VAR 0x5582ebe628f0 <e31712> {p24} @dt=0x5582ebc08b30@(G/w32)  read_data_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd894a0 <e31812> {p57} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback [LV] => VAR 0x5582ebe687e0 <e31717> {p30} @dt=0x5582ebc08b30@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe70410 <e31816> {p58} @dt=0x5582ebbe3990@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x5582ebd895c0 <e31814> {p58} @dt=0x5582ebbe3990@(G/w1)  HALT_memory [RV] <- VAR 0x5582ebe5ab60 <e31702> {p11} @dt=0x5582ebbe3990@(G/w1)  HALT_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd896e0 <e31815> {p58} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback [LV] => VAR 0x5582ebe5c930 <e31707> {p17} @dt=0x5582ebbe3990@(G/w1)  HALT_writeback OUTPUT PORT
    1: MODULE 0x5582ebe741c0 <e14103> {q1}  ALU_Input_Mux  L3
    1:2: VAR 0x5582ebe751d0 <e31817> {q2} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute INPUT PORT
    1:2: VAR 0x5582ebe76290 <e31818> {q3} @dt=0x5582ebc65730@(G/w3)  forward_one_execute INPUT PORT
    1:2: VAR 0x5582ebe77550 <e31819> {q4} @dt=0x5582ebc65730@(G/w3)  forward_two_execute INPUT PORT
    1:2: VAR 0x5582ebe787f0 <e31820> {q6} @dt=0x5582ebc08b30@(G/w32)  read_data_1_reg INPUT PORT
    1:2: VAR 0x5582ebe79a90 <e31821> {q7} @dt=0x5582ebc08b30@(G/w32)  result_writeback INPUT PORT
    1:2: VAR 0x5582ebe7ad50 <e31822> {q8} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x5582ebe7c010 <e31823> {q9} @dt=0x5582ebc08b30@(G/w32)  LO_result_writeback INPUT PORT
    1:2: VAR 0x5582ebe7d2d0 <e31824> {q10} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x5582ebe7e530 <e31825> {q11} @dt=0x5582ebc08b30@(G/w32)  read_data_2_reg INPUT PORT
    1:2: VAR 0x5582ebe7f7d0 <e31826> {q12} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x5582ebe80a90 <e31827> {q13} @dt=0x5582ebc08b30@(G/w32)  HI_result_writeback INPUT PORT
    1:2: VAR 0x5582ebe81d50 <e31828> {q14} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute INPUT PORT
    1:2: VAR 0x5582ebe82fb0 <e31829> {q15} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_eight_execute INPUT PORT
    1:2: VAR 0x5582ebe84290 <e31830> {q17} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2: VAR 0x5582ebe85550 <e31831> {q18} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute OUTPUT PORT
    1:2: VAR 0x5582ebe86710 <e31832> {q21} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 VAR
    1:2: ALWAYS 0x5582ebe90140 <e14068> {q22} [always_comb]
    1:2:2: BEGIN 0x5582ebe86950 <e13853> {q22} [UNNAMED]
    1:2:2:1: CASE 0x5582ebe86ce0 <e13855> {q23}
    1:2:2:1:1: VARREF 0x5582ebe247e0 <e31833> {q23} @dt=0x5582ebc65730@(G/w3)  forward_one_execute [RV] <- VAR 0x5582ebe76290 <e31818> {q3} @dt=0x5582ebc65730@(G/w3)  forward_one_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe875a0 <e13868> {q24}
    1:2:2:1:2:1: CONST 0x5582ebe86ec0 <e31834> {q24} @dt=0x5582ebc65730@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x5582ebe874e0 <e31837> {q24} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebcf7c40 <e31835> {q24} @dt=0x5582ebc08b30@(G/w32)  read_data_1_reg [RV] <- VAR 0x5582ebe787f0 <e31820> {q6} @dt=0x5582ebc08b30@(G/w32)  read_data_1_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebcf7d60 <e31836> {q24} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e31830> {q17} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe87ec0 <e13881> {q25}
    1:2:2:1:2:1: CONST 0x5582ebe87770 <e31838> {q25} @dt=0x5582ebc65730@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x5582ebe87e00 <e31841> {q25} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe91590 <e31839> {q25} @dt=0x5582ebc08b30@(G/w32)  result_writeback [RV] <- VAR 0x5582ebe79a90 <e31821> {q7} @dt=0x5582ebc08b30@(G/w32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe916b0 <e31840> {q25} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e31830> {q17} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe887e0 <e13894> {q26}
    1:2:2:1:2:1: CONST 0x5582ebe88090 <e31842> {q26} @dt=0x5582ebc65730@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x5582ebe88720 <e31845> {q26} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe91820 <e31843> {q26} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [RV] <- VAR 0x5582ebe7ad50 <e31822> {q8} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe92180 <e31844> {q26} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e31830> {q17} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe89100 <e13907> {q27}
    1:2:2:1:2:1: CONST 0x5582ebe889b0 <e31846> {q27} @dt=0x5582ebc65730@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x5582ebe89040 <e31849> {q27} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe922a0 <e31847> {q27} @dt=0x5582ebc08b30@(G/w32)  LO_result_writeback [RV] <- VAR 0x5582ebe7c010 <e31823> {q9} @dt=0x5582ebc08b30@(G/w32)  LO_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe923c0 <e31848> {q27} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e31830> {q17} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe89a20 <e13920> {q28}
    1:2:2:1:2:1: CONST 0x5582ebe892d0 <e31850> {q28} @dt=0x5582ebc65730@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x5582ebe89960 <e31853> {q28} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebdcfce0 <e31851> {q28} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x5582ebe7d2d0 <e31824> {q10} @dt=0x5582ebc08b30@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebdcfe00 <e31852> {q28} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e31830> {q17} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8a1d0 <e13932> {q29}
    1:2:2:1:2:2: ASSIGN 0x5582ebe8a110 <e31865> {q29} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: CONST 0x5582ebf38220 <e31863> {q29} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:2:2: VARREF 0x5582ebdcff20 <e31864> {q29} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e31830> {q17} @dt=0x5582ebc08b30@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1: CASE 0x5582ebe8a540 <e14012> {q31}
    1:2:2:1:1: VARREF 0x5582ebdd0040 <e31866> {q31} @dt=0x5582ebc65730@(G/w3)  forward_two_execute [RV] <- VAR 0x5582ebe77550 <e31819> {q4} @dt=0x5582ebc65730@(G/w3)  forward_two_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8add0 <e13947> {q32}
    1:2:2:1:2:1: CONST 0x5582ebe8a720 <e31867> {q32} @dt=0x5582ebc65730@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x5582ebe8ad10 <e31870> {q32} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe710f0 <e31868> {q32} @dt=0x5582ebc08b30@(G/w32)  read_data_2_reg [RV] <- VAR 0x5582ebe7e530 <e31825> {q11} @dt=0x5582ebc08b30@(G/w32)  read_data_2_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe71210 <e31869> {q32} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e31832> {q21} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x5582ebe8b6d0 <e13960> {q33}
    1:2:2:1:2:1: CONST 0x5582ebe8afc0 <e31871> {q33} @dt=0x5582ebc65730@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x5582ebe8b610 <e31874> {q33} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe71330 <e31872> {q33} @dt=0x5582ebc08b30@(G/w32)  result_writeback [RV] <- VAR 0x5582ebe79a90 <e31821> {q7} @dt=0x5582ebc08b30@(G/w32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe71450 <e31873> {q33} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e31832> {q21} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x5582ebe8bfb0 <e13973> {q34}
    1:2:2:1:2:1: CONST 0x5582ebe8b8a0 <e31875> {q34} @dt=0x5582ebc65730@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x5582ebe8bef0 <e31878> {q34} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe71570 <e31876> {q34} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory [RV] <- VAR 0x5582ebe7ad50 <e31822> {q8} @dt=0x5582ebc08b30@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe54590 <e31877> {q34} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e31832> {q21} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x5582ebe8c890 <e13986> {q35}
    1:2:2:1:2:1: CONST 0x5582ebe8c180 <e31879> {q35} @dt=0x5582ebc65730@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x5582ebe8c7d0 <e31882> {q35} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe546b0 <e31880> {q35} @dt=0x5582ebc08b30@(G/w32)  HI_result_writeback [RV] <- VAR 0x5582ebe80a90 <e31827> {q13} @dt=0x5582ebc08b30@(G/w32)  HI_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe547d0 <e31881> {q35} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e31832> {q21} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x5582ebe8d170 <e13999> {q36}
    1:2:2:1:2:1: CONST 0x5582ebe8ca60 <e31883> {q36} @dt=0x5582ebc65730@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x5582ebe8d0b0 <e31886> {q36} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe548f0 <e31884> {q36} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x5582ebe7f7d0 <e31826> {q12} @dt=0x5582ebc08b30@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe54a10 <e31885> {q36} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e31832> {q21} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x5582ebe8d8e0 <e14011> {q37}
    1:2:2:1:2:2: ASSIGN 0x5582ebe8d820 <e31898> {q37} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: CONST 0x5582ebf38470 <e31896> {q37} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:2:2: VARREF 0x5582ebe54b30 <e31897> {q37} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e31832> {q21} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 VAR
    1:2:2:1: CASE 0x5582ebe8dc50 <e14066> {q39}
    1:2:2:1:1: VARREF 0x5582ebe20490 <e31899> {q39} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute [RV] <- VAR 0x5582ebe751d0 <e31817> {q2} @dt=0x5582ebc161d0@(G/w2)  ALU_src_B_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8e540 <e14027> {q40}
    1:2:2:1:2:1: CONST 0x5582ebe8de30 <e31900> {q40} @dt=0x5582ebc161d0@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x5582ebe8e480 <e31903> {q40} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe205b0 <e31901> {q40} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 [RV] <- VAR 0x5582ebe86710 <e31832> {q21} @dt=0x5582ebc08b30@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebe206d0 <e31902> {q40} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute [LV] => VAR 0x5582ebe85550 <e31831> {q18} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8ee60 <e14040> {q41}
    1:2:2:1:2:1: CONST 0x5582ebe8e710 <e31904> {q41} @dt=0x5582ebc161d0@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x5582ebe8eda0 <e31907> {q41} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe207f0 <e31905> {q41} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute [RV] <- VAR 0x5582ebe81d50 <e31828> {q14} @dt=0x5582ebc08b30@(G/w32)  sign_imm_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe20910 <e31906> {q41} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute [LV] => VAR 0x5582ebe85550 <e31831> {q18} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8f7a0 <e14053> {q42}
    1:2:2:1:2:1: CONST 0x5582ebe8f030 <e31908> {q42} @dt=0x5582ebc161d0@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x5582ebe8f6e0 <e31911> {q42} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe20a30 <e31909> {q42} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_eight_execute [RV] <- VAR 0x5582ebe82fb0 <e31829> {q15} @dt=0x5582ebc08b30@(G/w32)  program_counter_plus_eight_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe20b50 <e31910> {q42} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute [LV] => VAR 0x5582ebe85550 <e31831> {q18} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8ff50 <e14065> {q43}
    1:2:2:1:2:2: ASSIGN 0x5582ebe8fe90 <e31923> {q43} @dt=0x5582ebc08b30@(G/w32)
    1:2:2:1:2:2:1: CONST 0x5582ebf386c0 <e31921> {q43} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    1:2:2:1:2:2:2: VARREF 0x5582ebe20c70 <e31922> {q43} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute [LV] => VAR 0x5582ebe85550 <e31831> {q18} @dt=0x5582ebc08b30@(G/w32)  src_B_ALU_execute OUTPUT PORT
    3: TYPETABLE 0x5582ebbcf5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x5582ebf43140 <e33066#> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5582ebbe3990 <e26626> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5582ebf43140 <e33066#> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5582ebc161d0 <e26750> {c43} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5582ebc65730 <e27699> {c165} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x5582ebc70340 <e2507> {c209} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5582ebf2bb80 <e27905> {c272} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5582ebc208f0 <e26880> {c65} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5582ebef3c50 <e21624> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5582ebc18c70 <e26772> {c47} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x5582ebf25fd0 <e26530> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x5582ebc28e20 <e27155> {c73} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x5582ebc2acd0 <e27209> {c75} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x5582ebc6fef0 <e2502> {c209} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x5582ebf2cc90 <e28073> {c373} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
		detailed  ->  BASICDTYPE 0x5582ebce7df0 <e4939> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x5582ebc08b30 <e26635> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebf2ddf0 <e29020> {c209} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebcc0fd0 <e25539> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x5582ebf221b0 <e26087> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebbf9850 <e34> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc088b0 <e39> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc185b0 <e462> {c47} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc27c70 <e831> {c72} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc65040 <e2291> {c165} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc6fc80 <e2495> {c209} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc6fef0 <e2502> {c209} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x5582ebc70340 <e2507> {c209} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5582ebc70570 <e2514> {c209} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc71740 <e2542> {c213} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc7d1b0 <e2789> {c272} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc8ce60 <e3054> {c338} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc94f90 <e3188> {c373} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebcad070 <e3572> {c474} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebcce010 <e4253> {e31} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcce630 <e4266> {e31} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebcceda0 <e4278> {e33} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebce7df0 <e4939> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x5582ebda12f0 <e9103> {h37} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebcb4010 <e19848> {i3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5582ebed14a0 <e19856> {j3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5582ebe74cd0 <e19969> {q2} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebe75d90 <e19977> {q3} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebe77050 <e19985> {q4} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebe782f0 <e19993> {q6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe79590 <e20001> {q7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe7a850 <e20009> {q8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe7bb10 <e20017> {q9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe7cdd0 <e20025> {q10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe7e030 <e20033> {q11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe7f2d0 <e20041> {q12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe80590 <e20049> {q13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe81850 <e20057> {q14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe82ab0 <e20065> {q15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe83d90 <e20073> {q17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe85050 <e20081> {q18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe86210 <e20089> {q21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebee5320 <e20116> {q29} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe58f30 <e20168> {p3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe59350 <e20171> {p4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe59770 <e20174> {p7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe59b90 <e20177> {p8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe59fb0 <e20180> {p9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5a530 <e20183> {p10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5aa80 <e20186> {p11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5b0d0 <e20189> {p13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5b6e0 <e20192> {p14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5bcf0 <e20195> {p15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5c300 <e20198> {p16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5c850 <e20201> {p17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5d6f0 <e20204> {p20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe5eb20 <e20212> {p21} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe5fe10 <e20220> {p22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe61100 <e20228> {p23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe623f0 <e20236> {p24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe636e0 <e20244> {p26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe64a00 <e20252> {p27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe65d00 <e20260> {p28} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe66ff0 <e20268> {p29} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe682e0 <e20276> {p30} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe47590 <e20435> {o3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe47a30 <e20438> {o4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe47f50 <e20441> {o5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe48470 <e20444> {o6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe489d0 <e20447> {o8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe48ef0 <e20450> {o9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe49c90 <e20453> {o11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe4aef0 <e20461> {o12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe4c1f0 <e20469> {o14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe4d520 <e20477> {o15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe25960 <e20553> {n3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe25d80 <e20556> {n4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe261c0 <e20559> {n7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe26620 <e20562> {n8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe26a80 <e20565> {n9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe26ee0 <e20568> {n10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe27300 <e20571> {n11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe278e0 <e20574> {n12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe27e80 <e20577> {n13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe283e0 <e20580> {n14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe28980 <e20583> {n16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe28fa0 <e20586> {n17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe29560 <e20589> {n18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe29b80 <e20592> {n19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe2a190 <e20595> {n20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe2a770 <e20598> {n21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe2ad60 <e20601> {n22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe2b2c0 <e20604> {n23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe2c1c0 <e20607> {n26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe2d4b0 <e20615> {n27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe2e600 <e20623> {n28} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe2f8c0 <e20631> {n29} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe30bb0 <e20639> {n30} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe31ed0 <e20647> {n31} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe33210 <e20655> {n33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe34500 <e20663> {n34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe357f0 <e20671> {n35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe36ae0 <e20679> {n36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe37dd0 <e20687> {n37} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe39130 <e20695> {n38} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdecc70 <e20913> {m3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebded090 <e20916> {m4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebded4b0 <e20919> {m5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebded8d0 <e20922> {m8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdedcf0 <e20925> {m9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdee110 <e20928> {m10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdeef50 <e20931> {m11} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebdf01b0 <e20939> {m12} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebdf0af0 <e20947> {m13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf1010 <e20950> {m14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf1e90 <e20953> {m15} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebdf2810 <e20961> {m16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf2d70 <e20964> {m17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf3310 <e20967> {m18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf3870 <e20970> {m19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf3e10 <e20973> {m21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf4370 <e20976> {m22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf48d0 <e20979> {m23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf5770 <e20982> {m24} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebdf69d0 <e20990> {m25} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebdf73d0 <e20998> {m26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf79e0 <e21001> {m27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf88c0 <e21004> {m28} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebdf9300 <e21012> {m29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf9900 <e21015> {m30} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf9ed0 <e21018> {m31} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdfa430 <e21021> {m32} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdfb260 <e21024> {m34} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdfc4d0 <e21032> {m35} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdfd740 <e21040> {m36} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdfe9b0 <e21048> {m37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdffc60 <e21056> {m39} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe00ed0 <e21064> {m40} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe02140 <e21072> {m41} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe03440 <e21080> {m42} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe046e0 <e21088> {m45} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe05950 <e21096> {m46} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe06c50 <e21104> {m47} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe07fb0 <e21112> {m48} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe09260 <e21120> {m50} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe0a4d0 <e21128> {m51} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe0b7d0 <e21136> {m52} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe0cb70 <e21144> {m53} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdd22e0 <e21422> {l3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdd2800 <e21425> {l4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdd2d20 <e21428> {l5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdd30e0 <e21431> {l5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdd34a0 <e21434> {l5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdd4240 <e21437> {l6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdd4a20 <e21445> {l6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdd5200 <e21453> {l6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdd6440 <e21461> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdd6c20 <e21469> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdd7400 <e21477> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdd8640 <e21485> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdd8e20 <e21493> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdda060 <e21501> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdda840 <e21509> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebddba80 <e21517> {l10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x5582ebddd9e0 <e21534> {l13} @dt=this@(w32)u[31:0] refdt=0x5582ebc08b30(G/w32) [31:0]
    3:1:2: RANGE 0x5582ebddd3e0 <e10353> {l13}
    3:1:2:2: CONST 0x5582ebf34b80 <e31134> {l13} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x5582ebf34dd0 <e31144> {l13} @dt=0x5582ebf2ddf0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x5582ebddd4e0 <e21528> {l13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdde710 <e21536> {l14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebddee40 <e21544> {l14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebef3750 <e21570> {l19} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebef3c50 <e21624> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebde15f0 <e21639> {l28} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdc7d70 <e21687> {k2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdc8a30 <e21690> {k3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdc9370 <e21698> {k4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdc9890 <e21701> {k5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdc9db0 <e21704> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdcac10 <e21707> {k7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebed1870 <e21761> {j6} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebed1ef0 <e21769> {j7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebed2750 <e21806> {j8} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebed2fb0 <e21843> {j9} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebed3810 <e21880> {j10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebed4070 <e21917> {j12} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc06af0 <e21971> {i6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc06d50 <e21974> {i7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebecfac0 <e22011> {i8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebed0320 <e22048> {i10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebd8f1c0 <e22096> {h2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd8fc10 <e22099> {h3} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd90c50 <e22107> {h4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd91e90 <e22115> {h5} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd930d0 <e22123> {h6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd94350 <e22131> {h7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd94cd0 <e22139> {h8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd95230 <e22142> {h9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd960d0 <e22145> {h10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd96a50 <e22153> {h11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd96fb0 <e22156> {h12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd97e10 <e22159> {h13} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd987e0 <e22167> {h14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd98df0 <e22170> {h15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd99440 <e22173> {h16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd99a50 <e22176> {h17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9a060 <e22179> {h18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9a670 <e22182> {h19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9ac30 <e22185> {h20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9b1d0 <e22188> {h22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9b720 <e22191> {h23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9bd00 <e22194> {h24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9c310 <e22197> {h25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9c900 <e22200> {h26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9d7f0 <e22203> {h27} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebd9eb20 <e22211> {h28} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebd9f420 <e22219> {h31} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9f850 <e22222> {h32} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebef78c0 <e22239> {h40} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebd7a640 <e22423> {g3} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebd7b800 <e22431> {g4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd7ca40 <e22439> {g5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebd7dc80 <e22447> {g6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebd7e5c0 <e22455> {g7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd02f00 <e22662> {f3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebd05d90 <e22670> {f5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd08df0 <e22673> {f6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd09210 <e22676> {f7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd09cf0 <e22679> {f8} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebd0ab70 <e22687> {f9} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebd0b330 <e22695> {f10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0bfb0 <e22698> {f11} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebd0c8f0 <e22706> {f12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0ce10 <e22709> {f13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0d390 <e22712> {f14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0d930 <e22715> {f15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0de90 <e22718> {f16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0ebf0 <e22721> {f19} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebd0fd10 <e22729> {f20} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd10e30 <e22737> {f21} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebefafc0 <e22754> {f24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcb9230 <e25483> {e4} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebcba330 <e25491> {e5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcbb570 <e25499> {e6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcbc7f0 <e25507> {e8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcbda30 <e25515> {e9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcbecd0 <e25523> {e10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcbfe50 <e25531> {e14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebcc0fd0 <e25539> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebcc1d70 <e25547> {e16} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebcc2e30 <e25555> {e17} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebcc3fb0 <e25563> {e18} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebcc5130 <e25571> {e19} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebf1ddd0 <e25634> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebf1e5e0 <e25677> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebf221b0 <e26087> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebf25fd0 <e26530> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebcafce0 <e26592> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcb04c0 <e26600> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcb1700 <e26608> {d4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebbe3990 <e26626> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5582ebbf66b0 <e26629> {c8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebbf8400 <e26632> {c9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc08b30 <e26635> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc092f0 <e26643> {c13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc09dd0 <e26646> {c16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc0ac50 <e26654> {c17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc0bad0 <e26662> {c20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc0c310 <e26670> {c21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc0c730 <e26673> {c22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc0d310 <e26676> {c23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc0e310 <e26684> {c24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc0ea70 <e26692> {c27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc0f610 <e26695> {c31} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc10790 <e26703> {c32} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc118b0 <e26711> {c33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc12a30 <e26719> {c34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc13b50 <e26727> {c35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc14370 <e26735> {c36} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc147b0 <e26738> {c39} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc14c10 <e26741> {c40} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc15010 <e26744> {c41} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc15470 <e26747> {c42} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc161d0 <e26750> {c43} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebc172f0 <e26758> {c44} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebc17b10 <e26766> {c45} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc17f10 <e26769> {c46} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc18c70 <e26772> {c47} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebc19490 <e26780> {c48} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc19890 <e26783> {c49} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc19cf0 <e26786> {c50} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc1a150 <e26789> {c51} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc1a550 <e26792> {c52} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc1a950 <e26795> {c53} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc1ad50 <e26798> {c54} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc1ba90 <e26801> {c59} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc1c9b0 <e26809> {c60} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc1d950 <e26817> {c61} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc1ea70 <e26825> {c63} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebc208f0 <e26880> {c65} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc21020 <e26888> {c65} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc23c30 <e26990> {c68} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc24360 <e26998> {c68} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc26f70 <e27100> {c71} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc28e20 <e27155> {c73} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5582ebf2a050 <e27181> {c74} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5582ebc2acd0 <e27209> {c75} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x5582ebf2a860 <e27235> {c76} @dt=this@(w26)  logic kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x5582ebc2cc10 <e27263> {c78} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc2ddf0 <e27271> {c79} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc2efa0 <e27279> {c80} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc30180 <e27287> {c81} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc31360 <e27295> {c82} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc324b0 <e27303> {c83} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc33600 <e27311> {c84} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc34750 <e27319> {c85} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc358a0 <e27327> {c86} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc369f0 <e27335> {c87} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc37bd0 <e27343> {c88} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc38df0 <e27351> {c91} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebc396d0 <e27359> {c92} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc39b60 <e27362> {c93} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3a8f0 <e27365> {c94} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc3baa0 <e27373> {c95} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebc3cc50 <e27381> {c96} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebc3d530 <e27389> {c97} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3d9f0 <e27392> {c98} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3de80 <e27395> {c99} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3e3c0 <e27398> {c100} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3e850 <e27401> {c101} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3ece0 <e27404> {c102} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3f110 <e27407> {c103} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3fe80 <e27410> {c106} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc40fd0 <e27418> {c107} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc42180 <e27426> {c108} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc43330 <e27434> {c109} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc444e0 <e27442> {c110} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc45690 <e27450> {c111} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc46840 <e27458> {c112} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc479f0 <e27466> {c113} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc48b40 <e27474> {c114} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc49c90 <e27482> {c115} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc4ade0 <e27490> {c116} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc4bf90 <e27498> {c117} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc4d140 <e27506> {c118} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc4e320 <e27514> {c119} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc4f530 <e27522> {c120} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc4fe20 <e27530> {c123} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc50bb0 <e27533> {c124} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc51490 <e27541> {c125} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc51920 <e27544> {c126} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc51de0 <e27547> {c127} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc522a0 <e27550> {c128} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc52730 <e27553> {c129} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc52bf0 <e27556> {c130} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc530b0 <e27559> {c131} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc534e0 <e27562> {c132} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc542b0 <e27565> {c135} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc55460 <e27573> {c136} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc56610 <e27581> {c137} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc577c0 <e27589> {c138} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc58970 <e27597> {c139} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc59b50 <e27605> {c140} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc5ad30 <e27613> {c141} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc5b650 <e27621> {c145} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc5bb10 <e27624> {c146} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc5bfd0 <e27627> {c147} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc5c490 <e27630> {c148} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc5c8c0 <e27633> {c149} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc5d6c0 <e27636> {c152} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc5e870 <e27644> {c153} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc5fa20 <e27652> {c154} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc60bd0 <e27660> {c155} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc61d80 <e27668> {c156} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc62f30 <e27676> {c157} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc637c0 <e27684> {c160} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc63bf0 <e27687> {c161} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc64080 <e27690> {c162} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc64510 <e27693> {c163} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc649a0 <e27696> {c164} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc65730 <e27699> {c165} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebc668e0 <e27707> {c166} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebc671c0 <e27715> {c167} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebf2bb80 <e27905> {c272} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5582ebf2cc90 <e28073> {c373} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
    3:1: BASICDTYPE 0x5582ebf2ddf0 <e29020> {c209} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebf43140 <e33066#> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
