Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 65b02e9626a34ddab9c7c76d2fca3ac0 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestModule_SyncCount_behav xil_defaultlib.TestModule_SyncCount -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DTrigger [dtrigger_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncCountUD [synccountud_default]
Compiling architecture behavioral of entity xil_defaultlib.testmodule_synccount
Built simulation snapshot TestModule_SyncCount_behav
