Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_4 -L axi_apb_bridge_v3_0_20 -L generic_baseblocks_v2_1_2 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L fifo_generator_v13_2_11 -L axi_data_fifo_v2_1_32 -L axi_crossbar_v2_1_34 -L axi_interconnect_v1_7_24 -L axi_protocol_converter_v2_1_33 -L lib_cdc_v1_0_3 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 27 for port 's_axi_awaddr' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:870]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 27 for port 's_axi_araddr' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:893]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/user_design/rtl/mig_dram_mig_sim.v:1281]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'command' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'input_ch' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'output_ch' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'feature_length' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'command' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'input_ch' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'output_ch' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'feature_length' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:120]
WARNING: [VRFC 10-5021] port 'm00_axi_rlast' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:554]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1317]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3097]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_gen_clk_wiz
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.axi_m_interface_default
Compiling module xil_defaultlib.receive_debouncing
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.FIFO_64bit
Compiling module xil_defaultlib.FIFO_buffer_64bit
Compiling module xil_defaultlib.Convert_32to8
Compiling module xil_defaultlib.transmit_debouncing
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.host_decoder
Compiling module xil_defaultlib.host_decoder_top
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_A' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:709]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_B' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:708]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_C' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:707]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_D' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:706]
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.mig_dram_mig_default
Compiling module xil_defaultlib.mig_dram
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_carry_...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_addr_decode...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_axic_srl_f...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_si_transact...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_si_transact...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_splitter
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_axic_reg_s...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_wdata_route...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axi_r...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_axic_srl_f...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_addr_arbite...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_decerr_slav...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_crossbar(C_...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_0
Compiling module xil_defaultlib.axi_crossbar_0_top
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_a...
Compiling module xil_defaultlib.axi4_32_to_axilite
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_carry_l...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_carry_a...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_compara...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_carry_o...
Compiling module unisims_ver.OR2L
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_carry_l...
Compiling module unisims_ver.FDRE_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_command...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_upsiz...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_compara...
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_compara...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_compara...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_upsiz...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_upsiz...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_ups...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_compara...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_command...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_upsiz...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_compara...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_compara...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_upsiz...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_upsiz...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_ups...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_1
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_addr_arbite...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_addr_decode...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_splitter(C_...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_decerr_slav...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_crossbar_sa...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1
Compiling module xil_defaultlib.axi_crossbar_1_top
Compiling architecture rtl of entity axi_apb_bridge_v3_0_20.psel_decoder [\psel_decoder(c_family="artix7",...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_20.multiplexor [\multiplexor(c_apb_num_slaves=1)...]
Compiling architecture imp of entity axi_apb_bridge_v3_0_20.counter_f [\counter_f(c_num_bits=4,c_family...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_20.axilite_sif [\axilite_sif(c_family="artix7",c...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_20.apb_mif [\apb_mif(c_apb_num_slaves=1)(1,4...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_20.axi_apb_bridge [\axi_apb_bridge(c_family="artix7...]
Compiling architecture axi_to_apb_arch of entity xil_defaultlib.axi_to_apb [axi_to_apb_default]
Compiling module xil_defaultlib.axi_subsystem
Compiling module xil_defaultlib.interface_top
Compiling module xil_defaultlib.clk_counter_fc
Compiling module xil_defaultlib.fc_apb
Compiling module xil_defaultlib.fc_module
Compiling module xil_defaultlib.fc_top
Compiling module xil_defaultlib.clk_counter_conv
Compiling module xil_defaultlib.conv_module
Compiling module xil_defaultlib.conv_apb
Compiling module xil_defaultlib.conv_top
Compiling module xil_defaultlib.clk_counter_pool
Compiling module xil_defaultlib.pool_module
Compiling module xil_defaultlib.pool_apb
Compiling module xil_defaultlib.pool_top
Compiling module xil_defaultlib.compute_top
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
