// Seed: 2925460775
module module_0;
  always @(id_1 or posedge 1'b0) begin
    id_1 <= 1;
  end
endmodule
module module_1 (
    input  wire  id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  wand  id_4,
    output uwire id_5
);
  assign id_5 = id_4;
  wand id_7;
  assign id_7 = id_3;
  tri0 id_8;
  always @(1'b0) $display((1 || 1 == 1), id_0);
  always @(id_4 or 1'b0 < id_7) begin
    forever #1;
  end
  always force id_7 = id_4 == 1 - id_3;
  assign id_5 = 1;
  wire id_9;
  always @(posedge 1 or 1) for (id_8 = id_0; ""; id_8 = 1) @(1'b0);
  module_0();
endmodule
