// Seed: 1515837969
program module_0 (
    output wand id_0,
    output supply1 id_1,
    input wand id_2
);
  always_latch disable id_4;
  assign module_1.id_1 = 0;
  assign id_1 = 1 * -1;
endmodule
module module_1 (
    output supply0 void id_0,
    output logic id_1,
    input uwire id_2
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2
  );
  id_4 :
  assert property (@(posedge id_4) id_4)
    if (-1)
      @(*)
        if (id_4) begin : LABEL_0
          id_1 <= id_4 & -1'd0;
        end else;
    else id_1 = id_4;
endmodule
