// Seed: 3420464776
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_4 = 1;
  assign id_3[1'b0] = id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd23
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  logic [7:0] id_9;
  assign id_9[1 : id_2] = id_5;
  genvar id_10;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_9
  );
endmodule
