$date
	Sun Oct 23 09:35:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#946017
b1 !
1"
#946018
b1 &
b1 %
1$
#946019
0"
#946022
1#
#946026
b0 &
b0 %
0#
0$
#1948122
b11010 &
b11010 %
1$
b11010 !
1"
#1948123
0"
#1948126
b1101 &
b1101 %
#1948130
b101000 &
b101000 %
#1948134
b10100 &
b10100 %
#1948138
b1010 &
b1010 %
#1948142
b101 &
b101 %
#1948146
b10000 &
b10000 %
#1948150
b1000 &
b1000 %
#1948154
b100 &
b100 %
#1948158
b10 &
b10 %
#1948162
b1 &
b1 %
1#
#1948166
b0 &
0#
b0 %
0$
#2932761
b1000 !
1"
#2932762
b1000 &
b1000 %
1$
#2932763
0"
#2932766
b100 &
b100 %
#2932770
b10 &
b10 %
#2932774
b1 &
1#
b1 %
#2932778
b0 &
b0 %
0#
0$
#4500012
