{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730515493063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730515493064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 02:44:52 2024 " "Processing started: Sat Nov 02 02:44:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730515493064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730515493064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSS -c DSS " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSS -c DSS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730515493064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1730515494822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSS-mycomp " "Found design unit 1: DSS-mycomp" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497365 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSS " "Found entity 1: DSS" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730515497365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpmrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpmrom-SYN " "Found design unit 1: lpmrom-SYN" {  } { { "LPMROM.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497376 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPMROM " "Found entity 1: LPMROM" {  } { { "LPMROM.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730515497376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dss_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSS_TB-DSS_TB_arch " "Found design unit 1: DSS_TB-DSS_TB_arch" {  } { { "DSS_TB.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497384 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSS_TB " "Found entity 1: DSS_TB" {  } { { "DSS_TB.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730515497384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-comp " "Found design unit 1: LFSR-comp" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497399 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730515497399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-Behavioral " "Found design unit 1: xor_gate-Behavioral" {  } { { "xor_gate.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/xor_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497409 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730515497409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phaseaccumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phaseaccumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseAccumulator-mycomp " "Found design unit 1: PhaseAccumulator-mycomp" {  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497417 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseAccumulator " "Found entity 1: PhaseAccumulator" {  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730515497417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730515497417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSS " "Elaborating entity \"DSS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730515498459 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FSK_OUT DSS.vhd(15) " "VHDL Signal Declaration warning at DSS.vhd(15): used implicit default value for signal \"FSK_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730515498484 "|DSS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_DFF1 DSS.vhd(25) " "Verilog HDL or VHDL warning at DSS.vhd(25): object \"out_DFF1\" assigned a value but never read" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730515498487 "|DSS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkdata DSS.vhd(26) " "Verilog HDL or VHDL warning at DSS.vhd(26): object \"clkdata\" assigned a value but never read" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730515498487 "|DSS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:myLFSR " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:myLFSR\"" {  } { { "DSS.vhd" "myLFSR" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730515498611 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg\[9..1\] LFSR.vhd(15) " "Using initial value X (don't care) for net \"reg\[9..1\]\" at LFSR.vhd(15)" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730515498614 "|DSS|LFSR:myLFSR"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg\[0\] LFSR.vhd(25) " "Can't resolve multiple constant drivers for net \"reg\[0\]\" at LFSR.vhd(25)" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730515498615 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "LFSR.vhd(31) " "Constant driver at LFSR.vhd(31)" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 31 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1730515498616 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LFSR:myLFSR " "Can't elaborate user hierarchy \"LFSR:myLFSR\"" {  } { { "DSS.vhd" "myLFSR" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 50 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730515498616 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730515499144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 02 02:44:59 2024 " "Processing ended: Sat Nov 02 02:44:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730515499144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730515499144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730515499144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730515499144 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730515499878 ""}
