Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 14:10:26 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.414        0.000                      0                  172        0.166        0.000                      0                  172       49.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              95.414        0.000                      0                  172        0.166        0.000                      0                  172       49.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       95.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.414ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.085ns (25.343%)  route 3.196ns (74.657%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 105.182 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.456     6.096 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.141     7.237    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.389 r  busy_i_2/O
                         net (fo=2, routed)           0.956     8.345    busy_i_2_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I0_O)        0.353     8.698 r  FSM_onehot_state[17]_i_5/O
                         net (fo=1, routed)           0.433     9.131    FSM_onehot_state[17]_i_5_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  FSM_onehot_state[17]_i_2/O
                         net (fo=18, routed)          0.666     9.922    FSM_onehot_state[17]_i_2_n_0
    SLICE_X110Y45        FDRE                                         r  FSM_onehot_state_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.699   105.182    clock_IBUF_BUFG
    SLICE_X110Y45        FDRE                                         r  FSM_onehot_state_reg[16]/C
                         clock pessimism              0.394   105.576    
                         clock uncertainty           -0.035   105.541    
    SLICE_X110Y45        FDRE (Setup_fdre_C_CE)      -0.205   105.336    FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                        105.336    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                 95.414    

Slack (MET) :             95.496ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.085ns (25.385%)  route 3.189ns (74.615%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.456     6.096 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.141     7.237    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.389 r  busy_i_2/O
                         net (fo=2, routed)           0.956     8.345    busy_i_2_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I0_O)        0.353     8.698 r  FSM_onehot_state[17]_i_5/O
                         net (fo=1, routed)           0.433     9.131    FSM_onehot_state[17]_i_5_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  FSM_onehot_state[17]_i_2/O
                         net (fo=18, routed)          0.659     9.915    FSM_onehot_state[17]_i_2_n_0
    SLICE_X108Y44        FDRE                                         r  FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.697   105.180    clock_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism              0.435   105.615    
                         clock uncertainty           -0.035   105.580    
    SLICE_X108Y44        FDRE (Setup_fdre_C_CE)      -0.169   105.411    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                        105.411    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                 95.496    

Slack (MET) :             95.496ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.085ns (25.385%)  route 3.189ns (74.615%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.456     6.096 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.141     7.237    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.389 r  busy_i_2/O
                         net (fo=2, routed)           0.956     8.345    busy_i_2_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I0_O)        0.353     8.698 r  FSM_onehot_state[17]_i_5/O
                         net (fo=1, routed)           0.433     9.131    FSM_onehot_state[17]_i_5_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  FSM_onehot_state[17]_i_2/O
                         net (fo=18, routed)          0.659     9.915    FSM_onehot_state[17]_i_2_n_0
    SLICE_X108Y44        FDRE                                         r  FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.697   105.180    clock_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  FSM_onehot_state_reg[9]/C
                         clock pessimism              0.435   105.615    
                         clock uncertainty           -0.035   105.580    
    SLICE_X108Y44        FDRE (Setup_fdre_C_CE)      -0.169   105.411    FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                        105.411    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                 95.496    

Slack (MET) :             95.554ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.085ns (26.199%)  route 3.056ns (73.801%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 105.182 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.456     6.096 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.141     7.237    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.389 r  busy_i_2/O
                         net (fo=2, routed)           0.956     8.345    busy_i_2_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I0_O)        0.353     8.698 r  FSM_onehot_state[17]_i_5/O
                         net (fo=1, routed)           0.433     9.131    FSM_onehot_state[17]_i_5_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  FSM_onehot_state[17]_i_2/O
                         net (fo=18, routed)          0.526     9.782    FSM_onehot_state[17]_i_2_n_0
    SLICE_X110Y46        FDRE                                         r  FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.699   105.182    clock_IBUF_BUFG
    SLICE_X110Y46        FDRE                                         r  FSM_onehot_state_reg[4]/C
                         clock pessimism              0.394   105.576    
                         clock uncertainty           -0.035   105.541    
    SLICE_X110Y46        FDRE (Setup_fdre_C_CE)      -0.205   105.336    FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                        105.336    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 95.554    

Slack (MET) :             95.604ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.085ns (26.264%)  route 3.046ns (73.736%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.456     6.096 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.141     7.237    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.389 r  busy_i_2/O
                         net (fo=2, routed)           0.956     8.345    busy_i_2_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I0_O)        0.353     8.698 r  FSM_onehot_state[17]_i_5/O
                         net (fo=1, routed)           0.433     9.131    FSM_onehot_state[17]_i_5_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  FSM_onehot_state[17]_i_2/O
                         net (fo=18, routed)          0.516     9.772    FSM_onehot_state[17]_i_2_n_0
    SLICE_X109Y46        FDRE                                         r  FSM_onehot_state_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.697   105.180    clock_IBUF_BUFG
    SLICE_X109Y46        FDRE                                         r  FSM_onehot_state_reg[14]/C
                         clock pessimism              0.435   105.615    
                         clock uncertainty           -0.035   105.580    
    SLICE_X109Y46        FDRE (Setup_fdre_C_CE)      -0.205   105.375    FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                        105.375    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                 95.604    

Slack (MET) :             95.604ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.085ns (26.264%)  route 3.046ns (73.736%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.456     6.096 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.141     7.237    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.389 r  busy_i_2/O
                         net (fo=2, routed)           0.956     8.345    busy_i_2_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I0_O)        0.353     8.698 r  FSM_onehot_state[17]_i_5/O
                         net (fo=1, routed)           0.433     9.131    FSM_onehot_state[17]_i_5_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  FSM_onehot_state[17]_i_2/O
                         net (fo=18, routed)          0.516     9.772    FSM_onehot_state[17]_i_2_n_0
    SLICE_X109Y46        FDRE                                         r  FSM_onehot_state_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.697   105.180    clock_IBUF_BUFG
    SLICE_X109Y46        FDRE                                         r  FSM_onehot_state_reg[15]/C
                         clock pessimism              0.435   105.615    
                         clock uncertainty           -0.035   105.580    
    SLICE_X109Y46        FDRE (Setup_fdre_C_CE)      -0.205   105.375    FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                        105.375    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                 95.604    

Slack (MET) :             95.631ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.085ns (26.442%)  route 3.018ns (73.558%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.456     6.096 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.141     7.237    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.389 r  busy_i_2/O
                         net (fo=2, routed)           0.956     8.345    busy_i_2_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I0_O)        0.353     8.698 r  FSM_onehot_state[17]_i_5/O
                         net (fo=1, routed)           0.433     9.131    FSM_onehot_state[17]_i_5_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  FSM_onehot_state[17]_i_2/O
                         net (fo=18, routed)          0.488     9.744    FSM_onehot_state[17]_i_2_n_0
    SLICE_X109Y45        FDRE                                         r  FSM_onehot_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.697   105.180    clock_IBUF_BUFG
    SLICE_X109Y45        FDRE                                         r  FSM_onehot_state_reg[10]/C
                         clock pessimism              0.435   105.615    
                         clock uncertainty           -0.035   105.580    
    SLICE_X109Y45        FDRE (Setup_fdre_C_CE)      -0.205   105.375    FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                        105.375    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 95.631    

Slack (MET) :             95.631ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.085ns (26.442%)  route 3.018ns (73.558%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.456     6.096 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.141     7.237    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.389 r  busy_i_2/O
                         net (fo=2, routed)           0.956     8.345    busy_i_2_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I0_O)        0.353     8.698 r  FSM_onehot_state[17]_i_5/O
                         net (fo=1, routed)           0.433     9.131    FSM_onehot_state[17]_i_5_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  FSM_onehot_state[17]_i_2/O
                         net (fo=18, routed)          0.488     9.744    FSM_onehot_state[17]_i_2_n_0
    SLICE_X109Y45        FDRE                                         r  FSM_onehot_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.697   105.180    clock_IBUF_BUFG
    SLICE_X109Y45        FDRE                                         r  FSM_onehot_state_reg[11]/C
                         clock pessimism              0.435   105.615    
                         clock uncertainty           -0.035   105.580    
    SLICE_X109Y45        FDRE (Setup_fdre_C_CE)      -0.205   105.375    FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                        105.375    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 95.631    

Slack (MET) :             95.631ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.085ns (26.442%)  route 3.018ns (73.558%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.456     6.096 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.141     7.237    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.389 r  busy_i_2/O
                         net (fo=2, routed)           0.956     8.345    busy_i_2_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I0_O)        0.353     8.698 r  FSM_onehot_state[17]_i_5/O
                         net (fo=1, routed)           0.433     9.131    FSM_onehot_state[17]_i_5_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  FSM_onehot_state[17]_i_2/O
                         net (fo=18, routed)          0.488     9.744    FSM_onehot_state[17]_i_2_n_0
    SLICE_X109Y45        FDRE                                         r  FSM_onehot_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.697   105.180    clock_IBUF_BUFG
    SLICE_X109Y45        FDRE                                         r  FSM_onehot_state_reg[12]/C
                         clock pessimism              0.435   105.615    
                         clock uncertainty           -0.035   105.580    
    SLICE_X109Y45        FDRE (Setup_fdre_C_CE)      -0.205   105.375    FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                        105.375    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 95.631    

Slack (MET) :             95.631ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.085ns (26.442%)  route 3.018ns (73.558%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.456     6.096 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.141     7.237    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.152     7.389 r  busy_i_2/O
                         net (fo=2, routed)           0.956     8.345    busy_i_2_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I0_O)        0.353     8.698 r  FSM_onehot_state[17]_i_5/O
                         net (fo=1, routed)           0.433     9.131    FSM_onehot_state[17]_i_5_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  FSM_onehot_state[17]_i_2/O
                         net (fo=18, routed)          0.488     9.744    FSM_onehot_state[17]_i_2_n_0
    SLICE_X109Y45        FDRE                                         r  FSM_onehot_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.697   105.180    clock_IBUF_BUFG
    SLICE_X109Y45        FDRE                                         r  FSM_onehot_state_reg[13]/C
                         clock pessimism              0.435   105.615    
                         clock uncertainty           -0.035   105.580    
    SLICE_X109Y45        FDRE (Setup_fdre_C_CE)      -0.205   105.375    FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                        105.375    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 95.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 var2_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.639     1.736    clock_IBUF_BUFG
    SLICE_X106Y46        FDRE                                         r  var2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  var2_reg/Q
                         net (fo=3, routed)           0.097     1.974    var2__0
    SLICE_X107Y46        LUT2 (Prop_lut2_I1_O)        0.048     2.022 r  FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     2.022    FSM_onehot_state[6]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.910     2.104    clock_IBUF_BUFG
    SLICE_X107Y46        FDRE                                         r  FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.355     1.749    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.107     1.856    FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 var2_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.639     1.736    clock_IBUF_BUFG
    SLICE_X106Y46        FDRE                                         r  var2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.141     1.877 f  var2_reg/Q
                         net (fo=3, routed)           0.097     1.974    var2__0
    SLICE_X107Y46        LUT2 (Prop_lut2_I1_O)        0.045     2.019 r  FSM_onehot_state[17]_i_3/O
                         net (fo=1, routed)           0.000     2.019    FSM_onehot_state[17]_i_3_n_0
    SLICE_X107Y46        FDRE                                         r  FSM_onehot_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.910     2.104    clock_IBUF_BUFG
    SLICE_X107Y46        FDRE                                         r  FSM_onehot_state_reg[17]/C
                         clock pessimism             -0.355     1.749    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.091     1.840    FSM_onehot_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.570%)  route 0.157ns (45.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.878 f  done_int_reg/Q
                         net (fo=4, routed)           0.157     2.035    done_OBUF
    SLICE_X113Y45        LUT3 (Prop_lut3_I0_O)        0.048     2.083 r  busy_i_2/O
                         net (fo=2, routed)           0.000     2.083    busy_i_2_n_0
    SLICE_X113Y45        FDRE                                         r  busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  busy_reg/C
                         clock pessimism             -0.352     1.753    
    SLICE_X113Y45        FDRE (Hold_fdre_C_D)         0.101     1.854    busy_reg
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.014%)  route 0.203ns (58.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X110Y46        FDRE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.203     2.081    var2
    SLICE_X107Y46        FDRE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.910     2.104    clock_IBUF_BUFG
    SLICE_X107Y46        FDRE                                         r  FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.330     1.774    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.066     1.840    FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            var2_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.550%)  route 0.205ns (52.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X110Y46        FDRE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.205     2.083    var2
    SLICE_X106Y46        LUT3 (Prop_lut3_I1_O)        0.045     2.128 r  var2_i_1/O
                         net (fo=1, routed)           0.000     2.128    var2_i_1_n_0
    SLICE_X106Y46        FDRE                                         r  var2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.910     2.104    clock_IBUF_BUFG
    SLICE_X106Y46        FDRE                                         r  var2_reg/C
                         clock pessimism             -0.330     1.774    
    SLICE_X106Y46        FDRE (Hold_fdre_C_D)         0.091     1.865    var2_reg
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tempint000_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint000_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.639     1.736    clock_IBUF_BUFG
    SLICE_X107Y44        FDRE                                         r  tempint000_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  tempint000_reg[5]/Q
                         net (fo=7, routed)           0.168     2.045    tempint000__0[5]
    SLICE_X107Y44        LUT2 (Prop_lut2_I1_O)        0.045     2.090 r  tempint000[5]_i_1/O
                         net (fo=1, routed)           0.000     2.090    tempint000[5]_i_1_n_0
    SLICE_X107Y44        FDRE                                         r  tempint000_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.910     2.104    clock_IBUF_BUFG
    SLICE_X107Y44        FDRE                                         r  tempint000_reg[5]/C
                         clock pessimism             -0.368     1.736    
    SLICE_X107Y44        FDRE (Hold_fdre_C_D)         0.091     1.827    tempint000_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.190ns (48.056%)  route 0.205ns (51.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X110Y45        FDRE                                         r  FSM_onehot_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  FSM_onehot_state_reg[16]/Q
                         net (fo=34, routed)          0.205     2.083    FSM_onehot_state_reg_n_0_[16]
    SLICE_X110Y43        LUT2 (Prop_lut2_I0_O)        0.049     2.132 r  index001[8]_i_1/O
                         net (fo=1, routed)           0.000     2.132    index001[8]_i_1_n_0
    SLICE_X110Y43        FDRE                                         r  index001_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  index001_reg[8]/C
                         clock pessimism             -0.352     1.753    
    SLICE_X110Y43        FDRE (Hold_fdre_C_D)         0.107     1.860    index001_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.525%)  route 0.205ns (52.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X110Y45        FDRE                                         r  FSM_onehot_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  FSM_onehot_state_reg[16]/Q
                         net (fo=34, routed)          0.205     2.083    FSM_onehot_state_reg_n_0_[16]
    SLICE_X110Y43        LUT2 (Prop_lut2_I0_O)        0.045     2.128 r  index001[7]_i_1/O
                         net (fo=1, routed)           0.000     2.128    index001[7]_i_1_n_0
    SLICE_X110Y43        FDRE                                         r  index001_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  index001_reg[7]/C
                         clock pessimism             -0.352     1.753    
    SLICE_X110Y43        FDRE (Hold_fdre_C_D)         0.092     1.845    index001_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.639     1.736    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.141     1.877 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.192     2.068    FSM_onehot_state_reg_n_0_[0]
    SLICE_X107Y45        LUT4 (Prop_lut4_I3_O)        0.045     2.113 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.113    FSM_onehot_state[0]_i_1_n_0
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.910     2.104    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.368     1.736    
    SLICE_X107Y45        FDSE (Hold_fdse_C_D)         0.091     1.827    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.639     1.736    clock_IBUF_BUFG
    SLICE_X107Y45        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDSE (Prop_fdse_C_Q)         0.141     1.877 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.194     2.070    FSM_onehot_state_reg_n_0_[0]
    SLICE_X107Y45        LUT2 (Prop_lut2_I0_O)        0.045     2.115 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.115    FSM_onehot_state[1]_i_1_n_0
    SLICE_X107Y45        FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.910     2.104    clock_IBUF_BUFG
    SLICE_X107Y45        FDRE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.368     1.736    
    SLICE_X107Y45        FDRE (Hold_fdre_C_D)         0.092     1.828    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X107Y45  FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X109Y45  FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X109Y45  FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X109Y45  FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X109Y45  FSM_onehot_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X109Y46  FSM_onehot_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X109Y46  FSM_onehot_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X110Y45  FSM_onehot_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y46  FSM_onehot_state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y45  FSM_onehot_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y45  busy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y46  done_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y41  index000_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y41  index000_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y41  index000_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y41  index000_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y41  index000_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y42  index000_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y42  index000_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y41  index000_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y47  index000_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y47  index000_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y47  index000_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y47  index000_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y41  index000_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y47  index000_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y47  index000_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y41  index000_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y41  index000_reg[4]/C



