// Seed: 3427963239
module module_0 (
    id_1,
    id_2#(1'd0),
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9 = 1 - id_9;
endmodule
module module_1 (
    output logic id_0
);
  always id_0 <= 1;
  supply0 id_3;
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  assign id_0 = id_2;
endmodule
