#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f872ad00150 .scope module, "Test" "Test" 2 2;
 .timescale 0 0;
v0x7f872ad10d10_0 .var "clk", 0 0;
v0x7f872ad10dd0_0 .var "rd", 4 0;
v0x7f872ad10e60_0 .net "readData1", 31 0, v0x7f872ad10740_0;  1 drivers
v0x7f872ad10f10_0 .net "readData2", 31 0, v0x7f872ad107f0_0;  1 drivers
v0x7f872ad10fc0_0 .var "regWrite", 0 0;
v0x7f872ad11090_0 .var "rs", 4 0;
v0x7f872ad11140_0 .var "rt", 4 0;
v0x7f872ad111f0_0 .var "writeData", 31 0;
S_0x7f872ad002c0 .scope module, "rf" "register_file" 2 10, 3 1 0, S_0x7f872ad00150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "rs"
    .port_info 2 /INPUT 5 "rt"
    .port_info 3 /INPUT 5 "rd"
    .port_info 4 /INPUT 1 "regWrite"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /OUTPUT 32 "readData1"
    .port_info 7 /OUTPUT 32 "readData2"
v0x7f872ad005f0_0 .net "clk", 0 0, v0x7f872ad10d10_0;  1 drivers
v0x7f872ad106a0_0 .net "rd", 4 0, v0x7f872ad10dd0_0;  1 drivers
v0x7f872ad10740_0 .var "readData1", 31 0;
v0x7f872ad107f0_0 .var "readData2", 31 0;
v0x7f872ad108a0_0 .net "regWrite", 0 0, v0x7f872ad10fc0_0;  1 drivers
v0x7f872ad10980 .array "registers", 0 31, 31 0;
v0x7f872ad10a20_0 .net "rs", 4 0, v0x7f872ad11090_0;  1 drivers
v0x7f872ad10ad0_0 .net "rt", 4 0, v0x7f872ad11140_0;  1 drivers
v0x7f872ad10b80_0 .net "writeData", 31 0, v0x7f872ad111f0_0;  1 drivers
E_0x7f872ad00570 .event posedge, v0x7f872ad005f0_0;
E_0x7f872ad005b0 .event edge, v0x7f872ad10ad0_0, v0x7f872ad10a20_0;
    .scope S_0x7f872ad002c0;
T_0 ;
    %wait E_0x7f872ad005b0;
    %load/vec4 v0x7f872ad10a20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x7f872ad10a20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f872ad10980, 4;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x7f872ad10740_0, 0;
    %load/vec4 v0x7f872ad10ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x7f872ad10ad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f872ad10980, 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x7f872ad107f0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f872ad002c0;
T_1 ;
    %wait E_0x7f872ad00570;
    %load/vec4 v0x7f872ad108a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f872ad10b80_0;
    %load/vec4 v0x7f872ad106a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f872ad10980, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f872ad00150;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f872ad10d10_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x7f872ad10d10_0;
    %inv;
    %store/vec4 v0x7f872ad10d10_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7f872ad00150;
T_3 ;
    %vpi_call 2 20 "$dumpfile", "tests/simulation/im_test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f872ad002c0 {0 0 0};
    %vpi_call 2 22 "$monitor", "clk: %b, readData1: %d, readData2: %d", v0x7f872ad10d10_0, v0x7f872ad10e60_0, v0x7f872ad10f10_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f872ad00150;
T_4 ;
    %fork t_1, S_0x7f872ad00150;
    %fork t_2, S_0x7f872ad00150;
    %fork t_3, S_0x7f872ad00150;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f872ad10dd0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x7f872ad111f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f872ad10fc0_0, 0;
    %end;
t_2 ;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f872ad10fc0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f872ad11090_0, 0;
    %end;
t_3 ;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f872ad10fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f872ad11090_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f872ad11140_0, 0;
    %end;
    .scope S_0x7f872ad00150;
t_0 ;
    %end;
    .thread T_4;
    .scope S_0x7f872ad00150;
T_5 ;
    %delay 25, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tests/rf_test.v";
    "components/state_components/registers.v";
