{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737738707749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737738707750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 14:11:47 2025 " "Processing started: Fri Jan 24 14:11:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737738707750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738707750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_exp4 -c circuito_exp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_exp4 -c circuito_exp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738707750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737738708055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737738708055 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidade_controle.v(71) " "Verilog HDL information at unidade_controle.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "unidade_controle.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/unidade_controle.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737738713764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/unidade_controle.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737738713765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738713765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_rom_16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_rom_16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom_16x4 " "Found entity 1: sync_rom_16x4" {  } { { "sync_rom_16x4.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/sync_rom_16x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737738713767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738713767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737738713768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738713768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737738713768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738713768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737738713770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738713770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737738713771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738713771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737738713773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738713773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737738713774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738713774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp4_tb " "Found entity 1: circuito_exp4_tb" {  } { { "circuito_exp4_tb.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/circuito_exp4_tb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737738713775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738713775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp4.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp4.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp4 " "Found entity 1: circuito_exp4" {  } { { "circuito_exp4.v" "" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/circuito_exp4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737738713777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738713777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_exp4 " "Elaborating entity \"circuito_exp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737738713795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "circuito_exp4.v" "FD" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/circuito_exp4.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737738713796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:FD\|contador_163:contador " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:FD\|contador_163:contador\"" {  } { { "fluxo_dados.v" "contador" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/fluxo_dados.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737738713797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:FD\|comparador_85:comparador " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:FD\|comparador_85:comparador\"" {  } { { "fluxo_dados.v" "comparador" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/fluxo_dados.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737738713798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4 fluxo_dados:FD\|sync_rom_16x4:memoria " "Elaborating entity \"sync_rom_16x4\" for hierarchy \"fluxo_dados:FD\|sync_rom_16x4:memoria\"" {  } { { "fluxo_dados.v" "memoria" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/fluxo_dados.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737738713800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 fluxo_dados:FD\|registrador_4:registrador " "Elaborating entity \"registrador_4\" for hierarchy \"fluxo_dados:FD\|registrador_4:registrador\"" {  } { { "fluxo_dados.v" "registrador" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/fluxo_dados.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737738713800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:FD\|edge_detector:detector " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:FD\|edge_detector:detector\"" {  } { { "fluxo_dados.v" "detector" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/fluxo_dados.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737738713801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:UC\"" {  } { { "circuito_exp4.v" "UC" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/circuito_exp4.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737738713802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX0 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX0\"" {  } { { "circuito_exp4.v" "HEX0" { Text "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/circuito_exp4.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737738713803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737738714182 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737738714312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/output_files/circuito_exp4.map.smsg " "Generated suppressed messages file C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/output_files/circuito_exp4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738714333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737738714409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737738714409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737738714438 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737738714438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737738714438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737738714438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737738714447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 14:11:54 2025 " "Processing ended: Fri Jan 24 14:11:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737738714447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737738714447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737738714447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737738714447 ""}
