# compile vhdl design source files
vhdl xil_defaultlib  "../../../Proiect.srcs/sources_1/new/SLRN.vhd"
vhdl xil_defaultlib  "../../../Proiect.srcs/sources_1/new/FDN.vhd"
vhdl xil_defaultlib  "../../../Proiect.srcs/sources_1/new/ADDN.vhd"
vhdl xil_defaultlib  "../../../Proiect.srcs/sources_1/new/UC.vhd"
vhdl xil_defaultlib  "../../../Proiect.srcs/sources_1/new/Impartitor1.vhd"
vhdl xil_defaultlib  "../../../Proiect.srcs/sim_1/new/tb.vhd"

# Do not sort compile order
nosort
