// Seed: 3797138872
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    output wire id_6,
    output wand id_7,
    input supply0 id_8,
    input wire id_9,
    input tri1 id_10,
    input wand id_11,
    input tri id_12
);
endmodule
module module_1 (
    output tri1  id_0,
    input  wire  id_1,
    output logic id_2
);
  bit id_4;
  always id_2.id_4 <= 1 ^ -1'b0;
  assign id_2 = id_4 && id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_4 = "" && id_4;
  logic id_5;
  ;
endmodule
