Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  2 12:18:29 2025
| Host         : DESKTOP-QCIC9EP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |              24 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              55 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                      Enable Signal                                     |                                     Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_1            | interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0[15]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0 | interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count[31]_i_1_n_0       |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG |                                                                                        | interface_main_inst/clk_div_inst/cnt[7]_i_1_n_0                                         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_1            |                                                                                         |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | interface_main_inst/clk_div_inst/E[0]                                                  |                                                                                         |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                                                                                        |                                                                                         |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG | interface_main_inst/pmod_dac121S101_inst/state__0[1]                                   | interface_main_inst/pmod_dac121S101_inst/count[13]_i_1__0_n_0                           |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG | interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count[31]_i_2_n_0      | interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count[31]_i_1_n_0       |                6 |             31 |         5.17 |
+----------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+


