#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Nov 11 00:48:54 2025
# Process ID         : 48104
# Current directory  : D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1
# Command line       : vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file           : D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper.vdi
# Journal file       : D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1\vivado.jou
# Running On         : Navin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16955 MB
# Swap memory        : 27329 MB
# Total Virtual      : 44284 MB
# Available Virtual  : 6055 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 532.344 ; gain = 165.816
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_AXI_BayerToRGB_0_0/system_AXI_BayerToRGB_0_0.dcp' for cell 'system_i/AXI_BayerToRGB_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_DVIClocking_1_0/system_DVIClocking_1_0.dcp' for cell 'system_i/DVIClocking_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/system_MIPI_CSI_2_RX_0_0.dcp' for cell 'system_i/MIPI_CSI_2_RX_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/system_MIPI_D_PHY_RX_0_0.dcp' for cell 'system_i/MIPI_D_PHY_RX_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.dcp' for cell 'system_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/system_rgb2dvi_0_0.dcp' for cell 'system_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_clk_wiz_0_150M_0/system_rst_clk_wiz_0_150M_0.dcp' for cell 'system_i/rst_clk_wiz_0_150M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_clk_wiz_0_50M_0/system_rst_clk_wiz_0_50M_0.dcp' for cell 'system_i/rst_clk_wiz_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_vid_clk_dyn_0/system_rst_vid_clk_dyn_0.dcp' for cell 'system_i/rst_vid_clk_dyn'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/system_system_ila_0_0.dcp' for cell 'system_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_gamma_lut_0_0/system_v_gamma_lut_0_0.dcp' for cell 'system_i/v_gamma_lut_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.dcp' for cell 'system_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_video_dynclk_0/system_video_dynclk_0.dcp' for cell 'system_i/video_dynclk'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_vtg_0/system_vtg_0.dcp' for cell 'system_i/vtg'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0.dcp' for cell 'system_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0/system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0.dcp' for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_1/system_ps7_0_axi_periph_imp_auto_cc_1.dcp' for cell 'system_i/ps7_0_axi_periph/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 838.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1507 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: system_i/system_ila_0/U0/ila_lib UUID: 2c881683-5cb2-5cd0-9f93-b9802d089541 
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vidclk'. The XDC file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_rxclk_lane'. The XDC file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_rxclk'. The XDC file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo.xdc] for cell 'system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo.xdc] for cell 'system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/mipi_csi2_rx.xdc] for cell 'system_i/MIPI_CSI_2_RX_0/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/mipi_csi2_rx.xdc] for cell 'system_i/MIPI_CSI_2_RX_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_scnn_refclk'. The XDC file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_sfen_refclk'. The XDC file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_sfen_rxclk'. The XDC file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver.xdc] for cell 'system_i/MIPI_D_PHY_RX_0/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver.xdc] for cell 'system_i/MIPI_D_PHY_RX_0/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_clk_wiz_0_50M_0/system_rst_clk_wiz_0_50M_0_board.xdc] for cell 'system_i/rst_clk_wiz_0_50M/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_clk_wiz_0_50M_0/system_rst_clk_wiz_0_50M_0_board.xdc] for cell 'system_i/rst_clk_wiz_0_50M/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_clk_wiz_0_50M_0/system_rst_clk_wiz_0_50M_0.xdc] for cell 'system_i/rst_clk_wiz_0_50M/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_clk_wiz_0_50M_0/system_rst_clk_wiz_0_50M_0.xdc] for cell 'system_i/rst_clk_wiz_0_50M/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_vid_clk_dyn_0/system_rst_vid_clk_dyn_0_board.xdc] for cell 'system_i/rst_vid_clk_dyn/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_vid_clk_dyn_0/system_rst_vid_clk_dyn_0_board.xdc] for cell 'system_i/rst_vid_clk_dyn/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_vid_clk_dyn_0/system_rst_vid_clk_dyn_0.xdc] for cell 'system_i/rst_vid_clk_dyn/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_vid_clk_dyn_0/system_rst_vid_clk_dyn_0.xdc] for cell 'system_i/rst_vid_clk_dyn/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_board.xdc] for cell 'system_i/video_dynclk/inst'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_board.xdc] for cell 'system_i/video_dynclk/inst'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_video_dynclk_0/system_video_dynclk_0.xdc] for cell 'system_i/video_dynclk/inst'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_video_dynclk_0/system_video_dynclk_0.xdc] for cell 'system_i/video_dynclk/inst'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_clk_wiz_0_150M_0/system_rst_clk_wiz_0_150M_0_board.xdc] for cell 'system_i/rst_clk_wiz_0_150M/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_clk_wiz_0_150M_0/system_rst_clk_wiz_0_150M_0_board.xdc] for cell 'system_i/rst_clk_wiz_0_150M/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_clk_wiz_0_150M_0/system_rst_clk_wiz_0_150M_0.xdc] for cell 'system_i/rst_clk_wiz_0_150M/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rst_clk_wiz_0_150M_0/system_rst_clk_wiz_0_150M_0.xdc] for cell 'system_i/rst_clk_wiz_0_150M/U0'
Parsing XDC File [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/ZyboZ7_A.xdc]
Finished Parsing XDC File [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/ZyboZ7_A.xdc]
Parsing XDC File [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc]
WARNING: [Vivado 12-508] No pins matched '.*DVIClocking_0/U0/PixelClkBuffer/O'. [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins -regexp .*DVIClocking_0/U0/PixelClkBuffer/O -hierarchical]'. [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc]
Parsing XDC File [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/auto.xdc]
Finished Parsing XDC File [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/auto.xdc]
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo_clocks.xdc] for cell 'system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo_clocks.xdc:59]
WARNING: [Timing 38-3] User defined clock exists on pin system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 [See D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo_clocks.xdc:59]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo_clocks.xdc:59]
all_fanout: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1576.809 ; gain = 573.230
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo_clocks.xdc] for cell 'system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/mipi_csi2_rx_clocks.xdc] for cell 'system_i/MIPI_CSI_2_RX_0/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/mipi_csi2_rx_clocks.xdc] for cell 'system_i/MIPI_CSI_2_RX_0/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_clocks.xdc] for cell 'system_i/MIPI_D_PHY_RX_0/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_clocks.xdc] for cell 'system_i/MIPI_D_PHY_RX_0/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0_clocks.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0_clocks.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0_clocks.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0_clocks.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0_clocks.xdc:54]
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0_clocks.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_1/system_ps7_0_axi_periph_imp_auto_cc_1_clocks.xdc] for cell 'system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_1/system_ps7_0_axi_periph_imp_auto_cc_1_clocks.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_1/system_ps7_0_axi_periph_imp_auto_cc_1_clocks.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_1/system_ps7_0_axi_periph_imp_auto_cc_1_clocks.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_1/system_ps7_0_axi_periph_imp_auto_cc_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_1/system_ps7_0_axi_periph_imp_auto_cc_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_1/system_ps7_0_axi_periph_imp_auto_cc_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_1/system_ps7_0_axi_periph_imp_auto_cc_1_clocks.xdc:54]
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_1/system_ps7_0_axi_periph_imp_auto_cc_1_clocks.xdc] for cell 'system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_late.xdc] for cell 'system_i/video_dynclk/inst'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_late.xdc] for cell 'system_i/video_dynclk/inst'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_vtg_0/system_vtg_0_clocks.xdc] for cell 'system_i/vtg/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_vtg_0/system_vtg_0_clocks.xdc] for cell 'system_i/vtg/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.xdc] for cell 'system_i/v_tpg_0/U0'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.xdc] for cell 'system_i/v_tpg_0/U0'
Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_gamma_lut_0_0/system_v_gamma_lut_0_0.xdc] for cell 'system_i/v_gamma_lut_0/inst'
Finished Parsing XDC File [d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_gamma_lut_0_0/system_v_gamma_lut_0_0.xdc] for cell 'system_i/v_gamma_lut_0/inst'
INFO: [Project 1-1714] 26 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 26 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1576.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 263 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 244 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 14 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

38 Infos, 35 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.809 ; gain = 1044.465
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1576.809 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 [See D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 2cd9a4ecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1576.809 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = d5ee2607f88254f7.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2008.262 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2008.262 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1dc34643e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2008.262 ; gain = 19.934
Phase 1.1 Core Generation And Design Setup | Checksum: 1dc34643e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2008.262 ; gain = 19.934

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1dc34643e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2008.262 ; gain = 19.934
Phase 1 Initialization | Checksum: 1dc34643e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2008.262 ; gain = 19.934

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1dc34643e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2008.262 ; gain = 19.934

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1dc34643e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2008.262 ; gain = 19.934
Phase 2 Timer Update And Timing Data Collection | Checksum: 1dc34643e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2008.262 ; gain = 19.934

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 75 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2457bfc0c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2008.262 ; gain = 19.934
Retarget | Checksum: 2457bfc0c
INFO: [Opt 31-389] Phase Retarget created 297 cells and removed 590 cells
INFO: [Opt 31-1021] In phase Retarget, 152 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 21f9f5cb3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2008.262 ; gain = 19.934
Constant propagation | Checksum: 21f9f5cb3
INFO: [Opt 31-389] Phase Constant propagation created 41 cells and removed 671 cells
INFO: [Opt 31-1021] In phase Constant propagation, 467 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2008.262 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2008.262 ; gain = 0.000
Phase 5 Sweep | Checksum: 185eece6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2008.262 ; gain = 19.934
Sweep | Checksum: 185eece6e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1522 cells
INFO: [Opt 31-1021] In phase Sweep, 1515 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 22ca93f46

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2008.262 ; gain = 19.934
BUFG optimization | Checksum: 22ca93f46
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 22ca93f46

Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2008.262 ; gain = 19.934
Shift Register Optimization | Checksum: 22ca93f46
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17c9c3acf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2008.262 ; gain = 19.934
Post Processing Netlist | Checksum: 17c9c3acf
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24f6dc0a8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.262 ; gain = 19.934

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2008.262 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24f6dc0a8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.262 ; gain = 19.934
Phase 9 Finalization | Checksum: 24f6dc0a8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.262 ; gain = 19.934
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             297  |             590  |                                            152  |
|  Constant propagation         |              41  |             671  |                                            467  |
|  Sweep                        |               0  |            1522  |                                           1515  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             99  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24f6dc0a8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.262 ; gain = 19.934

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-3] User defined clock exists on pin system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 [See D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 62
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 235fd8e20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 2334.680 ; gain = 0.000
Ending Power Optimization Task | Checksum: 235fd8e20

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2334.680 ; gain = 326.418

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 [See D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Logic Optimization Task | Checksum: 2140bb70b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2334.680 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2140bb70b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.680 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2334.680 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2140bb70b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 39 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 2334.680 ; gain = 757.871
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 [See D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2334.680 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2334.680 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2334.680 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2110f0f5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2334.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 135987f65

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14d3e62d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14d3e62d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14d3e62d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 176b1c17c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: eb5f979d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: eb5f979d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 16aeee88f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 18b06ec8d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 868 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 361 nets or LUTs. Breaked 0 LUT, combined 361 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2334.680 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            361  |                   361  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            361  |                   361  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 204ed422f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 29926669d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 2 Global Placement | Checksum: 29926669d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fc110361

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1771f1226

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a9e402f4

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e4a03fc

Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2091e2db0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2390283bb

Time (s): cpu = 00:01:33 ; elapsed = 00:01:09 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 29e0c9ff9

Time (s): cpu = 00:01:34 ; elapsed = 00:01:10 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 170ecafbb

Time (s): cpu = 00:01:35 ; elapsed = 00:01:10 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1dee668c4

Time (s): cpu = 00:01:47 ; elapsed = 00:01:18 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1dee668c4

Time (s): cpu = 00:01:47 ; elapsed = 00:01:18 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 [See D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7a20912f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-13.461 |
Phase 1 Physical Synthesis Initialization | Checksum: 0cf311a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Place 46-33] Processed net system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 78859f77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 7a20912f

Time (s): cpu = 00:02:03 ; elapsed = 00:01:28 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.180. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b1d58845

Time (s): cpu = 00:02:35 ; elapsed = 00:01:55 . Memory (MB): peak = 2334.680 ; gain = 0.000

Time (s): cpu = 00:02:35 ; elapsed = 00:01:55 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b1d58845

Time (s): cpu = 00:02:35 ; elapsed = 00:01:56 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b1d58845

Time (s): cpu = 00:02:36 ; elapsed = 00:01:56 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b1d58845

Time (s): cpu = 00:02:36 ; elapsed = 00:01:56 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1b1d58845

Time (s): cpu = 00:02:36 ; elapsed = 00:01:56 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2334.680 ; gain = 0.000

Time (s): cpu = 00:02:36 ; elapsed = 00:01:56 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26c76cdfa

Time (s): cpu = 00:02:37 ; elapsed = 00:01:56 . Memory (MB): peak = 2334.680 ; gain = 0.000
Ending Placer Task | Checksum: 1887c52cb

Time (s): cpu = 00:02:37 ; elapsed = 00:01:56 . Memory (MB): peak = 2334.680 ; gain = 0.000
123 Infos, 41 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:01 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.680 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2334.680 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.680 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 12.00s |  WALL: 6.46s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2334.680 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-2.444 |
Phase 1 Physical Synthesis Initialization | Checksum: 813061fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-2.444 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 813061fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-2.444 |
INFO: [Physopt 32-702] Processed net system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_int[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/DataInDly. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].InputBufferDataX/aHS. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dphy_data_hs_p[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/boxVCoord_loc_0_fu_118[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxVCoord_loc_0_fu_118[9]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxVCoord_loc_1_out_o[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/sub_ln1918_fu_516_p2_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/sub_ln1918_fu_516_p2_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/sub_ln1918_fu_516_p2_carry_i_5_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-2.319 |
INFO: [Physopt 32-702] Processed net system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_int[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dphy_data_hs_p[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-2.319 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 813061fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-2.319 |
INFO: [Physopt 32-702] Processed net system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_int[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/DataInDly. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].InputBufferDataX/aHS. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dphy_data_hs_p[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_int[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dphy_data_hs_p[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-2.319 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2334.680 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 813061fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2334.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.180 | TNS=-2.319 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.126  |            0  |              0  |                     1  |           0  |           2  |  00:00:00  |
|  Total          |          0.000  |          0.126  |            0  |              0  |                     1  |           0  |           3  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2334.680 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 248f11f45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 41 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.159 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.680 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2334.680 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2334.680 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2334.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.680 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ec352313 ConstDB: 0 ShapeSum: f026fd57 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 7acc279e | NumContArr: adc4afce | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ade2cca6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ade2cca6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2334.680 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ade2cca6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2334.680 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1faba8db8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2340.602 ; gain = 5.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.278 | TNS=-2.511 | WHS=-0.470 | THS=-447.864|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1aaeec896

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 2413.301 ; gain = 78.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.278 | TNS=-4.846 | WHS=-1.070 | THS=-57.229|

Phase 2.4 Update Timing for Bus Skew | Checksum: 16477de01

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 2413.301 ; gain = 78.621

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00689752 %
  Global Horizontal Routing Utilization  = 0.00160846 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28592
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28591
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1aa977422

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2413.301 ; gain = 78.621

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1aa977422

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2413.301 ; gain = 78.621

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 28a6444a4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 2413.301 ; gain = 78.621
Phase 4 Initial Routing | Checksum: 28a6444a4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 2413.301 ; gain = 78.621
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=============================+=============================+=====================================================================================================================================================================+
| Launch Setup Clock          | Launch Hold Clock           | Pin                                                                                                                                                                 |
+=============================+=============================+=====================================================================================================================================================================+
| dphy_hs_clock_p             | dphy_hs_clock_p             | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY                                                                        |
| dphy_hs_clock_p             | dphy_hs_clock_p             | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY                                                                        |
| clk_out1_system_clk_wiz_0_0 | clk_out1_system_clk_wiz_0_0 | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D |
+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3229
 Number of Nodes with overlaps = 430
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.232 | TNS=-4.094 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 218dc6853

Time (s): cpu = 00:02:02 ; elapsed = 00:01:24 . Memory (MB): peak = 2452.309 ; gain = 117.629

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.232 | TNS=-4.556 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 318d9a703

Time (s): cpu = 00:02:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2452.309 ; gain = 117.629
Phase 5 Rip-up And Reroute | Checksum: 318d9a703

Time (s): cpu = 00:02:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2452.309 ; gain = 117.629

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 278a908d5

Time (s): cpu = 00:02:18 ; elapsed = 00:01:35 . Memory (MB): peak = 2452.309 ; gain = 117.629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.232 | TNS=-3.393 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 325b33b48

Time (s): cpu = 00:02:19 ; elapsed = 00:01:35 . Memory (MB): peak = 2452.309 ; gain = 117.629

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 325b33b48

Time (s): cpu = 00:02:19 ; elapsed = 00:01:35 . Memory (MB): peak = 2452.309 ; gain = 117.629
Phase 6 Delay and Skew Optimization | Checksum: 325b33b48

Time (s): cpu = 00:02:19 ; elapsed = 00:01:35 . Memory (MB): peak = 2452.309 ; gain = 117.629

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.422 | TNS=-5.606 | WHS=-1.070 | THS=-2.098 |

Phase 7.1 Hold Fix Iter | Checksum: 2a336d8dc

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 2452.309 ; gain = 117.629

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 22d917acc

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 2452.309 ; gain = 117.629
Phase 7 Post Hold Fix | Checksum: 22d917acc

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 2452.309 ; gain = 117.629

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.4733 %
  Global Horizontal Routing Utilization  = 23.3134 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 22d917acc

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 2452.309 ; gain = 117.629

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 22d917acc

Time (s): cpu = 00:02:25 ; elapsed = 00:01:39 . Memory (MB): peak = 2452.309 ; gain = 117.629

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d53eb57f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:41 . Memory (MB): peak = 2452.309 ; gain = 117.629

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1d53eb57f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:42 . Memory (MB): peak = 2452.309 ; gain = 117.629

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 1d53eb57f

Time (s): cpu = 00:02:33 ; elapsed = 00:01:44 . Memory (MB): peak = 2452.309 ; gain = 117.629
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.422 | TNS=-5.606 | WHS=-1.070 | THS=-2.098 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1d53eb57f

Time (s): cpu = 00:02:33 ; elapsed = 00:01:44 . Memory (MB): peak = 2452.309 ; gain = 117.629
Total Elapsed time in route_design: 104.136 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 200947cc8

Time (s): cpu = 00:02:34 ; elapsed = 00:01:44 . Memory (MB): peak = 2452.309 ; gain = 117.629
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 200947cc8

Time (s): cpu = 00:02:34 ; elapsed = 00:01:45 . Memory (MB): peak = 2452.309 ; gain = 117.629

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
177 Infos, 42 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:35 ; elapsed = 00:01:48 . Memory (MB): peak = 2452.309 ; gain = 117.629
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2452.309 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 [See D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2492.777 ; gain = 40.469
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 [See D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.srcs/constrs_1/imports/constraints/timing.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2492.777 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
194 Infos, 46 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2529.355 ; gain = 36.578
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:01:31 ; elapsed = 00:00:52 . Memory (MB): peak = 2531.660 ; gain = 79.352
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 2563.590 ; gain = 14.934
Wrote PlaceDB: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2567.664 ; gain = 19.008
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.664 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.748 . Memory (MB): peak = 2567.664 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2567.664 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2567.664 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2567.664 ; gain = 19.008
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2567.664 ; gain = 36.004
INFO: [Memdata 28-208] The XPM instance: <system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
215 Infos, 46 Warnings, 8 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 3051.496 ; gain = 483.832
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 00:57:23 2025...
