{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416507336015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416507336019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 16:15:35 2014 " "Processing started: Thu Nov 20 16:15:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416507336019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416507336019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416507336019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416507337035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/vga_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507339707 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/vga_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507339707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507339707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file subtractor_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor_x-structural " "Found design unit 1: subtractor_x-structural" {  } { { "subtractor_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/subtractor_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507339883 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor_x " "Found entity 1: subtractor_x" {  } { { "subtractor_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/subtractor_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507339883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507339883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file state_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_register-behavioral " "Found design unit 1: state_register-behavioral" {  } { { "state_register.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/state_register.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507339983 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_register " "Found entity 1: state_register" {  } { { "state_register.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/state_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507339983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507339983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file slt_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_x-structural " "Found design unit 1: slt_x-structural" {  } { { "slt_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/slt_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340043 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_x " "Found entity 1: slt_x" {  } { { "slt_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/slt_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-behavioral " "Found design unit 1: register_bank-behavioral" {  } { { "register_bank.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/register_bank.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340067 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/register_bank.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behavioral " "Found design unit 1: program_counter-behavioral" {  } { { "program_counter.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/program_counter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340115 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/program_counter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behavioral " "Found design unit 1: processor-behavioral" {  } { { "processor.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/processor.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340219 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/processor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file or_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_x-structural " "Found design unit 1: or_x-structural" {  } { { "or_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/or_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340231 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_x " "Found entity 1: or_x" {  } { { "or_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/or_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-structural " "Found design unit 1: multiplexer-structural" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/multiplexer.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340259 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/multiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructions_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_memory-behavioral " "Found design unit 1: instructions_memory-behavioral" {  } { { "instructions_memory.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/instructions_memory.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340279 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructions_memory " "Found entity 1: instructions_memory" {  } { { "instructions_memory.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/instructions_memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_x-structural " "Found design unit 1: full_adder_x-structural" {  } { { "full_adder_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/full_adder_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340299 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_x " "Found entity 1: full_adder_x" {  } { { "full_adder_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/full_adder_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavioral " "Found design unit 1: data_memory-behavioral" {  } { { "data_memory.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/data_memory.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340315 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/data_memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file and_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_x-structural " "Found design unit 1: and_x-structural" {  } { { "and_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/and_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340323 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_x " "Found entity 1: and_x" {  } { { "and_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/and_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_x-structural " "Found design unit 1: alu_x-structural" {  } { { "alu_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340343 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_x " "Found entity 1: alu_x" {  } { { "alu_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structural " "Found design unit 1: adder-structural" {  } { { "adder.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/adder.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340351 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1-behavior " "Found design unit 1: de1-behavior" {  } { { "DE1.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/DE1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340371 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1 " "Found entity 1: de1" {  } { { "DE1.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/DE1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/vga_controller.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340395 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/vga_controller.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/control_unit.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340439 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/control_unit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_video.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_video-behavior " "Found design unit 1: address_video-behavior" {  } { { "address_video.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/address_video.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340467 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_video " "Found entity 1: address_video" {  } { { "address_video.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/address_video.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7seg-ONLY " "Found design unit 1: dec7seg-ONLY" {  } { { "dec7seg.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/dec7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340475 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "dec7seg.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/dec7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416507340475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416507340475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1 " "Elaborating entity \"DE1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416507340555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:d3 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:d3\"" {  } { { "DE1.vhd" "d3" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/DE1.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507340651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:pll\"" {  } { { "DE1.vhd" "pll" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/DE1.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507340771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:pll\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "altpll_component" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/vga_pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:pll\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/vga_pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416507341975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 960 " "Parameter \"clk0_divide_by\" = \"960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341979 ""}  } { { "vga_pll.vhd" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/vga_pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416507341979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:cpu " "Elaborating entity \"processor\" for hierarchy \"processor:cpu\"" {  } { { "DE1.vhd" "cpu" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/DE1.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507341991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter processor:cpu\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"processor:cpu\|program_counter:pc\"" {  } { { "processor.vhdl" "pc" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/processor.vhdl" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507342127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_memory processor:cpu\|instructions_memory:memory_of_instructions " "Elaborating entity \"instructions_memory\" for hierarchy \"processor:cpu\|instructions_memory:memory_of_instructions\"" {  } { { "processor.vhdl" "memory_of_instructions" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/processor.vhdl" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507342212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:cpu\|control_unit:state_machine " "Elaborating entity \"control_unit\" for hierarchy \"processor:cpu\|control_unit:state_machine\"" {  } { { "processor.vhdl" "state_machine" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/processor.vhdl" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507342272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank processor:cpu\|register_bank:bank_of_registers " "Elaborating entity \"register_bank\" for hierarchy \"processor:cpu\|register_bank:bank_of_registers\"" {  } { { "processor.vhdl" "bank_of_registers" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/processor.vhdl" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507342346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_x processor:cpu\|alu_x:alu " "Elaborating entity \"alu_x\" for hierarchy \"processor:cpu\|alu_x:alu\"" {  } { { "processor.vhdl" "alu" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/processor.vhdl" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507342378 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x5 alu_x.vhdl(56) " "VHDL Signal Declaration warning at alu_x.vhdl(56): used implicit default value for signal \"x5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416507342424 "|DE1|processor:cpu|alu_x:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x6 alu_x.vhdl(56) " "VHDL Signal Declaration warning at alu_x.vhdl(56): used implicit default value for signal \"x6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416507342424 "|DE1|processor:cpu|alu_x:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x7 alu_x.vhdl(56) " "VHDL Signal Declaration warning at alu_x.vhdl(56): used implicit default value for signal \"x7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_x.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416507342424 "|DE1|processor:cpu|alu_x:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_x processor:cpu\|alu_x:alu\|and_x:and_x_1 " "Elaborating entity \"and_x\" for hierarchy \"processor:cpu\|alu_x:alu\|and_x:and_x_1\"" {  } { { "alu_x.vhdl" "and_x_1" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507342484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_x processor:cpu\|alu_x:alu\|or_x:or_x_1 " "Elaborating entity \"or_x\" for hierarchy \"processor:cpu\|alu_x:alu\|or_x:or_x_1\"" {  } { { "alu_x.vhdl" "or_x_1" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507342547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_x processor:cpu\|alu_x:alu\|full_adder_x:adder " "Elaborating entity \"full_adder_x\" for hierarchy \"processor:cpu\|alu_x:alu\|full_adder_x:adder\"" {  } { { "alu_x.vhdl" "adder" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507342575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:cpu\|alu_x:alu\|full_adder_x:adder\|adder:\\stages:31:adder1 " "Elaborating entity \"adder\" for hierarchy \"processor:cpu\|alu_x:alu\|full_adder_x:adder\|adder:\\stages:31:adder1\"" {  } { { "full_adder_x.vhdl" "\\stages:31:adder1" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/full_adder_x.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507342671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_x processor:cpu\|alu_x:alu\|subtractor_x:subtractor " "Elaborating entity \"subtractor_x\" for hierarchy \"processor:cpu\|alu_x:alu\|subtractor_x:subtractor\"" {  } { { "alu_x.vhdl" "subtractor" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507342776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_x processor:cpu\|alu_x:alu\|slt_x:slt " "Elaborating entity \"slt_x\" for hierarchy \"processor:cpu\|alu_x:alu\|slt_x:slt\"" {  } { { "alu_x.vhdl" "slt" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507343041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer processor:cpu\|alu_x:alu\|multiplexer:multx " "Elaborating entity \"multiplexer\" for hierarchy \"processor:cpu\|alu_x:alu\|multiplexer:multx\"" {  } { { "alu_x.vhdl" "multx" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/alu_x.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507343170 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unknown multiplexer.vhdl(20) " "VHDL Signal Declaration warning at multiplexer.vhdl(20): used explicit default value for signal \"unknown\" because signal was never assigned a value" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/multiplexer.vhdl" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1416507343174 "|DE1|processor:cpu|alu_x:alu|multiplexer:multx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_register processor:cpu\|state_register:alu_output_register " "Elaborating entity \"state_register\" for hierarchy \"processor:cpu\|state_register:alu_output_register\"" {  } { { "processor.vhdl" "alu_output_register" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/processor.vhdl" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507343202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory processor:cpu\|data_memory:memory_of_data " "Elaborating entity \"data_memory\" for hierarchy \"processor:cpu\|data_memory:memory_of_data\"" {  } { { "processor.vhdl" "memory_of_data" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/processor.vhdl" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507344128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_video address_video:docoder " "Elaborating entity \"address_video\" for hierarchy \"address_video:docoder\"" {  } { { "DE1.vhd" "docoder" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/DE1.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507344295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:video " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:video\"" {  } { { "DE1.vhd" "video" { Text "C:/Users/Will/Documents/Federal/Disciplinas/Lab Arq 1/bruno_williams/DE1.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416507344310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416507345375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 20 16:15:45 2014 " "Processing ended: Thu Nov 20 16:15:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416507345375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416507345375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416507345375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416507345375 ""}
