  input a;
  input a_T ;
  input [13:0] a_S ;
  output a_R ;
  output a_X ;
  output a_C ;
  input [31:0] s;
  input [31:0] s_T ;
  input [13:0] s_S ;
  output [31:0] s_R ;
  output [31:0] s_X ;
  output [31:0] s_C ;
  output [30:0] z;
  logic [30:0] z ;
  output [30:0] z_T ;
  logic [30:0] z_T ;
  logic [30:0] z_R ;
  logic [30:0] z_C ;
  logic [30:0] z_X ;
  logic [13:0] z_S ;
  input [30:0] z_R0 ;
  input [30:0] z_C0 ;
  input [30:0] z_X0 ;
  output [13:0] z_S ;
  assign z = a <<< s;
  assign z_S = 0 ;
  logic [0:0] a_C0 ;
  logic [0:0] a_R0 ;
  logic [0:0] a_X0 ;
  logic [31:0] s_C0 ;
  logic [31:0] s_R0 ;
  logic [31:0] s_X0 ;
  assign z_T = a_T | s_T ;
  assign a_C0 = z_C ;
  assign a_X0 = z_X ;
  assign s_C0 = z_C ;
  assign s_X0 = z_X ;
  assign a_R0 = z_R | ( z_C & s_T );
  assign s_R0 = z_R | ( z_C & a_T );
  assign s_C = ( s_C0 );
  assign a_C = ( a_C0 );
  assign z_C = ( z_C0 );
  assign s_X = ( s_X0 );
  assign a_X = ( a_X0 );
  assign z_X = ( z_X0 );
  assign s_R = ( s_X0 & s_R0 );
  assign a_R = ( a_X0 & a_R0 );
  assign z_R = ( z_X0 & z_R0 );
 // ground taints for floating regs
 // ground taints for unused wires
 // ground taints for unused wire slices
endmodule
