Protel Design System Design Rule Check
PCB File : F:\飞起来\Flyeee\PCB_Project\REMOTE_PCB_Project\PCB_Project\PCB2.PcbDoc
Date     : 2020/3/16 星期一
Time     : 10:29:10

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (8.786mil < 10mil) Between Track (2446.063mil,1964.567mil)(2485.433mil,1925.197mil) on Top Layer And Pad R10-2(2506.693mil,1964.567mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad P4-2(1946.85mil,551.181mil) on Top Layer And Pad P4-1(1921.26mil,551.181mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 10mil) Between Via (1893.701mil,519.134mil) from Top Layer to Bottom Layer And Pad P4-1(1921.26mil,551.181mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad P4-5(2023.622mil,551.181mil) on Top Layer And Pad P4-4(1998.031mil,551.181mil) on Top Layer 
   Violation between Clearance Constraint: (6.732mil < 10mil) Between Track (2023.622mil,551.181mil)(2023.622mil,861.024mil) on Top Layer And Pad P4-4(1998.031mil,551.181mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 10mil) Between Via (2051.181mil,519.134mil) from Top Layer to Bottom Layer And Pad P4-5(2023.622mil,551.181mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-2(1909.449mil,1958.661mil) on Top Layer And Pad U1-1(1909.449mil,1978.347mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (1828.74mil,1958.661mil)(1909.449mil,1958.661mil) on Top Layer And Pad U1-1(1909.449mil,1978.347mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-3(1909.449mil,1938.976mil) on Top Layer And Pad U1-2(1909.449mil,1958.661mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1909.449mil,1978.347mil)(1982.284mil,2051.181mil) on Top Layer And Pad U1-2(1909.449mil,1958.661mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (1828.74mil,1958.661mil)(1909.449mil,1958.661mil) on Top Layer And Pad U1-3(1909.449mil,1938.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-5(1909.449mil,1899.606mil) on Top Layer And Pad U1-4(1909.449mil,1919.291mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (1751.181mil,1899.606mil)(1909.449mil,1899.606mil) on Top Layer And Pad U1-4(1909.449mil,1919.291mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-6(1909.449mil,1879.921mil) on Top Layer And Pad U1-5(1909.449mil,1899.606mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (1753.937mil,1879.921mil)(1909.449mil,1879.921mil) on Top Layer And Pad U1-5(1909.449mil,1899.606mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-7(1909.449mil,1860.236mil) on Top Layer And Pad U1-6(1909.449mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (1751.181mil,1899.606mil)(1909.449mil,1899.606mil) on Top Layer And Pad U1-6(1909.449mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (1797.244mil,1860.236mil)(1909.449mil,1860.236mil) on Top Layer And Pad U1-6(1909.449mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (1753.937mil,1879.921mil)(1909.449mil,1879.921mil) on Top Layer And Pad U1-7(1909.449mil,1860.236mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-8(1909.449mil,1840.551mil) on Top Layer And Pad U1-7(1909.449mil,1860.236mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-9(1909.449mil,1820.866mil) on Top Layer And Pad U1-8(1909.449mil,1840.551mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1805.118mil,1820.866mil)(1909.449mil,1820.866mil) on Top Layer And Pad U1-8(1909.449mil,1840.551mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (1797.244mil,1860.236mil)(1909.449mil,1860.236mil) on Top Layer And Pad U1-8(1909.449mil,1840.551mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-10(1909.449mil,1801.181mil) on Top Layer And Pad U1-9(1909.449mil,1820.866mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1820.866mil,1801.181mil)(1909.449mil,1801.181mil) on Top Layer And Pad U1-9(1909.449mil,1820.866mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-11(1909.449mil,1781.496mil) on Top Layer And Pad U1-10(1909.449mil,1801.181mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1805.118mil,1820.866mil)(1909.449mil,1820.866mil) on Top Layer And Pad U1-10(1909.449mil,1801.181mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1844.488mil,1781.496mil)(1909.449mil,1781.496mil) on Top Layer And Pad U1-10(1909.449mil,1801.181mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1820.866mil,1801.181mil)(1909.449mil,1801.181mil) on Top Layer And Pad U1-11(1909.449mil,1781.496mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-12(1909.449mil,1761.811mil) on Top Layer And Pad U1-11(1909.449mil,1781.496mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1874.016mil,1726.378mil)(1909.449mil,1761.811mil) on Top Layer And Pad U1-11(1909.449mil,1781.496mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1844.488mil,1781.496mil)(1909.449mil,1781.496mil) on Top Layer And Pad U1-12(1909.449mil,1761.811mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-47(2001.969mil,2051.181mil) on Top Layer And Pad U1-48(1982.284mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-46(2021.654mil,2051.181mil) on Top Layer And Pad U1-47(2001.969mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1982.284mil,2051.181mil)(1982.284mil,2051.181mil) on Top Layer And Pad U1-47(2001.969mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1909.449mil,1978.347mil)(1982.284mil,2051.181mil) on Top Layer And Pad U1-47(2001.969mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1982.284mil,2051.181mil)(1982.284mil,2242.126mil) on Top Layer And Pad U1-47(2001.969mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-44(2061.024mil,2051.181mil) on Top Layer And Pad U1-45(2041.339mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2061.024mil,2051.181mil)(2061.024mil,2301.181mil) on Top Layer And Pad U1-45(2041.339mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-43(2080.709mil,2051.181mil) on Top Layer And Pad U1-44(2061.024mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2061.024mil,2051.181mil)(2061.024mil,2301.181mil) on Top Layer And Pad U1-43(2080.709mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-37(2198.819mil,2051.181mil) on Top Layer And Pad U1-38(2179.134mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2198.819mil,2051.181mil)(2442.126mil,2051.181mil) on Top Layer And Pad U1-38(2179.134mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-35(2271.654mil,1958.661mil) on Top Layer And Pad U1-36(2271.654mil,1978.347mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-34(2271.654mil,1938.976mil) on Top Layer And Pad U1-35(2271.654mil,1958.661mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2271.654mil,1978.347mil)(2297.244mil,2003.937mil) on Top Layer And Pad U1-35(2271.654mil,1958.661mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2271.654mil,1938.976mil)(2368.11mil,1938.976mil) on Top Layer And Pad U1-35(2271.654mil,1958.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-33(2271.654mil,1919.291mil) on Top Layer And Pad U1-34(2271.654mil,1938.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-25(2271.654mil,1899.606mil) on Top Layer And Pad U1-33(2271.654mil,1919.291mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1899.606mil)(2344.488mil,1899.606mil) on Top Layer And Pad U1-33(2271.654mil,1919.291mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2271.654mil,1938.976mil)(2368.11mil,1938.976mil) on Top Layer And Pad U1-33(2271.654mil,1919.291mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-31(2271.654mil,1781.496mil) on Top Layer And Pad U1-32(2271.654mil,1761.811mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1781.496mil)(2438.976mil,1781.496mil) on Top Layer And Pad U1-32(2271.654mil,1761.811mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-30(2271.654mil,1801.181mil) on Top Layer And Pad U1-31(2271.654mil,1781.496mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2271.654mil,1761.811mil)(2301.182mil,1732.284mil) on Top Layer And Pad U1-31(2271.654mil,1781.496mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2271.654mil,1801.181mil)(2478.346mil,1801.181mil) on Top Layer And Pad U1-31(2271.654mil,1781.496mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-29(2271.654mil,1820.866mil) on Top Layer And Pad U1-30(2271.654mil,1801.181mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1781.496mil)(2438.976mil,1781.496mil) on Top Layer And Pad U1-30(2271.654mil,1801.181mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1820.866mil)(2659.449mil,1820.866mil) on Top Layer And Pad U1-30(2271.654mil,1801.181mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-28(2271.654mil,1840.551mil) on Top Layer And Pad U1-29(2271.654mil,1820.866mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2271.654mil,1801.181mil)(2478.346mil,1801.181mil) on Top Layer And Pad U1-29(2271.654mil,1820.866mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1840.551mil)(2734.252mil,1840.551mil) on Top Layer And Pad U1-29(2271.654mil,1820.866mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-27(2271.654mil,1860.236mil) on Top Layer And Pad U1-28(2271.654mil,1840.551mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1820.866mil)(2659.449mil,1820.866mil) on Top Layer And Pad U1-28(2271.654mil,1840.551mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1860.236mil)(2895.669mil,1860.236mil) on Top Layer And Pad U1-28(2271.654mil,1840.551mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-26(2271.654mil,1879.921mil) on Top Layer And Pad U1-27(2271.654mil,1860.236mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1879.921mil)(2379.921mil,1879.921mil) on Top Layer And Pad U1-27(2271.654mil,1860.236mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1840.551mil)(2734.252mil,1840.551mil) on Top Layer And Pad U1-27(2271.654mil,1860.236mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-25(2271.654mil,1899.606mil) on Top Layer And Pad U1-26(2271.654mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1899.606mil)(2344.488mil,1899.606mil) on Top Layer And Pad U1-26(2271.654mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1860.236mil)(2895.669mil,1860.236mil) on Top Layer And Pad U1-26(2271.654mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2271.654mil,1879.921mil)(2379.921mil,1879.921mil) on Top Layer And Pad U1-25(2271.654mil,1899.606mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-23(2178.15mil,1688.976mil) on Top Layer And Pad U1-24(2197.835mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2178.15mil,1608.071mil)(2178.15mil,1688.976mil) on Top Layer And Pad U1-24(2197.835mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-22(2158.465mil,1688.976mil) on Top Layer And Pad U1-23(2178.15mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2178.15mil,1608.071mil)(2178.15mil,1688.976mil) on Top Layer And Pad U1-22(2158.465mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-21(2138.78mil,1688.976mil) on Top Layer And Pad U1-22(2158.465mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2138.78mil,1560.04mil)(2138.78mil,1688.976mil) on Top Layer And Pad U1-22(2158.465mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-20(2119.095mil,1688.976mil) on Top Layer And Pad U1-21(2138.78mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2119.095mil,1530.512mil)(2119.095mil,1688.976mil) on Top Layer And Pad U1-21(2138.78mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (6.221mil < 10mil) Between Track (2099.41mil,1688.976mil)(2102.362mil,1686.024mil) on Top Layer And Pad U1-20(2119.095mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (6.221mil < 10mil) Between Track (2102.358mil,1686.02mil)(2102.362mil,1686.024mil) on Top Layer And Pad U1-20(2119.095mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-19(2099.41mil,1688.976mil) on Top Layer And Pad U1-20(2119.095mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (6.225mil < 10mil) Between Track (2102.358mil,1503.934mil)(2102.358mil,1686.02mil) on Top Layer And Pad U1-20(2119.095mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2138.78mil,1560.04mil)(2138.78mil,1688.976mil) on Top Layer And Pad U1-20(2119.095mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (6.221mil < 10mil) Between Track (2079.725mil,1688.976mil)(2082.677mil,1686.024mil) on Top Layer And Pad U1-19(2099.41mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-18(2079.725mil,1688.976mil) on Top Layer And Pad U1-19(2099.41mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (6.221mil < 10mil) Between Track (2082.677mil,1519.685mil)(2082.677mil,1686.024mil) on Top Layer And Pad U1-19(2099.41mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2119.095mil,1530.512mil)(2119.095mil,1688.976mil) on Top Layer And Pad U1-19(2099.41mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2099.41mil,1688.976mil)(2102.362mil,1686.024mil) on Top Layer And Pad U1-18(2079.725mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-17(2060.039mil,1688.976mil) on Top Layer And Pad U1-18(2079.725mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2060.039mil,1544.292mil)(2060.039mil,1688.976mil) on Top Layer And Pad U1-18(2079.725mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2039.37mil,1687.992mil)(2040.354mil,1688.976mil) on Top Layer And Pad U1-17(2060.039mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2079.725mil,1688.976mil)(2082.677mil,1686.024mil) on Top Layer And Pad U1-17(2060.039mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-16(2040.354mil,1688.976mil) on Top Layer And Pad U1-17(2060.039mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2019.685mil,1687.992mil)(2020.669mil,1688.976mil) on Top Layer And Pad U1-16(2040.354mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-15(2020.669mil,1688.976mil) on Top Layer And Pad U1-16(2040.354mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2060.039mil,1544.292mil)(2060.039mil,1688.976mil) on Top Layer And Pad U1-16(2040.354mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.189mil < 10mil) Between Track (2039.37mil,1687.992mil)(2040.354mil,1688.976mil) on Top Layer And Pad U1-15(2020.669mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-14(2000.985mil,1688.976mil) on Top Layer And Pad U1-15(2020.669mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2000.985mil,1562.008mil)(2000.985mil,1688.976mil) on Top Layer And Pad U1-15(2020.669mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.189mil < 10mil) Between Track (2039.37mil,1570.866mil)(2039.37mil,1687.992mil) on Top Layer And Pad U1-15(2020.669mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.189mil < 10mil) Between Track (2019.685mil,1687.992mil)(2020.669mil,1688.976mil) on Top Layer And Pad U1-14(2000.985mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.189mil < 10mil) Between Track (2019.685mil,1602.362mil)(2019.685mil,1687.992mil) on Top Layer And Pad U1-14(2000.985mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-13(1981.299mil,1688.976mil) on Top Layer And Pad U1-14(2000.985mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (1981.299mil,1530.512mil)(1981.299mil,1688.976mil) on Top Layer And Pad U1-14(2000.985mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2000.985mil,1562.008mil)(2000.985mil,1688.976mil) on Top Layer And Pad U1-13(1981.299mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (2271.654mil,1860.236mil)(2895.669mil,1860.236mil) on Top Layer And Via (2379.921mil,1879.921mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.153mil < 10mil) Between Track (2271.654mil,1840.551mil)(2734.252mil,1840.551mil) on Top Layer And Via (2657.48mil,1818.898mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (6.653mil < 10mil) Between Track (2271.654mil,1879.921mil)(2379.921mil,1879.921mil) on Top Layer And Via (2346.457mil,1901.575mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (2460.63mil,1181.102mil)(2960.63mil,1181.102mil) on Top Layer And Via (2925.197mil,1200.787mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (8.622mil < 10mil) Between Track (2232.284mil,1204.724mil)(2551.181mil,1204.724mil) on Bottom Layer And Via (2460.63mil,1181.102mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (2460.63mil,1181.102mil)(2960.63mil,1181.102mil) on Top Layer And Via (2555.118mil,1200.787mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5.208mil < 10mil) Between Via (2082.677mil,1519.685mil) from Top Layer to Bottom Layer And Via (2102.358mil,1503.934mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.681mil < 10mil) Between Track (2102.358mil,1503.934mil)(2102.358mil,1686.02mil) on Top Layer And Via (2082.677mil,1519.685mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (1389.764mil,1500mil)(2098.424mil,1500mil) on Bottom Layer And Via (2082.677mil,1519.685mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (8.622mil < 10mil) Between Track (2082.677mil,1519.685mil)(2082.677mil,1686.024mil) on Top Layer And Via (2059.055mil,1543.307mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (8.622mil < 10mil) Between Track (1413.386mil,1519.685mil)(2082.677mil,1519.685mil) on Bottom Layer And Via (2059.055mil,1543.307mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5.669mil < 10mil) Between Track (2060.039mil,1544.292mil)(2060.039mil,1688.976mil) on Top Layer And Via (2039.37mil,1570.866mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (8.622mil < 10mil) Between Track (1421.26mil,1547.244mil)(2055.118mil,1547.244mil) on Bottom Layer And Via (2039.37mil,1570.866mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5.669mil < 10mil) Between Track (2119.095mil,1530.512mil)(2119.095mil,1688.976mil) on Top Layer And Via (2139.764mil,1559.055mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.622mil < 10mil) Between Track (2216.535mil,1181.102mil)(2460.63mil,1181.102mil) on Bottom Layer And Via (2401.575mil,1157.48mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.7mil < 10mil) Between Track (2000.985mil,1562.008mil)(2000.985mil,1688.976mil) on Top Layer And Via (2019.685mil,1602.362mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (2039.37mil,1570.866mil)(2039.37mil,1687.992mil) on Top Layer And Via (2019.685mil,1602.362mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (8.622mil < 10mil) Between Track (2216.535mil,1181.102mil)(2460.63mil,1181.102mil) on Bottom Layer And Via (2232.284mil,1204.724mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (7.185mil < 10mil) Between Track (2271.654mil,1801.181mil)(2478.346mil,1801.181mil) on Top Layer And Track (2438.976mil,1781.496mil)(2448.819mil,1771.653mil) on Top Layer 
   Violation between Clearance Constraint: (7.185mil < 10mil) Between Track (2271.654mil,1781.496mil)(2438.976mil,1781.496mil) on Top Layer And Track (2271.654mil,1801.181mil)(2478.346mil,1801.181mil) on Top Layer 
   Violation between Clearance Constraint: (7.185mil < 10mil) Between Track (2271.654mil,1820.866mil)(2659.449mil,1820.866mil) on Top Layer And Track (2271.654mil,1801.181mil)(2478.346mil,1801.181mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2271.654mil,1840.551mil)(2734.252mil,1840.551mil) on Top Layer And Track (2657.48mil,1818.898mil)(2659.449mil,1820.866mil) on Top Layer 
   Violation between Clearance Constraint: (7.185mil < 10mil) Between Track (2271.654mil,1761.811mil)(2301.182mil,1732.284mil) on Top Layer And Track (2271.654mil,1781.496mil)(2438.976mil,1781.496mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2734.252mil,1840.551mil)(2744.095mil,1830.709mil) on Top Layer And Track (2271.654mil,1860.236mil)(2895.669mil,1860.236mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2271.654mil,1879.921mil)(2379.921mil,1879.921mil) on Top Layer And Track (2271.654mil,1860.236mil)(2895.669mil,1860.236mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2271.654mil,1840.551mil)(2734.252mil,1840.551mil) on Top Layer And Track (2271.654mil,1860.236mil)(2895.669mil,1860.236mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2271.654mil,1879.921mil)(2379.921mil,1879.921mil) on Top Layer And Track (2344.488mil,1899.606mil)(2346.457mil,1901.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.185mil < 10mil) Between Track (2478.346mil,1801.181mil)(2500mil,1779.528mil) on Top Layer And Track (2271.654mil,1820.866mil)(2659.449mil,1820.866mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2271.654mil,1840.551mil)(2734.252mil,1840.551mil) on Top Layer And Track (2271.654mil,1820.866mil)(2659.449mil,1820.866mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2271.654mil,1899.606mil)(2344.488mil,1899.606mil) on Top Layer And Track (2271.654mil,1879.921mil)(2379.921mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2555.118mil,1200.787mil)(2925.197mil,1200.787mil) on Top Layer And Track (2460.63mil,1181.102mil)(2960.63mil,1181.102mil) on Top Layer 
   Violation between Clearance Constraint: (8.726mil < 10mil) Between Track (2019.685mil,1687.992mil)(2020.669mil,1688.976mil) on Top Layer And Track (2039.37mil,1570.866mil)(2039.37mil,1687.992mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2019.685mil,1602.362mil)(2019.685mil,1687.992mil) on Top Layer And Track (2039.37mil,1570.866mil)(2039.37mil,1687.992mil) on Top Layer 
   Violation between Clearance Constraint: (9.681mil < 10mil) Between Track (2079.725mil,1688.976mil)(2082.677mil,1686.024mil) on Top Layer And Track (2102.358mil,1503.934mil)(2102.358mil,1686.02mil) on Top Layer 
   Violation between Clearance Constraint: (9.681mil < 10mil) Between Track (2082.677mil,1519.685mil)(2082.677mil,1686.024mil) on Top Layer And Track (2102.358mil,1503.934mil)(2102.358mil,1686.02mil) on Top Layer 
   Violation between Clearance Constraint: (6.737mil < 10mil) Between Track (2119.095mil,1530.512mil)(2119.095mil,1688.976mil) on Top Layer And Track (2102.358mil,1503.934mil)(2102.358mil,1686.02mil) on Top Layer 
   Violation between Clearance Constraint: (6.737mil < 10mil) Between Track (2119.095mil,1530.512mil)(2144.488mil,1505.118mil) on Top Layer And Track (2102.358mil,1503.934mil)(2102.358mil,1686.02mil) on Top Layer 
   Violation between Clearance Constraint: (9.681mil < 10mil) Between Track (2079.725mil,1688.976mil)(2082.677mil,1686.024mil) on Top Layer And Track (2102.358mil,1686.02mil)(2102.362mil,1686.024mil) on Top Layer 
   Violation between Clearance Constraint: (9.681mil < 10mil) Between Track (2082.677mil,1519.685mil)(2082.677mil,1686.024mil) on Top Layer And Track (2102.358mil,1686.02mil)(2102.362mil,1686.024mil) on Top Layer 
   Violation between Clearance Constraint: (6.732mil < 10mil) Between Track (2119.095mil,1530.512mil)(2119.095mil,1688.976mil) on Top Layer And Track (2102.358mil,1686.02mil)(2102.362mil,1686.024mil) on Top Layer 
   Violation between Clearance Constraint: (6.991mil < 10mil) Between Track (2079.725mil,1688.976mil)(2082.677mil,1686.024mil) on Top Layer And Track (2099.41mil,1688.976mil)(2102.362mil,1686.024mil) on Top Layer 
   Violation between Clearance Constraint: (6.991mil < 10mil) Between Track (2082.677mil,1519.685mil)(2082.677mil,1686.024mil) on Top Layer And Track (2099.41mil,1688.976mil)(2102.362mil,1686.024mil) on Top Layer 
   Violation between Clearance Constraint: (6.732mil < 10mil) Between Track (2119.095mil,1530.512mil)(2119.095mil,1688.976mil) on Top Layer And Track (2099.41mil,1688.976mil)(2102.362mil,1686.024mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2138.78mil,1560.04mil)(2139.764mil,1559.055mil) on Top Layer And Track (2119.095mil,1530.512mil)(2119.095mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2138.78mil,1560.04mil)(2138.78mil,1688.976mil) on Top Layer And Track (2119.095mil,1530.512mil)(2119.095mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2060.039mil,1544.292mil)(2060.039mil,1688.976mil) on Top Layer And Track (2079.725mil,1688.976mil)(2082.677mil,1686.024mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2039.37mil,1687.992mil)(2040.354mil,1688.976mil) on Top Layer And Track (2060.039mil,1544.292mil)(2060.039mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.726mil < 10mil) Between Track (2019.685mil,1687.992mil)(2020.669mil,1688.976mil) on Top Layer And Track (2039.37mil,1687.992mil)(2040.354mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (2019.685mil,1602.362mil)(2019.685mil,1687.992mil) on Top Layer And Track (2039.37mil,1687.992mil)(2040.354mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (8.7mil < 10mil) Between Track (2000.985mil,1562.008mil)(2000.985mil,1688.976mil) on Top Layer And Track (2019.685mil,1687.992mil)(2020.669mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (7.185mil < 10mil) Between Track (1828.74mil,1958.661mil)(1909.449mil,1958.661mil) on Top Layer And Track (1909.449mil,1978.347mil)(1982.284mil,2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (1844.488mil,1781.496mil)(1909.449mil,1781.496mil) on Top Layer And Track (1874.016mil,1726.378mil)(1909.449mil,1761.811mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (1820.866mil,1801.181mil)(1909.449mil,1801.181mil) on Top Layer And Track (1834.646mil,1771.653mil)(1844.488mil,1781.496mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (1820.866mil,1801.181mil)(1909.449mil,1801.181mil) on Top Layer And Track (1844.488mil,1781.496mil)(1909.449mil,1781.496mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (1805.118mil,1820.866mil)(1909.449mil,1820.866mil) on Top Layer And Track (1807.087mil,1787.402mil)(1820.866mil,1801.181mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (1805.118mil,1820.866mil)(1909.449mil,1820.866mil) on Top Layer And Track (1820.866mil,1801.181mil)(1909.449mil,1801.181mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (1753.937mil,1879.921mil)(1909.449mil,1879.921mil) on Top Layer And Track (1748.032mil,1811.024mil)(1797.244mil,1860.236mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (1753.937mil,1879.921mil)(1909.449mil,1879.921mil) on Top Layer And Track (1797.244mil,1860.236mil)(1909.449mil,1860.236mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (1751.181mil,1899.606mil)(1909.449mil,1899.606mil) on Top Layer And Track (1692.914mil,1818.898mil)(1753.937mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (9.877mil < 10mil) Between Track (1696.85mil,1953.937mil)(1751.181mil,1899.606mil) on Top Layer And Track (1692.914mil,1818.898mil)(1753.937mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (1751.181mil,1899.606mil)(1909.449mil,1899.606mil) on Top Layer And Track (1753.937mil,1879.921mil)(1909.449mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (9.877mil < 10mil) Between Track (1696.85mil,1953.937mil)(1751.181mil,1899.606mil) on Top Layer And Track (1753.937mil,1879.921mil)(1909.449mil,1879.921mil) on Top Layer 
   Violation between Clearance Constraint: (8.7mil < 10mil) Between Track (2000.985mil,1562.008mil)(2000.985mil,1688.976mil) on Top Layer And Track (2019.685mil,1602.362mil)(2019.685mil,1687.992mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (1981.299mil,1530.512mil)(1981.299mil,1688.976mil) on Top Layer And Track (2000.985mil,1562.008mil)(2000.985mil,1688.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (1981.299mil,1530.512mil)(1981.299mil,1688.976mil) on Top Layer And Track (2000.985mil,1562.008mil)(2232.284mil,1330.709mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (1413.386mil,1519.685mil)(2082.677mil,1519.685mil) on Bottom Layer And Track (1389.764mil,1500mil)(2098.424mil,1500mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (1287.402mil,1645.669mil)(1413.386mil,1519.685mil) on Bottom Layer And Track (1389.764mil,1500mil)(2098.424mil,1500mil) on Bottom Layer 
Rule Violations :174

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=15mil) (Max=30mil) (Preferred=20mil) (InNetClass('POWER'))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=15mil) (All)
   Violation between Width Constraint: Track (2271.653mil,1296.457mil)(2334.646mil,1359.449mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2271.653mil,980.315mil)(2271.653mil,1296.457mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3417.323mil,583.858mil)(3582.677mil,583.858mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3377.953mil,544.488mil)(3417.323mil,583.858mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3377.953mil,440.945mil)(3377.953mil,544.488mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3425.197mil,811.024mil)(3677.165mil,811.024mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3677.165mil,811.024mil)(3700.787mil,787.402mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3700.787mil,653.543mil)(3700.787mil,787.402mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3631.102mil,583.858mil)(3700.787mil,653.543mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3582.677mil,583.858mil)(3631.102mil,583.858mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3582.677mil,583.858mil)(3582.677mil,583.858mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3425.197mil,740.158mil)(3425.197mil,811.024mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3354.331mil,881.89mil)(3425.197mil,811.024mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3301.968mil,881.89mil)(3354.331mil,881.89mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3397.638mil,712.598mil)(3425.197mil,740.158mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (3333.465mil,712.598mil)(3397.638mil,712.598mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2763.78mil,653.543mil)(2795.276mil,653.543mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2795.276mil,653.543mil)(2877.953mil,736.22mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2901.575mil,561.811mil)(2905.512mil,557.874mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2275.591mil,712.598mil)(2275.591mil,988.189mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2275.591mil,712.598mil)(2374.016mil,614.173mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2374.016mil,614.173mil)(2488.189mil,614.173mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2488.189mil,614.173mil)(2551.181mil,677.165mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2551.181mil,677.165mil)(2551.181mil,775.591mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2877.953mil,736.22mil)(2877.953mil,774.409mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2877.953mil,774.409mil)(2973.622mil,870.079mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2905.512mil,557.874mil)(2942.913mil,557.874mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2763.78mil,557.874mil)(2905.512mil,557.874mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2942.913mil,557.874mil)(3032.48mil,557.874mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2763.78mil,557.874mil)(2763.78mil,557.874mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2763.78mil,557.874mil)(2763.78mil,653.543mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2641.732mil,775.591mil)(2763.78mil,653.543mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (1878.49mil,587.795mil)(1912.992mil,553.293mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (1377.953mil,587.795mil)(1878.49mil,587.795mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (1870.079mil,866.141mil)(1918.504mil,866.141mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (1653.543mil,649.606mil)(1870.079mil,866.141mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (1503.937mil,649.606mil)(1653.543mil,649.606mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (1460.63mil,692.913mil)(1503.937mil,649.606mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (1460.63mil,692.913mil)(1460.63mil,793.504mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2102.362mil,988.189mil)(2275.591mil,988.189mil) on Top Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (2343.7mil,440.945mil)(3377.953mil,440.945mil) on Bottom Layer Actual Width = 30mil, Target Width = 20mil
   Violation between Width Constraint: Track (1918.504mil,866.141mil)(2343.7mil,440.945mil) on Bottom Layer Actual Width = 30mil, Target Width = 20mil
Rule Violations :42

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-2(1909.449mil,1958.661mil) on Top Layer And Pad U1-1(1909.449mil,1978.347mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-3(1909.449mil,1938.976mil) on Top Layer And Pad U1-2(1909.449mil,1958.661mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-4(1909.449mil,1919.291mil) on Top Layer And Pad U1-3(1909.449mil,1938.976mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-5(1909.449mil,1899.606mil) on Top Layer And Pad U1-4(1909.449mil,1919.291mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-6(1909.449mil,1879.921mil) on Top Layer And Pad U1-5(1909.449mil,1899.606mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-7(1909.449mil,1860.236mil) on Top Layer And Pad U1-6(1909.449mil,1879.921mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-8(1909.449mil,1840.551mil) on Top Layer And Pad U1-7(1909.449mil,1860.236mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-9(1909.449mil,1820.866mil) on Top Layer And Pad U1-8(1909.449mil,1840.551mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-10(1909.449mil,1801.181mil) on Top Layer And Pad U1-9(1909.449mil,1820.866mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-11(1909.449mil,1781.496mil) on Top Layer And Pad U1-10(1909.449mil,1801.181mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-12(1909.449mil,1761.811mil) on Top Layer And Pad U1-11(1909.449mil,1781.496mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-47(2001.969mil,2051.181mil) on Top Layer And Pad U1-48(1982.284mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-46(2021.654mil,2051.181mil) on Top Layer And Pad U1-47(2001.969mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-45(2041.339mil,2051.181mil) on Top Layer And Pad U1-46(2021.654mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-44(2061.024mil,2051.181mil) on Top Layer And Pad U1-45(2041.339mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-43(2080.709mil,2051.181mil) on Top Layer And Pad U1-44(2061.024mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-42(2100.394mil,2051.181mil) on Top Layer And Pad U1-43(2080.709mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-41(2120.079mil,2051.181mil) on Top Layer And Pad U1-42(2100.394mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-40(2139.764mil,2051.181mil) on Top Layer And Pad U1-41(2120.079mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-39(2159.449mil,2051.181mil) on Top Layer And Pad U1-40(2139.764mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-38(2179.134mil,2051.181mil) on Top Layer And Pad U1-39(2159.449mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-37(2198.819mil,2051.181mil) on Top Layer And Pad U1-38(2179.134mil,2051.181mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-35(2271.654mil,1958.661mil) on Top Layer And Pad U1-36(2271.654mil,1978.347mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-34(2271.654mil,1938.976mil) on Top Layer And Pad U1-35(2271.654mil,1958.661mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-33(2271.654mil,1919.291mil) on Top Layer And Pad U1-34(2271.654mil,1938.976mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-25(2271.654mil,1899.606mil) on Top Layer And Pad U1-33(2271.654mil,1919.291mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-31(2271.654mil,1781.496mil) on Top Layer And Pad U1-32(2271.654mil,1761.811mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-30(2271.654mil,1801.181mil) on Top Layer And Pad U1-31(2271.654mil,1781.496mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-29(2271.654mil,1820.866mil) on Top Layer And Pad U1-30(2271.654mil,1801.181mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-28(2271.654mil,1840.551mil) on Top Layer And Pad U1-29(2271.654mil,1820.866mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-27(2271.654mil,1860.236mil) on Top Layer And Pad U1-28(2271.654mil,1840.551mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-26(2271.654mil,1879.921mil) on Top Layer And Pad U1-27(2271.654mil,1860.236mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-25(2271.654mil,1899.606mil) on Top Layer And Pad U1-26(2271.654mil,1879.921mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-23(2178.15mil,1688.976mil) on Top Layer And Pad U1-24(2197.835mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-22(2158.465mil,1688.976mil) on Top Layer And Pad U1-23(2178.15mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-21(2138.78mil,1688.976mil) on Top Layer And Pad U1-22(2158.465mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-20(2119.095mil,1688.976mil) on Top Layer And Pad U1-21(2138.78mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-19(2099.41mil,1688.976mil) on Top Layer And Pad U1-20(2119.095mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-18(2079.725mil,1688.976mil) on Top Layer And Pad U1-19(2099.41mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-17(2060.039mil,1688.976mil) on Top Layer And Pad U1-18(2079.725mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-16(2040.354mil,1688.976mil) on Top Layer And Pad U1-17(2060.039mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-15(2020.669mil,1688.976mil) on Top Layer And Pad U1-16(2040.354mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-14(2000.985mil,1688.976mil) on Top Layer And Pad U1-15(2020.669mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-13(1981.299mil,1688.976mil) on Top Layer And Pad U1-14(2000.985mil,1688.976mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.407mil < 10mil) Between Via (2059.055mil,1543.307mil) from Top Layer to Bottom Layer And Via (2082.677mil,1519.685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.407mil] / [Bottom Solder] Mask Sliver [5.407mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.867mil < 10mil) Between Via (2039.37mil,1570.866mil) from Top Layer to Bottom Layer And Via (2059.055mil,1543.307mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.867mil] / [Bottom Solder] Mask Sliver [5.867mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.142mil < 10mil) Between Via (2019.685mil,1602.362mil) from Top Layer to Bottom Layer And Via (2039.37mil,1570.866mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.142mil] / [Bottom Solder] Mask Sliver [9.142mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.31mil < 10mil) Between Via (1688.976mil,1397.638mil) from Top Layer to Bottom Layer And Via (1688.973mil,1354.328mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.31mil] / [Bottom Solder] Mask Sliver [5.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.307mil < 10mil) Between Via (1688.976mil,1440.945mil) from Top Layer to Bottom Layer And Via (1688.976mil,1397.638mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.307mil] / [Bottom Solder] Mask Sliver [5.307mil]
Rule Violations :49

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1556.417mil,824.212mil) on Top Overlay And Pad R6-2(1571.772mil,809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1587.126mil,824.212mil) on Top Overlay And Pad R6-2(1571.772mil,809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1634.252mil,824.212mil) on Top Overlay And Pad R5-2(1649.606mil,809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1664.961mil,824.213mil) on Top Overlay And Pad R5-2(1649.606mil,809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2521.063mil,1979.921mil) on Top Overlay And Pad R10-2(2506.693mil,1964.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2521.063mil,1949.213mil) on Top Overlay And Pad R10-2(2506.693mil,1964.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2521.063mil,2062.598mil) on Top Overlay And Pad R11-2(2506.693mil,2047.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2521.063mil,2031.89mil) on Top Overlay And Pad R11-2(2506.693mil,2047.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1593.11mil,2177.559mil) on Top Overlay And Pad R14-2(1607.48mil,2192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1593.11mil,2208.268mil) on Top Overlay And Pad R14-2(1607.48mil,2192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3226.968mil,897.244mil) on Top Overlay And Pad L1-2(3241.338mil,881.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3226.968mil,866.535mil) on Top Overlay And Pad L1-2(3241.338mil,881.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.39mil < 10mil) Between Arc (3248.032mil,770.669mil) on Top Overlay And Pad U3-1(3233.465mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.39mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3106.693mil,482.874mil) on Top Overlay And Pad R17-2(3122.047mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3137.401mil,482.874mil) on Top Overlay And Pad R17-2(3122.047mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3017.126mil,482.874mil) on Top Overlay And Pad R16-2(3032.48mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3047.835mil,482.874mil) on Top Overlay And Pad R16-2(3032.48mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3401.968mil,569.488mil) on Top Overlay And Pad R15-2(3417.323mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3432.677mil,569.488mil) on Top Overlay And Pad R15-2(3417.323mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1574.409mil,1341.142mil) on Top Overlay And Pad C10-2(1559.055mil,1326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1543.701mil,1341.142mil) on Top Overlay And Pad C10-2(1559.055mil,1326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1475.984mil,1341.142mil) on Top Overlay And Pad C9-2(1460.63mil,1326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1445.276mil,1341.142mil) on Top Overlay And Pad C9-2(1460.63mil,1326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2868.701mil,572.244mil) on Top Overlay And Pad C8-2(2853.346mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2837.992mil,572.244mil) on Top Overlay And Pad C8-2(2853.346mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2779.134mil,572.244mil) on Top Overlay And Pad C7-2(2763.78mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2748.425mil,572.244mil) on Top Overlay And Pad C7-2(2763.78mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2927.559mil,482.874mil) on Top Overlay And Pad C6-2(2942.913mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2958.268mil,482.874mil) on Top Overlay And Pad C6-2(2942.913mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3048.622mil,854.724mil) on Top Overlay And Pad C5-2(3034.252mil,870.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3048.622mil,885.433mil) on Top Overlay And Pad C5-2(3034.252mil,870.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3515.354mil,658.858mil) on Top Overlay And Pad C4-2(3500mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3484.646mil,658.858mil) on Top Overlay And Pad C4-2(3500mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2413.78mil,1434.449mil) on Top Overlay And Pad R13-2(2429.134mil,1420.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2444.488mil,1434.449mil) on Top Overlay And Pad R13-2(2429.134mil,1420.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1712.205mil,1939.567mil) on Top Overlay And Pad C12-2(1696.85mil,1953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1681.496mil,1939.567mil) on Top Overlay And Pad C12-2(1696.85mil,1953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1677.559mil,1769.095mil) on Top Overlay And Pad C13-2(1692.914mil,1754.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1708.268mil,1769.095mil) on Top Overlay And Pad C13-2(1692.914mil,1754.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1087.008mil,969.882mil) on Top Overlay And Pad R7-2(1102.362mil,955.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1117.717mil,969.882mil) on Top Overlay And Pad R7-2(1102.362mil,955.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.12mil < 10mil) Between Arc (1899.606mil,563.976mil) on Top Overlay And Pad P4-1(1921.26mil,551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3567.323mil,658.858mil) on Top Overlay And Pad C3-2(3582.677mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3598.032mil,658.858mil) on Top Overlay And Pad C3-2(3582.677mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1272.054mil,662.794mil) on Top Overlay And Pad C2-2(1287.408mil,648.424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1302.763mil,662.794mil) on Top Overlay And Pad C2-2(1287.408mil,648.424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1362.599mil,662.795mil) on Top Overlay And Pad R4-2(1377.953mil,648.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1393.307mil,662.795mil) on Top Overlay And Pad R4-2(1377.953mil,648.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1488.585mil,1572.244mil) on Top Overlay And Pad C1-2(1503.939mil,1557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1519.294mil,1572.244mil) on Top Overlay And Pad C1-2(1503.939mil,1557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1594.095mil,1482.874mil) on Top Overlay And Pad R3-2(1578.74mil,1497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1563.386mil,1482.874mil) on Top Overlay And Pad R3-2(1578.74mil,1497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2535.039mil,2309.646mil) on Top Overlay And Pad R2-2(2519.685mil,2324.016mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2504.331mil,2309.646mil) on Top Overlay And Pad R2-2(2519.685mil,2324.016mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2235.827mil,1490.748mil) on Top Overlay And Pad R1-2(2220.472mil,1505.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2205.118mil,1490.748mil) on Top Overlay And Pad R1-2(2220.472mil,1505.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1540.669mil,795.275mil)(1540.669mil,824.212mil) on Top Overlay And Pad R6-2(1571.772mil,809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1602.874mil,795.275mil)(1602.874mil,824.212mil) on Top Overlay And Pad R6-2(1571.772mil,809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1556.417mil,839.96mil)(1587.126mil,839.96mil) on Top Overlay And Pad R6-2(1571.772mil,809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1540.669mil,719.094mil)(1540.669mil,763.779mil) on Top Overlay And Pad R6-1(1571.772mil,749.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1602.874mil,719.094mil)(1602.874mil,763.779mil) on Top Overlay And Pad R6-1(1571.772mil,749.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1540.669mil,719.094mil)(1602.874mil,719.094mil) on Top Overlay And Pad R6-1(1571.772mil,749.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1618.504mil,795.276mil)(1618.504mil,824.213mil) on Top Overlay And Pad R5-2(1649.606mil,809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1680.709mil,795.276mil)(1680.709mil,824.213mil) on Top Overlay And Pad R5-2(1649.606mil,809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1634.252mil,839.961mil)(1664.96mil,839.961mil) on Top Overlay And Pad R5-2(1649.606mil,809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1618.504mil,719.095mil)(1618.504mil,763.779mil) on Top Overlay And Pad R5-1(1649.606mil,749.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1680.709mil,719.095mil)(1680.709mil,763.779mil) on Top Overlay And Pad R5-1(1649.606mil,749.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1618.504mil,719.095mil)(1680.709mil,719.095mil) on Top Overlay And Pad R5-1(1649.606mil,749.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2492.126mil,1933.465mil)(2521.063mil,1933.465mil) on Top Overlay And Pad R10-2(2506.693mil,1964.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2492.126mil,1995.669mil)(2521.063mil,1995.669mil) on Top Overlay And Pad R10-2(2506.693mil,1964.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.811mil,1949.213mil)(2536.811mil,1979.921mil) on Top Overlay And Pad R10-2(2506.693mil,1964.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2415.945mil,1933.465mil)(2415.945mil,1995.669mil) on Top Overlay And Pad R10-1(2446.063mil,1964.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2415.945mil,1933.465mil)(2460.63mil,1933.465mil) on Top Overlay And Pad R10-1(2446.063mil,1964.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2415.945mil,1995.669mil)(2460.63mil,1995.669mil) on Top Overlay And Pad R10-1(2446.063mil,1964.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2492.126mil,2016.142mil)(2521.063mil,2016.142mil) on Top Overlay And Pad R11-2(2506.693mil,2047.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2492.126mil,2078.347mil)(2521.063mil,2078.347mil) on Top Overlay And Pad R11-2(2506.693mil,2047.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.811mil,2031.89mil)(2536.811mil,2062.598mil) on Top Overlay And Pad R11-2(2506.693mil,2047.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2415.945mil,2016.142mil)(2415.945mil,2078.347mil) on Top Overlay And Pad R11-1(2446.063mil,2047.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2415.945mil,2016.142mil)(2460.63mil,2016.142mil) on Top Overlay And Pad R11-1(2446.063mil,2047.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2415.945mil,2078.347mil)(2460.63mil,2078.347mil) on Top Overlay And Pad R11-1(2446.063mil,2047.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1696.85mil,2248.425mil)(1696.85mil,2310.63mil) on Top Overlay And Pad D4-1(1666.732mil,2279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1652.165mil,2248.425mil)(1696.85mil,2248.425mil) on Top Overlay And Pad D4-1(1666.732mil,2279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1652.165mil,2310.63mil)(1696.85mil,2310.63mil) on Top Overlay And Pad D4-1(1666.732mil,2279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1585.236mil,2310.63mil)(1620.669mil,2310.63mil) on Top Overlay And Pad D4-2(1606.102mil,2279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1585.236mil,2248.425mil)(1620.669mil,2248.425mil) on Top Overlay And Pad D4-2(1606.102mil,2279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1577.362mil,2256.024mil)(1577.362mil,2303.032mil) on Top Overlay And Pad D4-2(1606.102mil,2279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (1577.362mil,2303.032mil)(1585.236mil,2310.63mil) on Top Overlay And Pad D4-2(1606.102mil,2279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (1577.362mil,2256.024mil)(1585.236mil,2248.425mil) on Top Overlay And Pad D4-2(1606.102mil,2279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1593.11mil,2161.811mil)(1622.047mil,2161.811mil) on Top Overlay And Pad R14-2(1607.48mil,2192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1593.11mil,2224.016mil)(1622.047mil,2224.016mil) on Top Overlay And Pad R14-2(1607.48mil,2192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1577.362mil,2177.559mil)(1577.362mil,2208.268mil) on Top Overlay And Pad R14-2(1607.48mil,2192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1698.228mil,2161.811mil)(1698.228mil,2224.016mil) on Top Overlay And Pad R14-1(1668.11mil,2192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1653.543mil,2161.811mil)(1698.228mil,2161.811mil) on Top Overlay And Pad R14-1(1668.11mil,2192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1653.543mil,2224.016mil)(1698.228mil,2224.016mil) on Top Overlay And Pad R14-1(1668.11mil,2192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3287.401mil,850.787mil)(3332.086mil,850.787mil) on Top Overlay And Pad L1-1(3301.968mil,881.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3287.401mil,912.992mil)(3332.086mil,912.992mil) on Top Overlay And Pad L1-1(3301.968mil,881.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3332.086mil,850.787mil)(3332.086mil,912.992mil) on Top Overlay And Pad L1-1(3301.968mil,881.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3211.22mil,866.535mil)(3211.22mil,897.244mil) on Top Overlay And Pad L1-2(3241.338mil,881.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3226.968mil,850.787mil)(3255.905mil,850.787mil) on Top Overlay And Pad L1-2(3241.338mil,881.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3226.968mil,912.992mil)(3255.905mil,912.992mil) on Top Overlay And Pad L1-2(3241.338mil,881.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Track (3311.024mil,663.386mil)(3311.024mil,762.795mil) on Top Overlay And Pad U3-4(3333.465mil,675.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.797mil < 10mil) Between Track (3254.921mil,663.386mil)(3311.024mil,663.386mil) on Top Overlay And Pad U3-4(3333.465mil,675.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Track (3311.024mil,663.386mil)(3311.024mil,762.795mil) on Top Overlay And Pad U3-6(3333.465mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.462mil < 10mil) Between Track (3254.921mil,762.795mil)(3311.024mil,762.795mil) on Top Overlay And Pad U3-6(3333.465mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.787mil < 10mil) Between Track (3254.921mil,663.386mil)(3254.921mil,762.795mil) on Top Overlay And Pad U3-1(3233.465mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.837mil < 10mil) Between Track (3254.921mil,762.795mil)(3311.024mil,762.795mil) on Top Overlay And Pad U3-1(3233.465mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.787mil < 10mil) Between Track (3254.921mil,663.386mil)(3254.921mil,762.795mil) on Top Overlay And Pad U3-2(3233.465mil,712.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.787mil < 10mil) Between Track (3254.921mil,663.386mil)(3254.921mil,762.795mil) on Top Overlay And Pad U3-3(3233.465mil,675.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.071mil < 10mil) Between Track (3254.921mil,663.386mil)(3311.024mil,663.386mil) on Top Overlay And Pad U3-3(3233.465mil,675.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Track (3311.024mil,663.386mil)(3311.024mil,762.795mil) on Top Overlay And Pad U3-5(3333.465mil,712.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3090.945mil,543.307mil)(3090.945mil,587.992mil) on Top Overlay And Pad R17-1(3122.047mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3153.15mil,543.307mil)(3153.15mil,587.992mil) on Top Overlay And Pad R17-1(3122.047mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3090.945mil,587.992mil)(3153.15mil,587.992mil) on Top Overlay And Pad R17-1(3122.047mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3090.945mil,482.874mil)(3090.945mil,511.811mil) on Top Overlay And Pad R17-2(3122.047mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3106.693mil,467.126mil)(3137.401mil,467.126mil) on Top Overlay And Pad R17-2(3122.047mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3153.15mil,482.874mil)(3153.15mil,511.811mil) on Top Overlay And Pad R17-2(3122.047mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3001.378mil,543.307mil)(3001.378mil,587.992mil) on Top Overlay And Pad R16-1(3032.48mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3063.583mil,543.307mil)(3063.583mil,587.992mil) on Top Overlay And Pad R16-1(3032.48mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3001.378mil,587.992mil)(3063.583mil,587.992mil) on Top Overlay And Pad R16-1(3032.48mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3001.378mil,482.874mil)(3001.378mil,511.811mil) on Top Overlay And Pad R16-2(3032.48mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3063.583mil,482.874mil)(3063.583mil,511.811mil) on Top Overlay And Pad R16-2(3032.48mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3017.126mil,467.126mil)(3047.835mil,467.126mil) on Top Overlay And Pad R16-2(3032.48mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3386.22mil,629.921mil)(3386.22mil,674.606mil) on Top Overlay And Pad R15-1(3417.323mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3448.425mil,629.921mil)(3448.425mil,674.606mil) on Top Overlay And Pad R15-1(3417.323mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3386.22mil,674.606mil)(3448.425mil,674.606mil) on Top Overlay And Pad R15-1(3417.323mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3386.22mil,569.488mil)(3386.22mil,598.425mil) on Top Overlay And Pad R15-2(3417.323mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3448.425mil,569.488mil)(3448.425mil,598.425mil) on Top Overlay And Pad R15-2(3417.323mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3401.969mil,553.74mil)(3432.677mil,553.74mil) on Top Overlay And Pad R15-2(3417.323mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2909.449mil,657.48mil)(2909.449mil,814.961mil) on Top Overlay And Pad D5-2(2877.953mil,736.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (3086.614mil,657.48mil)(3086.614mil,814.961mil) on Top Overlay And Pad D5-1(3118.11mil,736.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1527.953mil,1236.024mil)(1527.953mil,1280.709mil) on Top Overlay And Pad C10-1(1559.055mil,1266.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1590.158mil,1236.024mil)(1590.158mil,1280.709mil) on Top Overlay And Pad C10-1(1559.055mil,1266.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1527.953mil,1236.024mil)(1590.158mil,1236.024mil) on Top Overlay And Pad C10-1(1559.055mil,1266.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1527.953mil,1312.205mil)(1527.953mil,1341.142mil) on Top Overlay And Pad C10-2(1559.055mil,1326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1590.158mil,1312.205mil)(1590.158mil,1341.142mil) on Top Overlay And Pad C10-2(1559.055mil,1326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1543.701mil,1356.89mil)(1574.409mil,1356.89mil) on Top Overlay And Pad C10-2(1559.055mil,1326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1429.527mil,1236.024mil)(1491.732mil,1236.024mil) on Top Overlay And Pad C9-1(1460.63mil,1266.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1491.732mil,1236.024mil)(1491.732mil,1280.709mil) on Top Overlay And Pad C9-1(1460.63mil,1266.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1429.527mil,1236.024mil)(1429.527mil,1280.709mil) on Top Overlay And Pad C9-1(1460.63mil,1266.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1491.732mil,1312.205mil)(1491.732mil,1341.142mil) on Top Overlay And Pad C9-2(1460.63mil,1326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1429.527mil,1312.205mil)(1429.527mil,1341.142mil) on Top Overlay And Pad C9-2(1460.63mil,1326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1445.276mil,1356.89mil)(1475.984mil,1356.89mil) on Top Overlay And Pad C9-2(1460.63mil,1326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2822.244mil,467.126mil)(2822.244mil,511.811mil) on Top Overlay And Pad C8-1(2853.346mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2884.449mil,467.126mil)(2884.449mil,511.811mil) on Top Overlay And Pad C8-1(2853.346mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2822.244mil,467.126mil)(2884.449mil,467.126mil) on Top Overlay And Pad C8-1(2853.346mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2822.244mil,543.307mil)(2822.244mil,572.244mil) on Top Overlay And Pad C8-2(2853.346mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2884.449mil,543.307mil)(2884.449mil,572.244mil) on Top Overlay And Pad C8-2(2853.346mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2837.992mil,587.992mil)(2868.701mil,587.992mil) on Top Overlay And Pad C8-2(2853.346mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2732.677mil,467.126mil)(2732.677mil,511.811mil) on Top Overlay And Pad C7-1(2763.78mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2794.882mil,467.126mil)(2794.882mil,511.811mil) on Top Overlay And Pad C7-1(2763.78mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2732.677mil,467.126mil)(2794.882mil,467.126mil) on Top Overlay And Pad C7-1(2763.78mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2732.677mil,543.307mil)(2732.677mil,572.244mil) on Top Overlay And Pad C7-2(2763.78mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2794.882mil,543.307mil)(2794.882mil,572.244mil) on Top Overlay And Pad C7-2(2763.78mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2748.425mil,587.992mil)(2779.134mil,587.992mil) on Top Overlay And Pad C7-2(2763.78mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2911.811mil,543.307mil)(2911.811mil,587.992mil) on Top Overlay And Pad C6-1(2942.913mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2974.016mil,543.307mil)(2974.016mil,587.992mil) on Top Overlay And Pad C6-1(2942.913mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2911.811mil,587.992mil)(2974.016mil,587.992mil) on Top Overlay And Pad C6-1(2942.913mil,557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2911.811mil,482.874mil)(2911.811mil,511.811mil) on Top Overlay And Pad C6-2(2942.913mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2974.016mil,482.874mil)(2974.016mil,511.811mil) on Top Overlay And Pad C6-2(2942.913mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2927.559mil,467.126mil)(2958.268mil,467.126mil) on Top Overlay And Pad C6-2(2942.913mil,497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2943.504mil,838.976mil)(2988.189mil,838.976mil) on Top Overlay And Pad C5-1(2973.622mil,870.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2943.504mil,901.181mil)(2988.189mil,901.181mil) on Top Overlay And Pad C5-1(2973.622mil,870.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2943.504mil,838.976mil)(2943.504mil,901.181mil) on Top Overlay And Pad C5-1(2973.622mil,870.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3064.37mil,854.725mil)(3064.37mil,885.433mil) on Top Overlay And Pad C5-2(3034.252mil,870.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3019.685mil,838.976mil)(3048.622mil,838.976mil) on Top Overlay And Pad C5-2(3034.252mil,870.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3019.685mil,901.181mil)(3048.622mil,901.181mil) on Top Overlay And Pad C5-2(3034.252mil,870.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3468.898mil,553.74mil)(3468.898mil,598.425mil) on Top Overlay And Pad C4-1(3500mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3531.102mil,553.74mil)(3531.102mil,598.425mil) on Top Overlay And Pad C4-1(3500mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3468.898mil,553.74mil)(3531.102mil,553.74mil) on Top Overlay And Pad C4-1(3500mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3468.898mil,629.921mil)(3468.898mil,658.858mil) on Top Overlay And Pad C4-2(3500mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3531.102mil,629.921mil)(3531.102mil,658.858mil) on Top Overlay And Pad C4-2(3500mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3484.646mil,674.606mil)(3515.354mil,674.606mil) on Top Overlay And Pad C4-2(3500mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2413.78mil,1450.197mil)(2444.488mil,1450.197mil) on Top Overlay And Pad R13-2(2429.134mil,1420.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2398.031mil,1405.512mil)(2398.031mil,1434.449mil) on Top Overlay And Pad R13-2(2429.134mil,1420.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2460.236mil,1405.512mil)(2460.236mil,1434.449mil) on Top Overlay And Pad R13-2(2429.134mil,1420.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2398.031mil,1329.331mil)(2398.031mil,1374.016mil) on Top Overlay And Pad R13-1(2429.134mil,1359.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2398.031mil,1329.331mil)(2460.236mil,1329.331mil) on Top Overlay And Pad R13-1(2429.134mil,1359.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2460.236mil,1329.331mil)(2460.236mil,1374.016mil) on Top Overlay And Pad R13-1(2429.134mil,1359.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1681.496mil,1923.819mil)(1712.205mil,1923.819mil) on Top Overlay And Pad C12-2(1696.85mil,1953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1727.953mil,1939.567mil)(1727.953mil,1968.504mil) on Top Overlay And Pad C12-2(1696.85mil,1953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,1939.567mil)(1665.748mil,1968.504mil) on Top Overlay And Pad C12-2(1696.85mil,1953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1727.953mil,2000mil)(1727.953mil,2044.685mil) on Top Overlay And Pad C12-1(1696.85mil,2014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,2044.685mil)(1727.953mil,2044.685mil) on Top Overlay And Pad C12-1(1696.85mil,2014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,2000mil)(1665.748mil,2044.685mil) on Top Overlay And Pad C12-1(1696.85mil,2014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1677.559mil,1784.843mil)(1708.268mil,1784.843mil) on Top Overlay And Pad C13-2(1692.914mil,1754.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1724.016mil,1740.158mil)(1724.016mil,1769.095mil) on Top Overlay And Pad C13-2(1692.914mil,1754.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1661.811mil,1740.158mil)(1661.811mil,1769.095mil) on Top Overlay And Pad C13-2(1692.914mil,1754.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1724.016mil,1663.977mil)(1724.016mil,1708.662mil) on Top Overlay And Pad C13-1(1692.914mil,1694.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1661.811mil,1663.977mil)(1661.811mil,1708.662mil) on Top Overlay And Pad C13-1(1692.914mil,1694.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1661.811mil,1663.977mil)(1724.016mil,1663.977mil) on Top Overlay And Pad C13-1(1692.914mil,1694.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2303.543mil,1329.331mil)(2365.748mil,1329.331mil) on Top Overlay And Pad D3-1(2334.646mil,1359.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2303.543mil,1329.331mil)(2303.543mil,1374.016mil) on Top Overlay And Pad D3-1(2334.646mil,1359.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2365.748mil,1329.331mil)(2365.748mil,1374.016mil) on Top Overlay And Pad D3-1(2334.646mil,1359.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2311.142mil,1448.819mil)(2358.149mil,1448.819mil) on Top Overlay And Pad D3-2(2334.646mil,1420.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (2358.149mil,1448.819mil)(2365.748mil,1440.945mil) on Top Overlay And Pad D3-2(2334.646mil,1420.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (2303.543mil,1440.945mil)(2311.142mil,1448.819mil) on Top Overlay And Pad D3-2(2334.646mil,1420.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2365.748mil,1405.512mil)(2365.748mil,1440.945mil) on Top Overlay And Pad D3-2(2334.646mil,1420.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2303.543mil,1405.512mil)(2303.543mil,1440.945mil) on Top Overlay And Pad D3-2(2334.646mil,1420.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1071.26mil,940.945mil)(1071.26mil,969.882mil) on Top Overlay And Pad R7-2(1102.362mil,955.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1133.465mil,940.945mil)(1133.465mil,969.882mil) on Top Overlay And Pad R7-2(1102.362mil,955.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1087.008mil,985.63mil)(1117.716mil,985.63mil) on Top Overlay And Pad R7-2(1102.362mil,955.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1071.26mil,864.764mil)(1071.26mil,909.449mil) on Top Overlay And Pad R7-1(1102.362mil,894.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1133.465mil,864.764mil)(1133.465mil,909.449mil) on Top Overlay And Pad R7-1(1102.362mil,894.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1071.26mil,864.764mil)(1133.465mil,864.764mil) on Top Overlay And Pad R7-1(1102.362mil,894.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1814.961mil,551.181mil)(1905.512mil,551.181mil) on Top Overlay And Pad P4-1(1921.26mil,551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2039.37mil,553.15mil)(2129.921mil,553.15mil) on Top Overlay And Pad P4-5(2023.622mil,551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1814.961mil,350.394mil)(1814.961mil,551.181mil) on Top Overlay And Pad P4-(1816.929mil,444.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2129.921mil,350.394mil)(2129.921mil,553.15mil) on Top Overlay And Pad P4-(2127.953mil,444.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Track (1417.323mil,779.724mil)(1417.323mil,965.748mil) on Top Overlay And Pad U2-8(1460.63mil,945.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Track (1417.323mil,779.724mil)(1417.323mil,965.748mil) on Top Overlay And Pad U2-7(1460.63mil,895.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Track (1417.323mil,779.724mil)(1417.323mil,965.748mil) on Top Overlay And Pad U2-6(1460.63mil,845.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Track (1417.323mil,779.724mil)(1417.323mil,965.748mil) on Top Overlay And Pad U2-5(1460.63mil,793.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3551.575mil,629.921mil)(3551.575mil,658.858mil) on Top Overlay And Pad C3-2(3582.677mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3613.78mil,629.922mil)(3613.78mil,658.859mil) on Top Overlay And Pad C3-2(3582.677mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3567.323mil,674.606mil)(3598.032mil,674.606mil) on Top Overlay And Pad C3-2(3582.677mil,644.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3551.575mil,553.74mil)(3551.575mil,598.425mil) on Top Overlay And Pad C3-1(3582.677mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3613.78mil,553.74mil)(3613.78mil,598.425mil) on Top Overlay And Pad C3-1(3582.677mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3551.575mil,553.74mil)(3613.78mil,553.74mil) on Top Overlay And Pad C3-1(3582.677mil,583.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1618.504mil,929.134mil)(1618.504mil,973.819mil) on Top Overlay And Pad D1-1(1649.606mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1680.709mil,929.134mil)(1680.709mil,973.819mil) on Top Overlay And Pad D1-1(1649.606mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1618.504mil,973.819mil)(1680.709mil,973.819mil) on Top Overlay And Pad D1-1(1649.606mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (1618.504mil,862.205mil)(1626.102mil,854.331mil) on Top Overlay And Pad D1-2(1649.606mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (1673.11mil,854.331mil)(1680.709mil,862.205mil) on Top Overlay And Pad D1-2(1649.606mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1618.504mil,862.205mil)(1618.504mil,897.638mil) on Top Overlay And Pad D1-2(1649.606mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1680.709mil,862.205mil)(1680.709mil,897.638mil) on Top Overlay And Pad D1-2(1649.606mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1626.102mil,854.331mil)(1673.11mil,854.331mil) on Top Overlay And Pad D1-2(1649.606mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1539.764mil,929.134mil)(1539.764mil,973.819mil) on Top Overlay And Pad D2-1(1570.866mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1601.968mil,929.134mil)(1601.968mil,973.819mil) on Top Overlay And Pad D2-1(1570.866mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1539.764mil,973.819mil)(1601.968mil,973.819mil) on Top Overlay And Pad D2-1(1570.866mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (1539.764mil,862.204mil)(1547.362mil,854.33mil) on Top Overlay And Pad D2-2(1570.866mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (1594.37mil,854.33mil)(1601.968mil,862.204mil) on Top Overlay And Pad D2-2(1570.866mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1539.764mil,862.204mil)(1539.764mil,897.638mil) on Top Overlay And Pad D2-2(1570.866mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1601.968mil,862.204mil)(1601.968mil,897.638mil) on Top Overlay And Pad D2-2(1570.866mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1547.362mil,854.33mil)(1594.37mil,854.33mil) on Top Overlay And Pad D2-2(1570.866mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1272.054mil,678.543mil)(1302.763mil,678.543mil) on Top Overlay And Pad C2-2(1287.408mil,648.424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1318.511mil,633.858mil)(1318.511mil,662.795mil) on Top Overlay And Pad C2-2(1287.408mil,648.424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1256.306mil,633.857mil)(1256.306mil,662.794mil) on Top Overlay And Pad C2-2(1287.408mil,648.424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1318.511mil,557.676mil)(1318.511mil,602.361mil) on Top Overlay And Pad C2-1(1287.408mil,587.794mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1256.306mil,557.676mil)(1318.511mil,557.676mil) on Top Overlay And Pad C2-1(1287.408mil,587.794mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1256.306mil,557.676mil)(1256.306mil,602.361mil) on Top Overlay And Pad C2-1(1287.408mil,587.794mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1362.599mil,678.543mil)(1393.307mil,678.543mil) on Top Overlay And Pad R4-2(1377.953mil,648.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1346.85mil,633.858mil)(1346.85mil,662.795mil) on Top Overlay And Pad R4-2(1377.953mil,648.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1409.055mil,633.858mil)(1409.055mil,662.795mil) on Top Overlay And Pad R4-2(1377.953mil,648.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1346.85mil,557.677mil)(1409.055mil,557.677mil) on Top Overlay And Pad R4-1(1377.953mil,587.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1346.85mil,557.677mil)(1346.85mil,602.362mil) on Top Overlay And Pad R4-1(1377.953mil,587.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1409.055mil,557.677mil)(1409.055mil,602.362mil) on Top Overlay And Pad R4-1(1377.953mil,587.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1472.837mil,1543.307mil)(1472.837mil,1572.244mil) on Top Overlay And Pad C1-2(1503.939mil,1557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1535.042mil,1543.307mil)(1535.042mil,1572.244mil) on Top Overlay And Pad C1-2(1503.939mil,1557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1488.585mil,1587.992mil)(1519.294mil,1587.992mil) on Top Overlay And Pad C1-2(1503.939mil,1557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1472.837mil,1467.126mil)(1472.837mil,1511.811mil) on Top Overlay And Pad C1-1(1503.939mil,1497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1535.042mil,1467.126mil)(1535.042mil,1511.811mil) on Top Overlay And Pad C1-1(1503.939mil,1497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1472.837mil,1467.126mil)(1535.042mil,1467.126mil) on Top Overlay And Pad C1-1(1503.939mil,1497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1547.638mil,1482.874mil)(1547.638mil,1511.811mil) on Top Overlay And Pad R3-2(1578.74mil,1497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1609.843mil,1482.874mil)(1609.843mil,1511.811mil) on Top Overlay And Pad R3-2(1578.74mil,1497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1563.386mil,1467.126mil)(1594.095mil,1467.126mil) on Top Overlay And Pad R3-2(1578.74mil,1497.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1547.638mil,1543.307mil)(1547.638mil,1587.992mil) on Top Overlay And Pad R3-1(1578.74mil,1557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1609.843mil,1543.307mil)(1609.843mil,1587.992mil) on Top Overlay And Pad R3-1(1578.74mil,1557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1547.638mil,1587.992mil)(1609.843mil,1587.992mil) on Top Overlay And Pad R3-1(1578.74mil,1557.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2488.582mil,2309.645mil)(2488.582mil,2338.582mil) on Top Overlay And Pad R2-2(2519.685mil,2324.016mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2550.787mil,2309.646mil)(2550.787mil,2338.582mil) on Top Overlay And Pad R2-2(2519.685mil,2324.016mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2504.331mil,2293.898mil)(2535.039mil,2293.898mil) on Top Overlay And Pad R2-2(2519.685mil,2324.016mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2488.583mil,2370.079mil)(2488.583mil,2414.764mil) on Top Overlay And Pad R2-1(2519.685mil,2384.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2550.787mil,2370.079mil)(2550.787mil,2414.764mil) on Top Overlay And Pad R2-1(2519.685mil,2384.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2488.583mil,2414.764mil)(2550.787mil,2414.764mil) on Top Overlay And Pad R2-1(2519.685mil,2384.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2189.37mil,1490.748mil)(2189.37mil,1519.685mil) on Top Overlay And Pad R1-2(2220.472mil,1505.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2251.575mil,1490.748mil)(2251.575mil,1519.685mil) on Top Overlay And Pad R1-2(2220.472mil,1505.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.118mil,1475mil)(2235.827mil,1475mil) on Top Overlay And Pad R1-2(2220.472mil,1505.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2189.37mil,1551.181mil)(2189.37mil,1595.866mil) on Top Overlay And Pad R1-1(2220.472mil,1565.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2251.575mil,1551.181mil)(2251.575mil,1595.866mil) on Top Overlay And Pad R1-1(2220.472mil,1565.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2189.37mil,1595.866mil)(2251.575mil,1595.866mil) on Top Overlay And Pad R1-1(2220.472mil,1565.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-1(1909.449mil,1978.347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-2(1909.449mil,1958.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-3(1909.449mil,1938.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-4(1909.449mil,1919.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-5(1909.449mil,1899.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-6(1909.449mil,1879.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-7(1909.449mil,1860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-8(1909.449mil,1840.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-9(1909.449mil,1820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-10(1909.449mil,1801.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-11(1909.449mil,1781.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(1952.756mil,2007.874mil) on Top Overlay And Pad U1-12(1909.449mil,1761.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-48(1982.284mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-47(2001.969mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-46(2021.654mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-45(2041.339mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-44(2061.024mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-43(2080.709mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-42(2100.394mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-41(2120.079mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-40(2139.764mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-39(2159.449mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-38(2179.134mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,2007.874mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-37(2198.819mil,2051.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-36(2271.654mil,1978.347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-35(2271.654mil,1958.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-34(2271.654mil,1938.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-33(2271.654mil,1919.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-32(2271.654mil,1761.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-31(2271.654mil,1781.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-30(2271.654mil,1801.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-29(2271.654mil,1820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-28(2271.654mil,1840.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-27(2271.654mil,1860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-26(2271.654mil,1879.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (2228.347mil,1732.284mil)(2228.347mil,2007.874mil) on Top Overlay And Pad U1-25(2271.654mil,1899.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.786mil < 10mil) Between Text "R1" (2190.565mil,1625.055mil) on Top Overlay And Pad U1-24(2197.835mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.786mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-24(2197.835mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.162mil < 10mil) Between Text "R1" (2190.565mil,1625.055mil) on Top Overlay And Pad U1-23(2178.15mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.162mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-23(2178.15mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-22(2158.465mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-21(2138.78mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-20(2119.095mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-19(2099.41mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-18(2079.725mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-17(2060.039mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-16(2040.354mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-15(2020.669mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-14(2000.985mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (1952.756mil,1732.284mil)(2228.347mil,1732.284mil) on Top Overlay And Pad U1-13(1981.299mil,1688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (393.701mil,2366.142mil)(1181.102mil,1578.74mil) on Bottom Overlay And Pad P2-1(989mil,1768.701mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (393.701mil,1578.74mil)(1181.102mil,2366.142mil) on Bottom Overlay And Pad P2-5(589mil,1768.701mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2740.157mil,2362.205mil)(3527.559mil,1574.803mil) on Bottom Overlay And Pad P1-1(3332mil,1764.764mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2740.157mil,1574.803mil)(3527.559mil,2362.205mil) on Bottom Overlay And Pad P1-5(2932mil,1764.764mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
Rule Violations :324

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (1548.258mil,1616.488mil) on Top Overlay And Arc (1539.37mil,1734.268mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.279mil < 10mil) Between Text "C1" (1473.439mil,1617.059mil) on Top Overlay And Arc (1539.37mil,1734.268mil) on Top Overlay Silk Text to Silk Clearance [3.279mil]
   Violation between Silk To Silk Clearance Constraint: (5.65mil < 10mil) Between Text "D4" (1523.622mil,2263.78mil) on Top Overlay And Track (1577.362mil,2256.024mil)(1577.362mil,2303.032mil) on Top Overlay Silk Text to Silk Clearance [5.65mil]
   Violation between Silk To Silk Clearance Constraint: (1.936mil < 10mil) Between Text "+" (1829.504mil,842.142mil) on Top Overlay And Track (1868.504mil,916.142mil)(1868.504mil,816.142mil) on Top Overlay Silk Text to Silk Clearance [1.936mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "8" (1775.433mil,2564.252mil) on Bottom Overlay And Track (1785.433mil,2434.252mil)(1785.433mil,2634.252mil) on Bottom Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "7" (1775.433mil,2464.252mil) on Bottom Overlay And Track (1785.433mil,2434.252mil)(1785.433mil,2634.252mil) on Bottom Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.74mil < 10mil) Between Text "2" (2235.433mil,2564.252mil) on Bottom Overlay And Track (2185.433mil,2434.252mil)(2185.433mil,2634.252mil) on Bottom Overlay Silk Text to Silk Clearance [8.74mil]
   Violation between Silk To Silk Clearance Constraint: (5.402mil < 10mil) Between Text "1" (2215.433mil,2464.252mil) on Bottom Overlay And Track (2185.433mil,2434.252mil)(2185.433mil,2634.252mil) on Bottom Overlay Silk Text to Silk Clearance [5.402mil]
   Violation between Silk To Silk Clearance Constraint: (0.191mil < 10mil) Between Text "G   V   K   D" (2141.732mil,1192.913mil) on Bottom Overlay And Track (1759.449mil,1249.213mil)(2159.449mil,1249.213mil) on Bottom Overlay Silk Text to Silk Clearance [0.191mil]
   Violation between Silk To Silk Clearance Constraint: (6.751mil < 10mil) Between Text "V  K  D  G" (2712.598mil,2803.15mil) on Top Overlay And Text "P8" (2668.124mil,2815.134mil) on Top Overlay Silk Text to Silk Clearance [6.751mil]
Rule Violations :10

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 599
Time Elapsed        : 00:00:07