

================================================================
== Synthesis Summary Report of 'fir_n11_strm'
================================================================
+ General Information: 
    * Date:           Thu Oct  3 14:54:32 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        lab2_2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |               Modules              |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |        |           |          |     |
    |               & Loops              |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ fir_n11_strm                      |  Timing|  -0.64|        -|       -|         -|        -|     -|        no|     -|  3 (1%)|  1162 (1%)|  962 (1%)|    -|
    | + fir_n11_strm_Pipeline_XFER_LOOP  |  Timing|  -0.64|        -|       -|         -|        -|     -|        no|     -|  3 (1%)|  972 (~0%)|  706 (1%)|    -|
    |  o XFER_LOOP                       |      II|   7.30|        -|       -|        16|       11|     -|       yes|     -|       -|          -|         -|    -|
    +------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 64     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | regXferLeng | 0x10   | 32    | W      | Data signal of regXferLeng       |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface   | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| pstrmInput  | in        | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| pstrmOutput | out       | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+---------------------------------------------------------+
| Argument    | Direction | Datatype                                                |
+-------------+-----------+---------------------------------------------------------+
| pstrmInput  | in        | stream<hls::axis<ap_uint<32>, 1, 1, 1, '8', false>, 0>* |
| pstrmOutput | out       | stream<hls::axis<ap_uint<32>, 1, 1, 1, '8', false>, 0>* |
| an32Coef    | in        | int*                                                    |
| regXferLeng | in        | ap_uint<32>                                             |
+-------------+-----------+---------------------------------------------------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+---------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Info                               |
+-------------+---------------+-----------+---------------------------------------+
| pstrmInput  | pstrmInput    | interface |                                       |
| pstrmOutput | pstrmOutput   | interface |                                       |
| an32Coef    | s_axi_control | memory    | name=an32Coef offset=64 range=64      |
| regXferLeng | s_axi_control | register  | name=regXferLeng offset=0x10 range=32 |
+-------------+---------------+-----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+------------------------------------+-----+--------+-------------+-----+--------+---------+
| + fir_n11_strm                     | 3   |        |             |     |        |         |
|   add_ln20_fu_177_p2               |     |        | add_ln20    | add | fabric | 0       |
|  + fir_n11_strm_Pipeline_XFER_LOOP | 3   |        |             |     |        |         |
|    add_ln22_fu_329_p2              |     |        | add_ln22    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35    | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35_1  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35_2  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35_3  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35_4  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35_5  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35_6  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35_7  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35_8  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35_9  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln35_10 | mul | auto   | 1       |
|    add_ln35_fu_437_p2              |     |        | add_ln35    | add | fabric | 0       |
|    add_ln35_4_fu_481_p2            |     |        | add_ln35_4  | add | fabric | 0       |
+------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + fir_n11_strm    |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------+-----------------------------------------------+
| Type      | Options                             | Location                                      |
+-----------+-------------------------------------+-----------------------------------------------+
| interface | s_axilite port=regXferLeng          | lab2_2/FIR.cpp:6 in fir_n11_strm, regXferLeng |
| interface | s_axilite port=an32Coef             | lab2_2/FIR.cpp:7 in fir_n11_strm, an32Coef    |
| interface | axis register both port=pstrmOutput | lab2_2/FIR.cpp:8 in fir_n11_strm, pstrmOutput |
| interface | axis register both port=pstrmInput  | lab2_2/FIR.cpp:9 in fir_n11_strm, pstrmInput  |
| interface | s_axilite port=return               | lab2_2/FIR.cpp:10 in fir_n11_strm, return     |
+-----------+-------------------------------------+-----------------------------------------------+


