
*** Running vivado
    with args -log test_hardware_server.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_hardware_server.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source test_hardware_server.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1414.387 ; gain = 25.750 ; free physical = 60040 ; free virtual = 125435
Command: synth_design -top test_hardware_server -part xczu19eg-ffvc1760-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3422 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1625.973 ; gain = 164.656 ; free physical = 59854 ; free virtual = 125249
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_hardware_server' [/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sources_1/new/test_hardware_server.v:23]
	Parameter INPUT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter METADATA_WIDTH bound to: 576 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_INPUT_DATA_CONVERSION bound to: 3'b001 
	Parameter STATE_COMPUTATION bound to: 3'b010 
	Parameter STATE_OUTPUT_DATA_CONVERSION bound to: 3'b011 
	Parameter STATE_OUTPUT_DATA_TRANSMISSION bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'zero_latency_axis_fifo' [/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sources_1/imports/test_hardware_server/zero_latency_axis_fifo.v:1]
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter HAS_DATA bound to: 1 - type: integer 
	Parameter HAS_KEEP bound to: 1 - type: integer 
	Parameter HAS_LAST bound to: 1 - type: integer 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "auto" *) on module zero_latency_axis_fifo 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter LUT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zero_latency_axis_fifo' (1#1) [/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sources_1/imports/test_hardware_server/zero_latency_axis_fifo.v:1]
WARNING: [Synth 8-689] width (577) of port connection 's_axis_tkeep' does not match port width (72) of module 'zero_latency_axis_fifo' [/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sources_1/new/test_hardware_server.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sources_1/new/test_hardware_server.v:173]
INFO: [Synth 8-6155] done synthesizing module 'test_hardware_server' (2#1) [/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sources_1/new/test_hardware_server.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1679.723 ; gain = 218.406 ; free physical = 59872 ; free virtual = 125267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1687.660 ; gain = 226.344 ; free physical = 59872 ; free virtual = 125267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1707.570 ; gain = 246.254 ; free physical = 59872 ; free virtual = 125267
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_core_state_reg' in module 'test_hardware_server'
INFO: [Synth 8-6904] The RAM "zero_latency_axis_fifo:/axis_lutram_reg" of size (depth=16 x width=649) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00001 |                              000
STATE_INPUT_DATA_CONVERSION |                            00010 |                              001
       STATE_COMPUTATION |                            00100 |                              010
STATE_OUTPUT_DATA_CONVERSION |                            01000 |                              011
STATE_OUTPUT_DATA_TRANSMISSION |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_core_state_reg' using encoding 'one-hot' in module 'test_hardware_server'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1799.578 ; gain = 338.262 ; free physical = 59776 ; free virtual = 125171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	              649 Bit    Registers := 2     
	              512 Bit    Registers := 4     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---RAMs : 
	             324K Bit         RAMs := 1     
	              10K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    649 Bit        Muxes := 1     
	   2 Input    576 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   5 Input    512 Bit        Muxes := 4     
	   2 Input     72 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_hardware_server 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 4     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   5 Input    512 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 15    
Module zero_latency_axis_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	              649 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	             324K Bit         RAMs := 1     
	              10K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    649 Bit        Muxes := 1     
	   2 Input    576 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "input_fifo/axis_lutram_reg" of size (depth=16 x width=649) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58983 ; free virtual = 124377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name             | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|zero_latency_axis_fifo: | axis_bram_reg | 512 x 649(READ_FIRST)  | W |   | 512 x 649(WRITE_FIRST) |   | R | Port A and B     | 1      | 9      |                 | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+----------------------------+-----------+----------------------+-----------------+
|Module Name          | RTL Object                 | Inference | Size (Depth x Width) | Primitives      | 
+---------------------+----------------------------+-----------+----------------------+-----------------+
|test_hardware_server | input_fifo/axis_lutram_reg | Implied   | 16 x 649             | RAM32M16 x 47   | 
+---------------------+----------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58984 ; free virtual = 124378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name             | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|zero_latency_axis_fifo: | axis_bram_reg | 512 x 649(READ_FIRST)  | W |   | 512 x 649(WRITE_FIRST) |   | R | Port A and B     | 1      | 9      |                 | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+---------------------+----------------------------+-----------+----------------------+-----------------+
|Module Name          | RTL Object                 | Inference | Size (Depth x Width) | Primitives      | 
+---------------------+----------------------------+-----------+----------------------+-----------------+
|test_hardware_server | input_fifo/axis_lutram_reg | Implied   | 16 x 649             | RAM32M16 x 47   | 
+---------------------+----------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'input_fifo/lutram_rd_idx_reg_rep[0]' (FDRE) to 'input_fifo/lutram_rd_idx_reg[0]'
INFO: [Synth 8-3886] merging instance 'input_fifo/lutram_rd_idx_reg_rep[1]' (FDRE) to 'input_fifo/lutram_rd_idx_reg[1]'
INFO: [Synth 8-3886] merging instance 'input_fifo/lutram_rd_idx_reg_rep[2]' (FDRE) to 'input_fifo/lutram_rd_idx_reg[2]'
INFO: [Synth 8-3886] merging instance 'input_fifo/lutram_rd_idx_reg_rep[3]' (FDRE) to 'input_fifo/lutram_rd_idx_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58995 ; free virtual = 124390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58993 ; free virtual = 124388
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58991 ; free virtual = 124386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58991 ; free virtual = 124385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58991 ; free virtual = 124385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58990 ; free virtual = 124385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58991 ; free virtual = 124385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     8|
|3     |LUT2     |  1247|
|4     |LUT3     |   653|
|5     |LUT4     |   123|
|6     |LUT5     |    31|
|7     |LUT6     |  1156|
|8     |RAM32M16 |    47|
|9     |RAMB18E2 |     1|
|10    |RAMB36E2 |     9|
|11    |FDRE     |  2505|
|12    |FDSE     |    10|
|13    |IBUF     |   645|
|14    |OBUF     |   643|
+------+---------+------+

Report Instance Areas: 
+------+-------------+-----------------------+------+
|      |Instance     |Module                 |Cells |
+------+-------------+-----------------------+------+
|1     |top          |                       |  7079|
|2     |  input_fifo |zero_latency_axis_fifo |  1473|
+------+-------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58990 ; free virtual = 124385
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 2701.008 ; gain = 1239.691 ; free physical = 58993 ; free virtual = 124388
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 2701.016 ; gain = 1239.691 ; free physical = 58993 ; free virtual = 124388
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 693 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.035 ; gain = 0.000 ; free physical = 58909 ; free virtual = 124304
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 693 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 645 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 47 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 2757.035 ; gain = 1342.648 ; free physical = 59011 ; free virtual = 124406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.035 ; gain = 0.000 ; free physical = 59012 ; free virtual = 124406
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.runs/synth_1/test_hardware_server.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_hardware_server_utilization_synth.rpt -pb test_hardware_server_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 26 19:16:19 2020...
