
---------- Begin Simulation Statistics ----------
final_tick                               17361246413628                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109520                       # Simulator instruction rate (inst/s)
host_mem_usage                               17112972                       # Number of bytes of host memory used
host_op_rate                                   185367                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9098.32                       # Real time elapsed on the host
host_tick_rate                                3690543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   996444991                       # Number of instructions simulated
sim_ops                                    1686527018                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033578                       # Number of seconds simulated
sim_ticks                                 33577746642                       # Number of ticks simulated
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2516178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5032653                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          155                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu0.num_fp_insts                           15                       # number of float instructions
system.cpu0.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2510405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5020871                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          155                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2530355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5061213                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          105                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu2.num_fp_insts                           15                       # number of float instructions
system.cpu2.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2529343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5059190                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          105                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu3.num_fp_insts                           15                       # number of float instructions
system.cpu3.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu3.num_int_insts                          12                       # number of integer instructions
system.cpu3.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                          3                       # Number of load instructions
system.cpu3.num_mem_refs                            3                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1889304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3787648                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        250327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        164559283                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       117036764                       # number of cc regfile writes
system.switch_cpus0.committedInsts          248568976                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            420714093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.405658                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.405658                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        360100693                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       161880817                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  28917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       117344                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29171117                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.239272                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            52273419                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           2292786                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       10538311                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     50142845                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         3690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      2305476                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    429039534                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     49980633                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       138728                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    427462954                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        230074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       144034                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        173725                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       489627                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       114185                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         3159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        634378469                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            426597290                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.591579                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        375285119                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.230687                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             427354193                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       377119760                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      223855664                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.465130                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.465130                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       684662      0.16%      0.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    214078253     50.06%     50.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        35839      0.01%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        28944      0.01%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc     37737455      8.83%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     37733296      8.82%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     47249571     11.05%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     37731896      8.82%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     39103304      9.14%     96.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       924599      0.22%     97.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     10923889      2.55%     99.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      1369954      0.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     427601682                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      173585881                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    346384295                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    172740835                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    177352050                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1551723                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003629                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         337944     21.78%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          3361      0.22%     22.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        14352      0.92%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       136378      8.79%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         91529      5.90%     37.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       334419     21.55%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       438719     28.27%     87.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       195021     12.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     254882862                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    611179023                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    253856455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    260012901                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         429038989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        427601682                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      8325338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         3105                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      4702198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    100805126                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.241864                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.769094                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16240601     16.11%     16.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5716664      5.67%     21.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      8681921      8.61%     30.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8969002      8.90%     39.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11253514     11.16%     50.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11985794     11.89%     62.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10741817     10.66%     73.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      9506262      9.43%     82.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17709551     17.57%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    100805126                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.240648                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        14779                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        46942                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     50142845                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      2305476                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      110682687                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               100834043                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        164171778                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       116760989                       # number of cc regfile writes
system.switch_cpus1.committedInsts          247977198                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            419712647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.406626                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.406626                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        359240727                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       161496021                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  27815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       117080                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29102658                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.229328                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            52159086                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           2292879                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       10596428                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     50028395                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         3658                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      2305545                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    428034635                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     49866207                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       138432                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    426460278                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        232457                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       139687                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        173443                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       488253                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       113907                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         3173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        632778389                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            425595616                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.591611                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        374358665                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.220753                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             426351986                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       376249963                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      223329630                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.459261                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.459261                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       684660      0.16%      0.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    213574702     50.06%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        35836      0.01%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           20      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28864      0.01%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc     37647035      8.82%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     37642862      8.82%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     47136151     11.05%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     37641464      8.82%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39011648      9.14%     96.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       924567      0.22%     97.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     10900858      2.56%     99.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      1370046      0.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     426598714                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      173179685                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    345570339                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    172333302                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    176941725                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1551636                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003637                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         336319     21.68%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          3351      0.22%     21.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        14683      0.95%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       137681      8.87%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91487      5.90%     37.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       334447     21.55%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       438643     28.27%     87.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       195025     12.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     254286005                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    609988010                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    253262314                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    259414801                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         428034090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        426598714                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined      8321815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3061                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      4692022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    100806228                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.231869                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.771697                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16375445     16.24%     16.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5736206      5.69%     21.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      8684953      8.62%     30.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8970769      8.90%     39.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11233864     11.14%     50.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     11958355     11.86%     62.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10717881     10.63%     73.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9484262      9.41%     82.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17644493     17.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    100806228                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.230701                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads        14683                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        46937                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     50028395                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      2305545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      110430937                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               100834043                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165499242                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117702593                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000004                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.403336                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.403336                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362178772                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162810585                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  28848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118062                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29337472                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.263329                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52550699                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292717                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10439487                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50421218                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         3891                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305494                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431475727                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50257982                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       139389                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429888703                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        226167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       144606                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174380                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       483902                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        638139011                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429021158                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.591528                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        377477246                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.254725                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429778712                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379227343                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225129185                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.479321                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.479321                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684664      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215297353     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        29054      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956122      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37951966      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47523258     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950567      8.83%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39325402      9.14%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924607      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10979353      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369884      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430028098                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174568896                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348352571                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173725235                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178351113                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1552325                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003610                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         340781     21.95%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3370      0.22%     22.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        14374      0.93%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       134149      8.64%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91545      5.90%     37.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       334379     21.54%     59.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438733     28.26%     87.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194994     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256326863                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    614064268                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255295923                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261464518                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431475180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430028098                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          547                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8339828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         3129                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4736008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100805195                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.265932                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.761900                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15890201     15.76%     15.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5686056      5.64%     21.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8679984      8.61%     30.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8980740      8.91%     38.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11287163     11.20%     50.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12060794     11.96%     62.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10800392     10.71%     72.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9574040      9.50%     82.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17845825     17.70%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100805195                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.264711                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14629                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        46960                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50421218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305494                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111293022                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100834043                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        165432527                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       117655370                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249898753                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            422964418                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.403500                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.403500                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        362031652                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       162745021                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  28039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       118013                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        29325665                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.261623                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            52530913                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           2292779                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       10424215                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     50401489                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         3819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      2305490                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    431302931                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     50238134                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       139330                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    429716635                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        226073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       143790                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        174328                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       482925                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       114781                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         3232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        637880328                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            428849613                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.591530                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        377325223                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.253024                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             429607151                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       379077590                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      225038834                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.478317                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.478317                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       684666      0.16%      0.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    215210898     50.07%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        35847      0.01%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        29046      0.01%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc     37940634      8.83%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     37936483      8.83%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     47503874     11.05%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37935084      8.83%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     39309542      9.14%     96.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       924606      0.22%     97.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     10975325      2.55%     99.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      1369948      0.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     429855973                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      174499026                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    348212834                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    173655833                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    178280137                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1551973                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003610                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         340504     21.94%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          3369      0.22%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        14399      0.93%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       134069      8.64%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         91499      5.90%     37.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       334410     21.55%     59.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       438703     28.27%     87.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       195020     12.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     256224254                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    613860147                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    255193780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    261361270                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         431302386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        429855973                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      8338400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         3066                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      4732445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    100806004                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.264190                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.762689                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15926828     15.80%     15.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5681791      5.64%     21.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8675891      8.61%     30.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8977206      8.91%     38.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11282548     11.19%     50.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12056425     11.96%     62.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10796697     10.71%     72.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9570661      9.49%     82.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17837957     17.70%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    100806004                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.263004                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads        14626                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        46925                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     50401489                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      2305490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      111249598                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100834043                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     41706999                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        41707001                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     41991850                       # number of overall hits
system.cpu0.dcache.overall_hits::total       41991852                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      8192468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8192469                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8249101                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8249102                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  62489791966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  62489791966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  62489791966                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  62489791966                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     49899467                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     49899470                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     50240951                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     50240954                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.164179                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.164179                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.164191                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.164191                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7627.712670                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7627.711739                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7575.345721                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7575.344803                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        46581                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             82                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   568.060976                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2515769                       # number of writebacks
system.cpu0.dcache.writebacks::total          2515769                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      5689969                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5689969                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      5689969                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5689969                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2502499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2502499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2516692                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2516692                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  19869056032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19869056032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  21238134916                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21238134916                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.050151                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.050151                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.050092                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.050092                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  7939.685903                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  7939.685903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  8438.909058                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  8438.909058                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2515769                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     41307739                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41307741                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      8175335                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8175336                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  61183642446                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  61183642446                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     49483074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     49483077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.333333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.165215                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.165215                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7483.930927                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7483.930012                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      5689966                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5689966                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2485369                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2485369                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  18568622790                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  18568622790                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.050227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  7471.173411                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7471.173411                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       399260                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        399260                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        17133                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17133                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1306149520                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1306149520                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       416393                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       416393                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.041146                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041146                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 76235.890971                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76235.890971                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        17130                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17130                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1300433242                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1300433242                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.041139                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041139                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 75915.542440                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75915.542440                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       284851                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       284851                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        56633                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        56633                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       341484                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       341484                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.165844                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.165844                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        14193                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   1369078884                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1369078884                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 96461.557387                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 96461.557387                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.772287                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44508543                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2516281                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.688224                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.001101                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.771186                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999553                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999555                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        404443913                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       404443913                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20244288                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20244309                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20244288                       # number of overall hits
system.cpu0.icache.overall_hits::total       20244309                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          215                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           217                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          215                       # number of overall misses
system.cpu0.icache.overall_misses::total          217                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     22032612                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     22032612                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     22032612                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     22032612                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           23                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20244503                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20244526                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           23                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20244503                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20244526                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.086957                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.086957                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 102477.265116                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101532.774194                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 102477.265116                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101532.774194                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           26                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           26                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          189                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     18499482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18499482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     18499482                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18499482                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97880.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 97880.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97880.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 97880.857143                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20244288                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20244309                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          215                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          217                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     22032612                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     22032612                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20244503                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20244526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 102477.265116                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101532.774194                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           26                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     18499482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18499482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 97880.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 97880.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          106.033436                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20244500                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              191                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         105992.146597                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   104.033436                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.203190                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.207097                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        161956399                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       161956399                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2499752                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       318475                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2674033                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          410                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          410                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         16720                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        16720                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2499754                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          381                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7549153                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            7549534                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    322051200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           322063360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       476740                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               30511360                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2993623                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007265                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2993465     99.99%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 158      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2993623                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3351374604                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         188811                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2513900250                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      2037641                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        2037641                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      2037641                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       2037641                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          188                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       478641                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       478832                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          188                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       478641                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       478832                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     18370944                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12030951339                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12049322283                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     18370944                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12030951339                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12049322283                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          188                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2516282                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2516473                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          188                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2516282                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2516473                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.190218                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.190279                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.190218                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.190279                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 97717.787234                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 25135.647258                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 25163.987125                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 97717.787234                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 25135.647258                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 25163.987125                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       476739                       # number of writebacks
system.cpu0.l2cache.writebacks::total          476739                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       478641                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       478829                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          188                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       478641                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       478829                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     18308340                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  11871564552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  11889872892                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     18308340                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  11871564552                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  11889872892                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.190218                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.190278                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.190218                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.190278                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97384.787234                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 24802.648649                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 24831.146175                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97384.787234                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 24802.648649                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 24831.146175                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               476739                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       213704                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       213704                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       213704                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       213704                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      2302064                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      2302064                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      2302064                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      2302064                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          409                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          409                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          410                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          410                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.002439                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.002439                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002439                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.002439                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        27639                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         1296                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         1296                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        15424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        15424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   1282231818                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   1282231818                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        16720                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        16720                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.922488                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.922488                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 83132.249611                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 83132.249611                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        15424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        15424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1277095626                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1277095626                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.922488                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.922488                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 82799.249611                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 82799.249611                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      2036345                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      2036345                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       463217                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       463408                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     18370944                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  10748719521                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  10767090465                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2499562                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2499753                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.185319                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.185382                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 97717.787234                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 23204.501391                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 23234.580467                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       463217                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       463405                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     18308340                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10594468926                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  10612777266                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.185319                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.185380                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 97384.787234                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 22871.502829                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 22901.732321                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2078.432928                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5032648                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          478851                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           10.509841                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.350684                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.047470                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    32.971180                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2043.063594                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000086                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000012                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.008050                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.498795                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.507430                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2112                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          628                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          944                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        81001267                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       81001267                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33577736319                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31886.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31886.numOps                      0                       # Number of Ops committed
system.cpu0.thread31886.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     41606368                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        41606370                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     41891850                       # number of overall hits
system.cpu1.dcache.overall_hits::total       41891852                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8178797                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8178798                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8234797                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8234798                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  62650779159                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  62650779159                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  62650779159                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  62650779159                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     49785165                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49785168                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     50126647                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50126650                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.164282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.164282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.164280                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.164280                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7660.146004                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7660.145068                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  7608.053867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7608.052943                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        45793                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             76                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   602.539474                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2509761                       # number of writebacks
system.cpu1.dcache.writebacks::total          2509761                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5682073                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5682073                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5682073                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5682073                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2496724                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2496724                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2510917                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2510917                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  19917851196                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19917851196                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  21282715299                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  21282715299                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.050150                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050150                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.050091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050091                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  7977.594318                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7977.594318                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  8476.072805                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8476.072805                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2509761                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     41207375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41207377                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      8161433                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8161434                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  61321407543                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  61321407543                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     49368808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49368811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.165316                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165316                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  7513.558899                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7513.557978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      5682071                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5682071                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2479362                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2479362                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  18594267786                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18594267786                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.050221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  7499.617961                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7499.617961                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       398993                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        398993                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        17364                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        17364                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1329371616                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1329371616                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       416357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       416357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.041705                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041705                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 76559.065653                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76559.065653                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        17362                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17362                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1323583410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1323583410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.041700                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041700                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 76234.501210                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76234.501210                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       285482                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       285482                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        56000                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        56000                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       341482                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       341482                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.163991                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.163991                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   1364864103                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1364864103                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 96164.595434                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 96164.595434                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.772078                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44402770                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2510273                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.688423                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001102                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.770976                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999555                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        403523473                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       403523473                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20197853                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20197874                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20197853                       # number of overall hits
system.cpu1.icache.overall_hits::total       20197874                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          213                       # number of overall misses
system.cpu1.icache.overall_misses::total          215                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     20980332                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20980332                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     20980332                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20980332                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20198066                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20198089                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20198066                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20198089                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.086957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.086957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 98499.211268                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97582.939535                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 98499.211268                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97582.939535                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           23                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     17819829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17819829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     17819829                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17819829                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93788.573684                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 93788.573684                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93788.573684                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 93788.573684                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20197853                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20197874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     20980332                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20980332                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20198066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20198089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 98499.211268                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97582.939535                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     17819829                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17819829                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 93788.573684                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 93788.573684                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          106.079432                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20198066                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         105198.260417                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   104.079432                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.203280                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.207186                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        161584904                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       161584904                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2493748                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       331787                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2658809                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         16717                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        16717                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2493748                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7531597                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7531980                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    321282176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           321294400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       480836                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               30773504                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2991945                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.007267                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2991787     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 158      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2991945                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3343449870                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2507976513                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2027537                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2027537                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2027537                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2027537                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       482735                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       482927                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       482735                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       482927                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     17690625                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  12116091114                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  12133781739                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     17690625                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  12116091114                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  12133781739                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2510272                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2510464                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2510272                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2510464                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.192304                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.192366                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.192304                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.192366                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 93601.190476                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 25098.845358                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 25125.498759                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 93601.190476                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 25098.845358                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 25125.498759                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       480835                       # number of writebacks
system.cpu1.l2cache.writebacks::total          480835                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       482735                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       482924                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       482735                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       482924                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     17627688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  11955340359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  11972968047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     17627688                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  11955340359                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  11972968047                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.192304                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.192364                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.192304                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.192364                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93268.190476                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 24765.845358                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 24792.654842                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93268.190476                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 24765.845358                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 24792.654842                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               480835                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       223724                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       223724                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       223724                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       223724                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      2286036                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      2286036                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      2286036                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      2286036                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.001550                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001550                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        27972                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        27972                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001550                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001550                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        27972                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27972                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1290                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1290                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        15427                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15427                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   1304341020                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1304341020                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        16717                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16717                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922833                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922833                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 84549.233163                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 84549.233163                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        15427                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15427                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1299203829                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1299203829                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922833                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922833                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84216.233163                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 84216.233163                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2026247                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2026247                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       467308                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       467500                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     17690625                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  10811750094                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  10829440719                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2493555                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2493747                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.187406                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.187469                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 93601.190476                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 23136.240111                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 23164.579078                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       467308                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       467497                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     17627688                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10656136530                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  10673764218                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.187406                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.187468                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 93268.190476                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 22803.240111                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 22831.727729                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2078.809648                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5020868                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          482948                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           10.396291                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.579238                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.048055                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    33.506124                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2042.676231                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000141                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000012                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.008180                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.498700                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.507522                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2113                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          654                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          935                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.515869                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80816852                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80816852                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33577736319                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-14789.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-14789.numOps                     0                       # Number of Ops committed
system.cpu1.thread-14789.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     41956484                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        41956486                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42239926                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42239928                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      8220251                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8220252                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      8278287                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8278288                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  62165516897                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  62165516897                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  62165516897                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  62165516897                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50176735                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50176738                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50518213                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50518216                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.163826                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.163826                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.163867                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.163867                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7562.484028                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7562.483108                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7509.466258                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7509.465350                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        53333                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             95                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   561.400000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2530153                       # number of writebacks
system.cpu2.dcache.writebacks::total          2530153                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      5703580                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5703580                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      5703580                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5703580                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2516671                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2516671                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2530867                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2530867                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  19752491045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19752491045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  21104411771                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  21104411771                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050156                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050156                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050098                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7848.658424                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7848.658424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  8338.807125                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8338.807125                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2530153                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     41556931                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       41556933                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8203315                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8203316                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  60936984684                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  60936984684                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49760246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49760249                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.164857                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164857                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7428.336555                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7428.335649                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      5703576                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      5703576                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2499739                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2499739                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  18529609842                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18529609842                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  7412.617814                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7412.617814                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399553                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399553                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16936                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16936                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1228532213                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1228532213                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040664                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040664                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 72539.691368                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 72539.691368                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16932                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16932                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1222881203                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1222881203                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 72223.080735                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72223.080735                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       283442                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       283442                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        58036                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        58036                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341478                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341478                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.169955                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.169955                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1351920726                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1351920726                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041572                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041572                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 95232.510989                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 95232.510989                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.771585                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           44770796                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2530665                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.691317                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001102                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.770483                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999552                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999554                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406676393                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406676393                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           21                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356897                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356918                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           21                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356897                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356918                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          216                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     20933046                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20933046                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     20933046                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20933046                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20357111                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20357134                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20357111                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20357134                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.086957                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.086957                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 97817.971963                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 96912.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 97817.971963                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 96912.250000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           24                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     17590392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     17590392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     17590392                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     17590392                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92581.010526                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 92581.010526                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92581.010526                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 92581.010526                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           21                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356897                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356918                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     20933046                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20933046                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20357111                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20357134                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 97817.971963                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 96912.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     17590392                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     17590392                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 92581.010526                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 92581.010526                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          106.842636                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20357110                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106026.614583                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   104.842636                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.204771                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.208677                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162857264                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162857264                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2514128                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       293207                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2703171                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2514128                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7591889                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7592272                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323892352                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323904576                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       466226                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               29838464                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2997285                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000036                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.006003                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2997177    100.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 108      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2997285                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3370464828                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2528200935                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2062472                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2062472                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2062472                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2062472                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       468192                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       468384                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       468192                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       468384                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     17459856                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11795613579                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11813073435                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     17459856                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11795613579                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11813073435                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2530664                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530856                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2530664                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530856                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.185008                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.185069                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.185008                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.185069                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 92380.190476                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 25193.966533                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 25220.915819                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 92380.190476                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 25193.966533                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 25220.915819                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       466225                       # number of writebacks
system.cpu2.l2cache.writebacks::total          466225                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       468192                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       468381                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       468192                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       468381                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     17396919                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11639705643                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11657102562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     17396919                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11639705643                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11657102562                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.185008                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.185068                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.185008                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.185068                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92047.190476                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 24860.966533                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 24888.077360                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92047.190476                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 24860.966533                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 24888.077360                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               466225                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       200121                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       200121                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       200121                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       200121                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2330031                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2330031                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2330031                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2330031                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          202                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          202                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.004926                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.004926                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1300                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1300                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1205533260                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1205533260                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.922291                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.922291                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 78134.244604                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 78134.244604                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1200395403                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1200395403                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 77801.244604                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 77801.244604                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2061172                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2061172                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       452763                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       452955                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     17459856                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10590080319                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  10607540175                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513935                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2514127                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.180101                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.180164                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 92380.190476                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 23389.897847                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 23418.529821                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       452763                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       452952                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     17396919                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10439310240                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  10456707159                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.180101                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.180163                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92047.190476                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 23056.897847                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23085.684927                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2111.558499                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5061210                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          468394                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           10.805454                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.316354                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.068812                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.047470                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    56.084855                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2055.041008                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000077                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000017                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000012                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.013693                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.501719                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.515517                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2169                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          982                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.529541                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        81447770                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       81447770                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33577736319                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31886.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31886.numOps                      0                       # Number of Ops committed
system.cpu2.thread31886.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     41940391                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41940393                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     42224779                       # number of overall hits
system.cpu3.dcache.overall_hits::total       42224781                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      8216734                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8216735                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      8273836                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8273837                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  62114516286                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  62114516286                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  62114516286                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  62114516286                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     50157125                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     50157128                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     50498615                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     50498618                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.333333                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.163820                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.163820                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.333333                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.163843                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.163843                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  7559.514070                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7559.513150                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  7507.341974                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7507.341066                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        49890                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             83                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   601.084337                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2529141                       # number of writebacks
system.cpu3.dcache.writebacks::total          2529141                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5701072                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5701072                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5701072                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5701072                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2515662                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2515662                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2529855                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2529855                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  19757093775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  19757093775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  21103247940                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  21103247940                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050156                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050156                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.050098                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  7853.636051                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7853.636051                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  8341.682800                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8341.682800                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2529141                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     41540839                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       41540841                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8199797                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8199798                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  60866820252                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  60866820252                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     49740636                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     49740639                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.333333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.164851                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164851                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  7422.966721                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7422.965816                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      5701068                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      5701068                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2498729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2498729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18515049084                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18515049084                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.050235                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050235                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  7409.786769                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7409.786769                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       399552                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        399552                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        16937                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        16937                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1247696034                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1247696034                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.040666                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040666                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 73666.885163                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 73666.885163                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        16933                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16933                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1242044691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1242044691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.040657                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.040657                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 73350.539833                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73350.539833                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       284388                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       284388                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        57102                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        57102                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       341490                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       341490                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.167214                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.167214                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        14193                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   1346154165                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1346154165                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 94846.344325                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 94846.344325                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.771292                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           44754637                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2529653                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.692006                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.001103                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.770190                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999551                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999553                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        406518597                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       406518597                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20348897                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20348918                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20348897                       # number of overall hits
system.cpu3.icache.overall_hits::total       20348918                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          213                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          213                       # number of overall misses
system.cpu3.icache.overall_misses::total          215                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     21177135                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21177135                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     21177135                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21177135                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           23                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20349110                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20349133                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           23                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20349110                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20349133                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.086957                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.086957                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 99423.169014                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 98498.302326                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 99423.169014                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 98498.302326                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          191                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          191                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          191                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     18098550                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     18098550                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     18098550                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     18098550                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 94756.806283                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 94756.806283                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 94756.806283                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 94756.806283                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20348897                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20348918                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          213                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     21177135                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21177135                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20349110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20349133                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 99423.169014                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 98498.302326                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          191                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     18098550                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     18098550                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 94756.806283                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 94756.806283                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          107.254233                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20349111                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              193                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         105435.808290                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   105.254233                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.205575                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.209481                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        162793257                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       162793257                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2513116                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       301596                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2693563                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         16730                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        16730                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2513116                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          385                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      7588853                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            7589238                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        12288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    323762816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           323775104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       466019                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               29825216                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2996067                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000036                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.006004                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2995959    100.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 108      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2996067                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3369117177                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         190809                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2527189947                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      2061667                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        2061667                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      2061667                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       2061667                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          190                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       467985                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       468178                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          190                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       467985                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       468178                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     17967015                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  11798368488                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  11816335503                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     17967015                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  11798368488                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  11816335503                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          190                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2529652                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2529845                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          190                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2529652                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2529845                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.185000                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.185062                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.185000                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.185062                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 94563.236842                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 25210.997122                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 25238.980693                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 94563.236842                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 25210.997122                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 25238.980693                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       466018                       # number of writebacks
system.cpu3.l2cache.writebacks::total          466018                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          190                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       467985                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       468175                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          190                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       467985                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       468175                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     17903745                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  11642529483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  11660433228                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     17903745                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  11642529483                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  11660433228                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.185000                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.185061                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.185000                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.185061                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 94230.236842                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 24877.997122                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 24906.142421                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 94230.236842                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 24877.997122                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 24906.142421                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               466018                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       205760                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       205760                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       205760                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       205760                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      2323380                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      2323380                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      2323380                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      2323380                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          202                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          202                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.004926                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.004926                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        27639                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1301                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1301                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        15429                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        15429                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   1224701406                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   1224701406                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.922236                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.922236                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 79376.589928                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 79376.589928                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        15429                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        15429                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1219563549                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1219563549                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.922236                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.922236                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79043.589928                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 79043.589928                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      2060366                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      2060366                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          190                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       452556                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       452749                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     17967015                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10573667082                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10591634097                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2512922                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2513115                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.180092                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.180155                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94563.236842                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 23364.328574                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 23394.052990                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          190                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       452556                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       452746                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     17903745                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10422965934                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10440869679                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.180092                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.180153                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 94230.236842                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 23031.328574                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23061.208004                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2111.596444                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5059187                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          468188                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           10.805888                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.316044                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005741                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.047470                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    56.285933                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2054.941256                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000077                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000012                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.013742                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.501695                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.515526                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2170                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          621                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          977                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.529785                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        81415196                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       81415196                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33577736319                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1836610                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        435244                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1487545                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             56177                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              61709                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             61709                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1836612                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1434249                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      1446536                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      1402891                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      1402272                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5685948                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     61146560                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     61670848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     59808320                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     59781888                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                242407616                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             89666                       # Total snoops (count)
system.l3bus.snoopTraffic                     2143296                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1988014                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1988014    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1988014                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1890426992                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           319015647                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           321754873                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           312043671                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.9                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           311916767                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.9                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       438557                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       442718                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       428353                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       428036                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1737664                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       438557                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       442718                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       428353                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       428036                       # number of overall hits
system.l3cache.overall_hits::total            1737664                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          188                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        40084                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        40017                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        39839                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          190                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        39949                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            160657                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          188                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        40084                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        40017                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        39839                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          190                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        39949                       # number of overall misses
system.l3cache.overall_misses::total           160657                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     17552763                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   3792605930                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     16868115                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3802265594                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     16639677                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   3745484429                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     17140842                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3753566660                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  15162124010                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     17552763                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   3792605930                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     16868115                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3802265594                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     16639677                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   3745484429                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     17140842                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3753566660                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  15162124010                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          188                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       478641                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       482735                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       468192                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          190                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       467985                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1898321                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          188                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       478641                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       482735                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       468192                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          190                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       467985                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1898321                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.083745                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.082896                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.085091                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.085364                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.084631                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.083745                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.082896                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.085091                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.085364                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.084631                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 93365.760638                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 94616.453697                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 89249.285714                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 95016.257940                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 88040.619048                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 94015.523206                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 90214.957895                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 93958.964179                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94375.744661                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 93365.760638                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 94616.453697                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 89249.285714                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 95016.257940                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 88040.619048                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 94015.523206                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 90214.957895                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 93958.964179                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94375.744661                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          33489                       # number of writebacks
system.l3cache.writebacks::total                33489                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        40084                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        40017                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        39839                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          190                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        39949                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       160645                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          188                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        40084                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        40017                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        39839                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          190                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        39949                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       160645                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     16300683                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   3525646490                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     15609375                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3535752374                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     15380937                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3480156689                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     15875442                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3487505988                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  14092227978                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     16300683                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   3525646490                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     15609375                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3535752374                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     15380937                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3480156689                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     15875442                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3487505988                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  14092227978                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.083745                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.082896                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.085091                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.085364                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.084625                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.083745                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.082896                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.085091                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.085364                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.084625                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86705.760638                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 87956.453697                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 82589.285714                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 88356.257940                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 81380.619048                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 87355.523206                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 83554.957895                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 87298.955869                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 87722.792356                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86705.760638                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 87956.453697                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 82589.285714                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 88356.257940                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 81380.619048                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 87355.523206                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 83554.957895                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 87298.955869                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 87722.792356                       # average overall mshr miss latency
system.l3cache.replacements                     89666                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       401755                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       401755                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       401755                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       401755                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1487545                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1487545                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1487545                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1487545                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             4                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        66600                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data         4119                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data         3993                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         4754                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         4527                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            17393                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data        11305                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        11434                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        10675                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        10902                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          44316                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   1157581926                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   1181447037                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1072035891                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   1094405499                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   4505470353                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        15424                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        15427                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        15429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        61709                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.732949                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.741168                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.691879                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.706591                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.718145                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 102395.570632                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 103327.535158                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 100424.907822                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 100385.754816                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 101666.900284                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        11305                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        11434                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        10675                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        10902                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        44316                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1082290626                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1105296597                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1000940391                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1021797847                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   4210325461                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.732949                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.741168                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.691879                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.706591                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.718145                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 95735.570632                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 96667.535158                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93764.907822                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 93725.724363                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 95006.892793                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       434438                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       438725                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       423599                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       423509                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1720271                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        28779                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        28583                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        29164                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          190                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        29047                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       116341                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     17552763                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   2635024004                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     16868115                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2620818557                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16639677                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2673448538                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     17140842                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   2659161161                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  10656653657                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       463217                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       467308                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       452763                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       452556                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1836612                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.062129                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.061165                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.064413                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.064184                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.063345                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 93365.760638                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 91560.652003                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 89249.285714                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 91691.514432                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88040.619048                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 91669.473940                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 90214.957895                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 91546.843426                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 91598.436123                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        28779                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        28583                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        29164                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          190                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        29047                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       116329                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     16300683                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   2443355864                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     15609375                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2430455777                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     15380937                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2479216298                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     15875442                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   2465708141                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   9881902517                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.062129                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.061165                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.064413                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.064184                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.063339                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 86705.760638                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 84900.652003                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 82589.285714                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85031.514432                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 81380.619048                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 85009.473940                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 83554.957895                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 84886.843426                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 84947.885024                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            38518.574503                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3626964                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1889300                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.919740                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         17327751003234                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 38518.574503                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.587747                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.587747                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61970                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1653                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        15817                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        44231                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.945587                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             62491300                       # Number of tag accesses
system.l3cache.tags.data_accesses            62491300                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     33489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     40076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     40003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     39839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     39933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000478962242                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2027                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2027                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              339725                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31555                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160645                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33489                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160645                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33489                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160645                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   65416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.228910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.951022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1526.758178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2022     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2027                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.495807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.468156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.990755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1575     77.70%     77.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.99%     78.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              356     17.56%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      2.37%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.74%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.49%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2027                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10281280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2143296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    306.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33576063660                       # Total gap between requests
system.mem_ctrls.avgGap                     172953.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        12032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2564864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2560192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2549696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        12160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2555712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2139968                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 358332.562583280436                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 76385828.606848657131                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 360238.586852340435                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 76246688.835207268596                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 360238.586852340435                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 75934100.855081439018                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 362144.611121400434                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 76113267.136373072863                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63731733.484559297562                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        40084                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        40017                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        39839                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        39949                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        33489                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      9253945                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   2021940717                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      8520752                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   2034529489                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      8295854                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   1985465793                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      8750909                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   1988856322                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 906365219971                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     49223.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     50442.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     45083.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     50841.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     43893.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     49837.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     46057.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     49784.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27064565.08                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            71400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7226                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                       94                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   1696                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           30                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2565376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2561088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2549696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        12160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2556736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10282048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2143296                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2143296                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        40084                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        40017                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        39839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        39949                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         160657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        33489                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         33489                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       358333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     76401077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       360239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     76273373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       360239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     75934101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       362145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     76143764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        306216141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       358333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       360239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       360239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       362145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1456203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63830847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63830847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63830847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       358333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     76401077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       360239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     76273373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       360239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     75934101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       362145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     76143764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       370046988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               160607                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               33437                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         5117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         5374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         5463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         5228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         5410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         5449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         4955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          974                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1008                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5256276137                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             535142524                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8065613781                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32727.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50219.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              100560                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              22005                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        71479                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   173.740763                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.878713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   250.701469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        46292     64.76%     64.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14322     20.04%     84.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2448      3.42%     88.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1362      1.91%     90.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1036      1.45%     91.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          787      1.10%     92.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          704      0.98%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          513      0.72%     94.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4015      5.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        71479                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10278848                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2139968                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              306.120840                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.731733                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    222925274.207998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    296376294.043198                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   675563922.297576                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  125672830.752001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11971048076.633690                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24812122839.337101                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2854922853.888097                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  40958632091.160088                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1219.814794                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4136615003                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3024178719                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26416942597                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             116341                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33489                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56177                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44316                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44316                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         116341                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       410984                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       410984                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 410984                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     12425344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     12425344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                12425344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160661                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160661    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160661                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           127962256                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          298290403                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       29708896                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     29516510                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       116634                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     10196571                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       10196381                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998137                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups         7768                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits         7576                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          192                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      7063886                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       116569                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     99814933                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.214941                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.487761                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     21386383     21.43%     21.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     20244802     20.28%     41.71% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2        88328      0.09%     41.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10417979     10.44%     52.23% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       135132      0.14%     52.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       914951      0.92%     53.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       183332      0.18%     53.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      8728785      8.74%     62.21% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     37715241     37.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     99814933                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    248568976                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     420714093                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           48545442                       # Number of memory references committed
system.switch_cpus0.commit.loads             48129049                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          28967273                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         170096809                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          298026764                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         1371      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    211726075     50.33%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        35826      0.01%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21904      0.01%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc     37737379      8.97%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     37733266      8.97%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     47180919     11.21%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     37731896      8.97%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     38574567      9.17%     97.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       297229      0.07%     97.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead      9554482      2.27%     99.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       119164      0.03%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    420714093                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     37715241                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         7586650                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     38833702                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         38740102                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     15470946                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        173725                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     10074972                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     431682007                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           49979016                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            2292786                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               156648                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1611                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       152720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             256932976                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           29708896                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10218330                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            100478616                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         347580                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20244503                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    100805126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.341251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.640351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        30652511     30.41%     30.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         9263786      9.19%     39.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1066071      1.06%     40.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7296558      7.24%     47.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1917519      1.90%     49.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1242673      1.23%     51.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1243767      1.23%     52.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1989208      1.97%     54.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        46133033     45.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    100805126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.294632                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.548078                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20244503                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             154292                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        2013783                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       1889083                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            82                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33577746642                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        173725                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        14594355                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       12867055                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         47019176                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     26150813                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     430362386                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       416405                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      15715431                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         39345                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       4372935                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    505951776                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1019759521                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       379517908                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        363572419                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    497376912                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         8574743                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         78730967                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               489135319                       # The number of ROB reads
system.switch_cpus0.rob.writes              856546258                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        248568976                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          420714093                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29639364                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     29447240                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       116355                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10173168                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10172976                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998113                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups         7769                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits         7576                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          193                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      7060410                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       116290                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     99816709                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.204834                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.489389                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     21563895     21.60%     21.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     20203741     20.24%     41.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2        87550      0.09%     41.93% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10398296     10.42%     52.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       134461      0.13%     52.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       917947      0.92%     53.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       185316      0.19%     53.59% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      8704581      8.72%     62.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     37620922     37.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     99816709                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    247977198                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     419712647                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48431416                       # Number of memory references committed
system.switch_cpus1.commit.loads             48015059                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          28898561                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         169689686                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          297319362                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1368      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    211223109     50.33%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        35823      0.01%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        21856      0.01%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc     37646933      8.97%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     37642828      8.97%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     47067837     11.21%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     37641462      8.97%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38483204      9.17%     97.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       297202      0.07%     97.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      9531855      2.27%     99.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       119155      0.03%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    419712647                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     37620922                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7576753                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     38971933                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         38629289                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     15454809                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        173443                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10051506                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     430670836                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           49864780                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            2292879                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               156278                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1609                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       151614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             256333272                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29639364                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10194925                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            100481106                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         347016                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20198066                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    100806228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.331123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.641910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        30812704     30.57%     30.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9241507      9.17%     39.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1069777      1.06%     40.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7270746      7.21%     48.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1915739      1.90%     49.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1245118      1.24%     51.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         1247152      1.24%     52.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1988425      1.97%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        46015060     45.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    100806228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.293942                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.542130                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20198066                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             154331                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        2013317                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       1889188                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            76                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33577746642                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        173443                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        14573898                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       12941878                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         46900535                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     26216472                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     429352910                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       422140                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      15719304                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         44457                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4437093                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    504758420                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1017371439                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       378641775                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        362702947                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    496192068                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         8566130                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         78660813                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               488226492                       # The number of ROB reads
system.switch_cpus1.rob.writes              854535813                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        247977198                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          419712647                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29877351                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29684378                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117291                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10253191                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10252997                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998108                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14374                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7749                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7576                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          173                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7078468                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117226                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     99812899                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.239289                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.484020                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     20972720     21.01%     21.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     20335873     20.37%     41.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2        89246      0.09%     41.48% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     10459069     10.48%     51.95% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       135515      0.14%     52.09% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       904294      0.91%     53.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       179844      0.18%     53.18% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      8789102      8.81%     61.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     37947236     38.02%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     99812899                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000004                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135768                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821205                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404716                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133435                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081269                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737412                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212942354     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956081      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37951943      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454360     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950565      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795519      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609197      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135768                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     37947236                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7611373                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     38501216                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         39000990                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     15517235                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174380                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10131655                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434130718                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          344                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50256214                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292717                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157555                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1620                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       152608                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258389473                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29877351                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10274947                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            100478142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348890                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20357111                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100805195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.365693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.636074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        30257827     30.02%     30.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9316892      9.24%     39.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         1071332      1.06%     40.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7347894      7.29%     47.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1916939      1.90%     49.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1248912      1.24%     50.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1251557      1.24%     51.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1991063      1.98%     53.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46402779     46.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100805195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.296302                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.562522                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20357111                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             154298                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2016488                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1889005                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            95                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33577746642                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174380                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        14646361                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       12736459                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          462                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         47301181                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     25946351                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432806087                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       410138                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      15721738                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         33420                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       4147856                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508840488                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025540561                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381638558                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365672919                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500242040                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8598277                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         78958753                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               491337547                       # The number of ROB reads
system.switch_cpus2.rob.writes              861420912                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000004                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135768                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       29865376                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     29672458                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       117240                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     10249160                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       10248973                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.998175                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups         7747                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          172                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      7076960                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       117175                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     99813942                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.237528                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.484364                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     21005523     21.04%     21.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20327916     20.37%     41.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2        89028      0.09%     41.50% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     10454804     10.47%     51.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       135557      0.14%     52.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       903952      0.91%     53.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       179735      0.18%     53.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      8785780      8.80%     62.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     37931647     38.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     99813942                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249898753                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     422964418                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           48801710                       # Number of memory references committed
system.switch_cpus3.commit.loads             48385221                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29121681                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         171011596                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          299616381                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    212856301     50.32%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc     37940598      8.97%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     37936460      8.97%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     47435006     11.21%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     37935083      8.97%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     38779895      9.17%     97.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      9605326      2.27%     99.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    422964418                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     37931647                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         7607774                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     38527423                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         38986105                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15510373                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        174328                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     10127630                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     433957243                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          344                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           50236569                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            2292779                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               157492                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1620                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       152400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             258285975                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           29865376                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10270920                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            100479211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         348786                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20349110                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           97                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    100806004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.363923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.636378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        30286280     30.04%     30.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9312636      9.24%     39.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1071801      1.06%     40.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7345453      7.29%     47.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         1915206      1.90%     49.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1249082      1.24%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1252002      1.24%     52.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1989601      1.97%     53.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        46383943     46.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    100806004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.296183                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.561496                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20349110                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361246413628                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             154310                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2016256                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1889001                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            83                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33577746642                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        174328                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        14639732                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       12717876                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles          231                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         47282462                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     25991374                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     432632841                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       409768                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15715015                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         32238                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       4203779                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    508635765                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1025130555                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       381488223                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        365523895                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    500039306                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         8596305                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         78922968                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               491181321                       # The number of ROB reads
system.switch_cpus3.rob.writes              861074943                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249898753                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          422964418                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
