<profile>

<section name = "Vitis HLS Report for 'conv3'" level="0">
<item name = "Date">Thu Nov  2 03:24:15 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">777078317, 777078317, 7.771 sec, 7.771 sec, 777078317, 777078317, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_31_1">775972380, 775972380, 51731492, -, -, 15, no</column>
<column name=" + VITIS_LOOP_32_2">51731490, 51731490, 3448766, -, -, 15, no</column>
<column name="  ++ VITIS_LOOP_32_2.1">14112, 14112, 1, -, -, 14112, no</column>
<column name="  ++ VITIS_LOOP_106_1">156640, 156640, 4895, -, -, 32, no</column>
<column name="   +++ VITIS_LOOP_107_2">4893, 4893, 233, -, -, 21, no</column>
<column name="    ++++ VITIS_LOOP_108_3">231, 231, 11, -, -, 21, no</column>
<column name="  ++ VITIS_LOOP_48_4">3276716, 3276716, 192748, -, -, 17, no</column>
<column name="   +++ VITIS_LOOP_49_5">192746, 192746, 11338, -, -, 17, no</column>
<column name="    ++++ VITIS_LOOP_52_6">11335, 11335, 2267, -, -, 5, no</column>
<column name="     +++++ VITIS_LOOP_53_7">2265, 2265, 453, -, -, 5, no</column>
<column name="      ++++++ VITIS_LOOP_61_8">451, 451, 14, -, -, 32, no</column>
<column name="  ++ VITIS_LOOP_128_2">1003, 1003, 59, -, -, 17, no</column>
<column name="   +++ VITIS_LOOP_129_3">51, 51, 3, -, -, 17, no</column>
<column name="  ++ VITIS_LOOP_32_2.5">289, 289, 1, -, -, 289, no</column>
<column name="- VITIS_LOOP_79_10">1105935, 1105935, 4337, -, -, 255, no</column>
<column name=" + VITIS_LOOP_80_11">4335, 4335, 17, -, -, 255, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 1607, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 0, 82, -</column>
<column name="Memory">29, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 684, -</column>
<column name="Register">-, -, 1148, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">10, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_10ns_6ns_14_1_1_U21">mul_10ns_6ns_14_1_1, 0, 0, 0, 62, 0</column>
<column name="mul_32s_18s_49_1_1_U20">mul_32s_18s_49_1_1, 0, 2, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22">ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1, (i0 + i1) * i2 + i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_fm_buffer_U">conv3_input_fm_buffer_RAM_AUTO_1R1W, 28, 0, 0, 0, 14112, 32, 1, 451584</column>
<column name="output_fm_buffer_0_U">conv3_output_fm_buffer_0_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 32, 1, 9248</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln106_1_fu_688_p2">+, 0, 0, 30, 23, 18</column>
<column name="add_ln106_2_fu_694_p2">+, 0, 0, 17, 10, 5</column>
<column name="add_ln106_fu_706_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln107_fu_751_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln108_fu_866_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln111_1_fu_884_p2">+, 0, 0, 13, 6, 3</column>
<column name="add_ln111_fu_894_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln115_1_fu_956_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln115_2_fu_965_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln115_3_fu_725_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln115_4_fu_846_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln115_fu_716_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln128_fu_1272_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln129_fu_1382_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln131_1_fu_1366_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln131_fu_1256_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln31_fu_621_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln32_fu_661_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln48_fu_1014_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln49_fu_1040_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln52_fu_1056_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln53_fu_1112_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln57_fu_1118_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln61_fu_1156_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln62_1_fu_1168_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln62_2_fu_1182_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_3_fu_1228_p2">+, 0, 0, 56, 49, 49</column>
<column name="add_ln62_4_fu_1177_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_7_fu_1140_p2">+, 0, 0, 17, 10, 5</column>
<column name="add_ln62_8_fu_1162_p2">+, 0, 0, 19, 12, 7</column>
<column name="add_ln62_fu_1092_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln79_fu_1414_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln80_fu_1460_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln82_1_fu_1483_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln82_2_fu_1516_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_fu_1478_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln83_fu_1520_p2">+, 0, 0, 38, 31, 31</column>
<column name="empty_76_fu_677_p2">+, 0, 0, 21, 14, 1</column>
<column name="empty_77_fu_767_p2">+, 0, 0, 17, 10, 10</column>
<column name="empty_78_fu_1002_p2">+, 0, 0, 16, 9, 9</column>
<column name="empty_79_fu_1024_p2">+, 0, 0, 16, 9, 9</column>
<column name="empty_80_fu_1062_p2">+, 0, 0, 12, 5, 5</column>
<column name="empty_82_fu_1278_p2">+, 0, 0, 15, 8, 8</column>
<column name="empty_84_fu_1336_p2">+, 0, 0, 64, 64, 64</column>
<column name="empty_88_fu_1394_p2">+, 0, 0, 16, 9, 1</column>
<column name="tmp14_fu_1331_p2">+, 0, 0, 64, 64, 64</column>
<column name="tmp1_fu_757_p2">+, 0, 0, 13, 6, 3</column>
<column name="empty_83_fu_1307_p2">-, 0, 0, 26, 19, 19</column>
<column name="sub_ln115_fu_836_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln82_fu_1444_p2">-, 0, 0, 26, 19, 19</column>
<column name="exitcond273_fu_671_p2">icmp, 0, 0, 21, 14, 13</column>
<column name="exitcond6414_fu_1388_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="icmp_ln106_fu_700_p2">icmp, 0, 0, 14, 6, 7</column>
<column name="icmp_ln107_fu_745_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="icmp_ln108_fu_860_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="icmp_ln128_fu_1266_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="icmp_ln129_fu_1376_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="icmp_ln31_fu_615_p2">icmp, 0, 0, 12, 4, 2</column>
<column name="icmp_ln32_fu_655_p2">icmp, 0, 0, 12, 4, 2</column>
<column name="icmp_ln48_fu_1008_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="icmp_ln49_fu_1034_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="icmp_ln52_1_fu_908_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="icmp_ln52_2_fu_1050_p2">icmp, 0, 0, 10, 3, 3</column>
<column name="icmp_ln52_fu_780_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="icmp_ln53_fu_1106_p2">icmp, 0, 0, 10, 3, 3</column>
<column name="icmp_ln61_fu_1150_p2">icmp, 0, 0, 14, 6, 7</column>
<column name="icmp_ln79_fu_1408_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln80_fu_1454_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="or_ln51_1_fu_922_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln51_fu_802_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln51_2_fu_928_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln51_3_fu_936_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln51_fu_794_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln83_fu_1532_p3">select, 0, 0, 31, 1, 1</column>
<column name="yClamped_fu_808_p3">select, 0, 0, 10, 1, 10</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">296, 66, 1, 66</column>
<column name="bx_reg_434">9, 2, 5, 10</column>
<column name="by_reg_423">9, 2, 5, 10</column>
<column name="conv_i_i102_lcssa14_reg_502">9, 2, 32, 64</column>
<column name="conv_i_i102_lcssa_lcssa15_reg_480">9, 2, 32, 64</column>
<column name="empty_81_reg_536">9, 2, 32, 64</column>
<column name="empty_87_reg_581">9, 2, 9, 18</column>
<column name="empty_reg_378">9, 2, 14, 28</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="input_fm_buffer_address0">20, 4, 14, 56</column>
<column name="input_fm_buffer_d0">14, 3, 32, 96</column>
<column name="kx_reg_491">9, 2, 3, 6</column>
<column name="ky_reg_469">9, 2, 3, 6</column>
<column name="m_axi_gmem_ARADDR">20, 4, 64, 256</column>
<column name="m_axi_gmem_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem_WDATA">14, 3, 32, 96</column>
<column name="nin_1_reg_525">9, 2, 6, 12</column>
<column name="nin_reg_389">9, 2, 6, 12</column>
<column name="output_fm_buffer_0_address0">26, 5, 9, 45</column>
<column name="output_fm_buffer_0_d0">14, 3, 32, 96</column>
<column name="phi_mul49_reg_412">9, 2, 23, 46</column>
<column name="phi_mul51_reg_514">9, 2, 10, 20</column>
<column name="phi_mul53_reg_548">9, 2, 12, 24</column>
<column name="phi_mul_reg_400">9, 2, 10, 20</column>
<column name="ti_reg_366">9, 2, 4, 8</column>
<column name="tj_fu_214">9, 2, 4, 8</column>
<column name="tx_1_reg_570">9, 2, 5, 10</column>
<column name="tx_reg_457">9, 2, 5, 10</column>
<column name="ty_1_reg_559">9, 2, 5, 10</column>
<column name="ty_reg_445">9, 2, 5, 10</column>
<column name="xr_reg_592">9, 2, 8, 16</column>
<column name="yr_fu_218">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln106_1_reg_1632">23, 0, 23, 0</column>
<column name="add_ln106_2_reg_1637">10, 0, 10, 0</column>
<column name="add_ln106_reg_1645">6, 0, 6, 0</column>
<column name="add_ln107_reg_1663">5, 0, 5, 0</column>
<column name="add_ln108_reg_1681">5, 0, 5, 0</column>
<column name="add_ln115_reg_1650">64, 0, 64, 0</column>
<column name="add_ln128_reg_1811">5, 0, 5, 0</column>
<column name="add_ln129_reg_1830">5, 0, 5, 0</column>
<column name="add_ln131_reg_1803">9, 0, 9, 0</column>
<column name="add_ln31_reg_1584">4, 0, 4, 0</column>
<column name="add_ln32_reg_1619">4, 0, 4, 0</column>
<column name="add_ln48_reg_1705">5, 0, 5, 0</column>
<column name="add_ln49_reg_1718">5, 0, 5, 0</column>
<column name="add_ln52_reg_1731">3, 0, 3, 0</column>
<column name="add_ln53_reg_1749">3, 0, 3, 0</column>
<column name="add_ln61_reg_1777">6, 0, 6, 0</column>
<column name="add_ln62_7_reg_1764">10, 0, 10, 0</column>
<column name="add_ln62_8_reg_1782">12, 0, 12, 0</column>
<column name="add_ln79_reg_1851">8, 0, 8, 0</column>
<column name="add_ln80_reg_1864">8, 0, 8, 0</column>
<column name="ap_CS_fsm">65, 0, 65, 0</column>
<column name="bx_reg_434">5, 0, 5, 0</column>
<column name="by_reg_423">5, 0, 5, 0</column>
<column name="conv_i_i102_lcssa14_reg_502">32, 0, 32, 0</column>
<column name="conv_i_i102_lcssa_lcssa15_reg_480">32, 0, 32, 0</column>
<column name="empty_78_reg_1697">9, 0, 9, 0</column>
<column name="empty_81_reg_536">32, 0, 32, 0</column>
<column name="empty_87_reg_581">9, 0, 9, 0</column>
<column name="empty_reg_378">14, 0, 14, 0</column>
<column name="gmem_addr_4_reg_1816">64, 0, 64, 0</column>
<column name="gmem_addr_5_read_reg_1692">32, 0, 32, 0</column>
<column name="gmem_addr_5_reg_1686">64, 0, 64, 0</column>
<column name="gmem_addr_6_reg_1787">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_1876">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1869">64, 0, 64, 0</column>
<column name="input_fm_buffer_addr_1_reg_1673">14, 0, 14, 0</column>
<column name="input_fm_buffer_addr_2_reg_1769">14, 0, 14, 0</column>
<column name="kx_reg_491">3, 0, 3, 0</column>
<column name="ky_reg_469">3, 0, 3, 0</column>
<column name="mul_ln107_reg_1655">14, 0, 14, 0</column>
<column name="nin_1_reg_525">6, 0, 6, 0</column>
<column name="nin_reg_389">6, 0, 6, 0</column>
<column name="output_fm_buffer_0_addr_reg_1710">9, 0, 9, 0</column>
<column name="output_fm_buffer_0_load_1_reg_1835">32, 0, 32, 0</column>
<column name="phi_mul49_reg_412">23, 0, 23, 0</column>
<column name="phi_mul51_reg_514">10, 0, 10, 0</column>
<column name="phi_mul53_reg_548">12, 0, 12, 0</column>
<column name="phi_mul_reg_400">10, 0, 10, 0</column>
<column name="select_ln83_reg_1886">31, 0, 31, 0</column>
<column name="sext_ln79_reg_1611">16, 0, 32, 16</column>
<column name="sext_ln80_reg_1856">62, 0, 64, 2</column>
<column name="shl_ln_reg_1606">15, 0, 31, 16</column>
<column name="sub_ln115_reg_1668">18, 0, 20, 2</column>
<column name="ti_reg_366">4, 0, 4, 0</column>
<column name="tj_fu_214">4, 0, 4, 0</column>
<column name="tmp_reg_1589">8, 0, 8, 0</column>
<column name="trunc_ln62_reg_1793">18, 0, 18, 0</column>
<column name="trunc_ln82_reg_1881">31, 0, 31, 0</column>
<column name="tx_1_reg_570">5, 0, 5, 0</column>
<column name="tx_reg_457">5, 0, 5, 0</column>
<column name="ty_1_reg_559">5, 0, 5, 0</column>
<column name="ty_reg_445">5, 0, 5, 0</column>
<column name="xr_reg_592">8, 0, 8, 0</column>
<column name="yr_fu_218">8, 0, 8, 0</column>
<column name="zext_ln32_reg_1594">8, 0, 10, 2</column>
<column name="zext_ln61_reg_1759">3, 0, 12, 9</column>
<column name="zext_ln62_1_reg_1741">5, 0, 64, 59</column>
<column name="zext_ln62_2_reg_1754">5, 0, 14, 9</column>
<column name="zext_ln62_reg_1736">5, 0, 10, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv3, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="input_ftmap">in, 64, ap_none, input_ftmap, scalar</column>
<column name="conv3_weights">in, 64, ap_none, conv3_weights, scalar</column>
<column name="conv3_biases_0_0_val">in, 15, ap_none, conv3_biases_0_0_val, scalar</column>
<column name="output_ftmap">in, 64, ap_none, output_ftmap, scalar</column>
</table>
</item>
</section>
</profile>
