From f422b3370a5b6fab78366e8472fc2d23da48ad86 Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Mon, 7 May 2018 10:34:45 +0800
Subject: [PATCH] clk: rockchip: px30: Set max parent rate for pdm fractional
 divider

Change-Id: I4a2fc90070d380fed280494784f46005f2b5b18d
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 drivers/clk/rockchip/clk-px30.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/rockchip/clk-px30.c b/drivers/clk/rockchip/clk-px30.c
index ed35e3ea2aea..28248510dce8 100644
--- a/drivers/clk/rockchip/clk-px30.c
+++ b/drivers/clk/rockchip/clk-px30.c
@@ -22,6 +22,7 @@
 
 #define PX30_GRF_SOC_STATUS0		0x480
 #define PX30_I2S_FRAC_MAX_PRATE		600000000
+#define PX30_PDM_FRAC_MAX_PRATE		600000000
 
 enum px30_plls {
 	apll, dpll, cpll, npll, apll_b_h, apll_b_l,
@@ -558,7 +559,7 @@ static struct rockchip_clk_branch px30_clk_branches[] __initdata = {
 	COMPOSITE_FRACMUX(0, "clk_pdm_frac", "clk_pdm_src", CLK_SET_RATE_PARENT,
 			PX30_CLKSEL_CON(27), 0,
 			PX30_CLKGATE_CON(9), 10, GFLAGS,
-			&px30_pdm_fracmux, 0),
+			&px30_pdm_fracmux, PX30_PDM_FRAC_MAX_PRATE),
 	GATE(SCLK_PDM, "clk_pdm", "clk_pdm_mux", CLK_SET_RATE_PARENT,
 			PX30_CLKGATE_CON(9), 11, GFLAGS),
 
-- 
2.35.3

