D:/Documents/GitHub/I2C_Master_Slave_Avalon/clk_gen.sv {1 {vlog -work work -vopt -sv D:/Documents/GitHub/I2C_Master_Slave_Avalon/clk_gen.sv
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module clk_gen

Top level modules:
	clk_gen

} {} {}} D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd {0 {vcom -work work -2002 -explicit -vopt D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd
QuestaSim-64 vcom 10.2c Compiler 2013.07 Jul 19 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity i2c_avalon
-- Compiling architecture behv of i2c_avalon
** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(176): (vcom-1136) Unknown identifier "fifo_size".

** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(176): Bad expression in right operand of infix expression "=".
** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(176): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(178): Illegal target for signal assignment.
** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(178): (vcom-1136) Unknown identifier "fifo_size".

** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(198): (vcom-1136) Unknown identifier "fifo_size".

** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(200): (vcom-1136) Unknown identifier "fifo_size".

** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(206): (vcom-1136) Unknown identifier "fifo_size".

** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(215): Illegal target for signal assignment.
** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(215): (vcom-1136) Unknown identifier "fifo_size".

** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(215): (vcom-1136) Unknown identifier "fifo_size".

** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(228): (vcom-1136) Unknown identifier "fifo_size".

** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(232): (vcom-1136) Unknown identifier "fifo_size".

** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(237): near "end": expecting ';'
** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(241): Illegal sequential statement.
** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(254): Illegal sequential statement.
** Error: D:/Documents/GitHub/I2C_Master_Slave_Avalon/i2c_top_level.vhd(267): near "behv": expecting PROCESS

} {9.0 10.0 11.0 15.0 16.0 17.0 18.0 19.0 20.0 21.0 22.0 24.0 25.0 26.0 27.0 28.0 29.0 30.0 31.0 35.0} {}} D:/Documents/GitHub/I2C_Master_Slave_Avalon/tb.sv {1 {vlog -work work -vopt -sv D:/Documents/GitHub/I2C_Master_Slave_Avalon/tb.sv
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module tb

Top level modules:
	tb

} {} {}}
