
AVR64DD32-MAIN-Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000484  00806000  00001b4e  00001be2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b4e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001e  00806484  00806484  00002066  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002066  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000020c4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000330  00000000  00000000  00002100  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00006e35  00000000  00000000  00002430  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000033a5  00000000  00000000  00009265  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000201e  00000000  00000000  0000c60a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007b4  00000000  00000000  0000e628  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002afa  00000000  00000000  0000eddc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001dbe  00000000  00000000  000118d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000288  00000000  00000000  00013694  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 48 00 	jmp	0x90	; 0x90 <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      8c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

00000090 <__ctors_end>:
      90:	11 24       	eor	r1, r1
      92:	1f be       	out	0x3f, r1	; 63
      94:	cf ef       	ldi	r28, 0xFF	; 255
      96:	cd bf       	out	0x3d, r28	; 61
      98:	df e7       	ldi	r29, 0x7F	; 127
      9a:	de bf       	out	0x3e, r29	; 62

0000009c <__do_copy_data>:
      9c:	14 e6       	ldi	r17, 0x64	; 100
      9e:	a0 e0       	ldi	r26, 0x00	; 0
      a0:	b0 e6       	ldi	r27, 0x60	; 96
      a2:	ee e4       	ldi	r30, 0x4E	; 78
      a4:	fb e1       	ldi	r31, 0x1B	; 27
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x10>
      a8:	05 90       	lpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a4 38       	cpi	r26, 0x84	; 132
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0xc>

000000b2 <__do_clear_bss>:
      b2:	24 e6       	ldi	r18, 0x64	; 100
      b4:	a4 e8       	ldi	r26, 0x84	; 132
      b6:	b4 e6       	ldi	r27, 0x64	; 100
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a2 3a       	cpi	r26, 0xA2	; 162
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 e9 03 	call	0x7d2	; 0x7d2 <main>
      c6:	0c 94 a5 0d 	jmp	0x1b4a	; 0x1b4a <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <ADC0_init>:
 * - Prescaler: Division by 4
 * - Resolution: 12-bit
 * - Enables the ADC.
 */
void ADC0_init() {
    ADC0.CTRLB = ADC_SAMPNUM_ACC128_gc; // 1 measurements
      ce:	e0 e0       	ldi	r30, 0x00	; 0
      d0:	f6 e0       	ldi	r31, 0x06	; 6
      d2:	87 e0       	ldi	r24, 0x07	; 7
      d4:	81 83       	std	Z+1, r24	; 0x01
    ADC0.CTRLC = ADC_PRESC_DIV4_gc; // 24Mhz / 16 ADC speed
      d6:	81 e0       	ldi	r24, 0x01	; 1
      d8:	82 83       	std	Z+2, r24	; 0x02
    ADC0.CTRLA = ADC_ENABLE_bm | ADC_RESSEL_12BIT_gc; // 12-bit resolution
      da:	80 83       	st	Z, r24
      dc:	08 95       	ret

000000de <CLOCK_XOSCHF_clock_init>:
#include "Settings.h"

void CLOCK_XOSCHF_clock_init()
{
	/* Enable external (32 MHz) clock input */
	ccp_write_io((uint8_t *) &CLKCTRL.XOSCHFCTRLA, CLKCTRL_SELHF_EXTCLOCK_gc | CLKCTRL_FRQRANGE_24M_gc | CLKCTRL_ENABLE_bm);
      de:	6b e0       	ldi	r22, 0x0B	; 11
      e0:	80 e8       	ldi	r24, 0x80	; 128
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <ccp_write_io>

	/* Set the main clock to use external clock as source */
	ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLA, CLKCTRL_CLKSEL_EXTCLK_gc);
      e8:	63 e0       	ldi	r22, 0x03	; 3
      ea:	80 e6       	ldi	r24, 0x60	; 96
      ec:	90 e0       	ldi	r25, 0x00	; 0
      ee:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <ccp_write_io>

	/* Wait for system oscillator change to complete */
	while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
      f2:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7f0065>
      f6:	80 fd       	sbrc	r24, 0
      f8:	fc cf       	rjmp	.-8      	; 0xf2 <CLOCK_XOSCHF_clock_init+0x14>
	{};
	/* Configuration complete;*/
}
      fa:	08 95       	ret

000000fc <crc8_cdma2000>:
 * of the input data. The result is returned as a single byte (CRC value).
 * 
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
      fc:	2f 92       	push	r2
      fe:	3f 92       	push	r3
     100:	4f 92       	push	r4
     102:	5f 92       	push	r5
     104:	6f 92       	push	r6
     106:	7f 92       	push	r7
     108:	8f 92       	push	r8
     10a:	9f 92       	push	r9
     10c:	af 92       	push	r10
     10e:	bf 92       	push	r11
     110:	cf 92       	push	r12
     112:	df 92       	push	r13
     114:	ef 92       	push	r14
     116:	ff 92       	push	r15
     118:	0f 93       	push	r16
     11a:	1f 93       	push	r17
     11c:	cf 93       	push	r28
     11e:	df 93       	push	r29
     120:	cd b7       	in	r28, 0x3d	; 61
     122:	de b7       	in	r29, 0x3e	; 62
     124:	2b 97       	sbiw	r28, 0x0b	; 11
     126:	cd bf       	out	0x3d, r28	; 61
     128:	de bf       	out	0x3e, r29	; 62
     12a:	c2 2e       	mov	r12, r18
     12c:	b3 2e       	mov	r11, r19
     12e:	a4 2e       	mov	r10, r20
     130:	95 2e       	mov	r9, r21
     132:	86 2e       	mov	r8, r22
     134:	77 2e       	mov	r7, r23
     136:	68 2e       	mov	r6, r24
     138:	59 2e       	mov	r5, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;
     13a:	f2 2e       	mov	r15, r18
     13c:	03 2f       	mov	r16, r19
     13e:	14 2f       	mov	r17, r20
     140:	5a 87       	std	Y+10, r21	; 0x0a
     142:	69 83       	std	Y+1, r22	; 0x01
     144:	b7 2f       	mov	r27, r23
     146:	d8 2e       	mov	r13, r24
     148:	e9 2e       	mov	r14, r25
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
     14a:	e0 e0       	ldi	r30, 0x00	; 0
     14c:	f0 e0       	ldi	r31, 0x00	; 0
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     14e:	14 c0       	rjmp	.+40     	; 0x178 <__EEPROM_REGION_LENGTH__+0x78>
        length++;
     150:	31 96       	adiw	r30, 0x01	; 1
        temp >>= 8;
     152:	2f 2d       	mov	r18, r15
     154:	30 2f       	mov	r19, r16
     156:	41 2f       	mov	r20, r17
     158:	5a 85       	ldd	r21, Y+10	; 0x0a
     15a:	69 81       	ldd	r22, Y+1	; 0x01
     15c:	7b 2f       	mov	r23, r27
     15e:	8d 2d       	mov	r24, r13
     160:	9e 2d       	mov	r25, r14
     162:	08 e0       	ldi	r16, 0x08	; 8
     164:	0e 94 20 09 	call	0x1240	; 0x1240 <__lshrdi3>
     168:	f2 2e       	mov	r15, r18
     16a:	03 2f       	mov	r16, r19
     16c:	14 2f       	mov	r17, r20
     16e:	5a 87       	std	Y+10, r21	; 0x0a
     170:	69 83       	std	Y+1, r22	; 0x01
     172:	b7 2f       	mov	r27, r23
     174:	d8 2e       	mov	r13, r24
     176:	e9 2e       	mov	r14, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     178:	2f 2d       	mov	r18, r15
     17a:	30 2f       	mov	r19, r16
     17c:	41 2f       	mov	r20, r17
     17e:	5a 85       	ldd	r21, Y+10	; 0x0a
     180:	69 81       	ldd	r22, Y+1	; 0x01
     182:	7b 2f       	mov	r23, r27
     184:	8d 2d       	mov	r24, r13
     186:	9e 2d       	mov	r25, r14
     188:	a0 e0       	ldi	r26, 0x00	; 0
     18a:	0e 94 3c 09 	call	0x1278	; 0x1278 <__cmpdi2_s8>
     18e:	01 f7       	brne	.-64     	; 0x150 <__EEPROM_REGION_LENGTH__+0x50>
     190:	8f ef       	ldi	r24, 0xFF	; 255
     192:	8a 87       	std	Y+10, r24	; 0x0a
     194:	cb 86       	std	Y+11, r12	; 0x0b
     196:	b9 82       	std	Y+1, r11	; 0x01
     198:	4a 2c       	mov	r4, r10
     19a:	39 2c       	mov	r3, r9
     19c:	28 2c       	mov	r2, r8
     19e:	1a c0       	rjmp	.+52     	; 0x1d4 <__EEPROM_REGION_LENGTH__+0xd4>
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
     1a0:	8d 01       	movw	r16, r26
     1a2:	00 0f       	add	r16, r16
     1a4:	11 1f       	adc	r17, r17
     1a6:	00 0f       	add	r16, r16
     1a8:	11 1f       	adc	r17, r17
     1aa:	00 0f       	add	r16, r16
     1ac:	11 1f       	adc	r17, r17
     1ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     1b0:	39 81       	ldd	r19, Y+1	; 0x01
     1b2:	44 2d       	mov	r20, r4
     1b4:	53 2d       	mov	r21, r3
     1b6:	62 2d       	mov	r22, r2
     1b8:	77 2d       	mov	r23, r7
     1ba:	86 2d       	mov	r24, r6
     1bc:	95 2d       	mov	r25, r5
     1be:	0e 94 20 09 	call	0x1240	; 0x1240 <__lshrdi3>
     1c2:	8a 84       	ldd	r8, Y+10	; 0x0a
     1c4:	82 26       	eor	r8, r18
     1c6:	91 2c       	mov	r9, r1
     1c8:	f4 01       	movw	r30, r8
     1ca:	e3 5a       	subi	r30, 0xA3	; 163
     1cc:	fc 49       	sbci	r31, 0x9C	; 156
     1ce:	80 81       	ld	r24, Z
     1d0:	8a 87       	std	Y+10, r24	; 0x0a
        length++;
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
     1d2:	fd 01       	movw	r30, r26
     1d4:	df 01       	movw	r26, r30
     1d6:	11 97       	sbiw	r26, 0x01	; 1
     1d8:	ef 2b       	or	r30, r31
     1da:	11 f7       	brne	.-60     	; 0x1a0 <__EEPROM_REGION_LENGTH__+0xa0>
     1dc:	8a 85       	ldd	r24, Y+10	; 0x0a
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
    }
    return crc;  ///< Return the calculated CRC.
}
     1de:	2b 96       	adiw	r28, 0x0b	; 11
     1e0:	cd bf       	out	0x3d, r28	; 61
     1e2:	de bf       	out	0x3e, r29	; 62
     1e4:	df 91       	pop	r29
     1e6:	cf 91       	pop	r28
     1e8:	1f 91       	pop	r17
     1ea:	0f 91       	pop	r16
     1ec:	ff 90       	pop	r15
     1ee:	ef 90       	pop	r14
     1f0:	df 90       	pop	r13
     1f2:	cf 90       	pop	r12
     1f4:	bf 90       	pop	r11
     1f6:	af 90       	pop	r10
     1f8:	9f 90       	pop	r9
     1fa:	8f 90       	pop	r8
     1fc:	7f 90       	pop	r7
     1fe:	6f 90       	pop	r6
     200:	5f 90       	pop	r5
     202:	4f 90       	pop	r4
     204:	3f 90       	pop	r3
     206:	2f 90       	pop	r2
     208:	08 95       	ret

0000020a <verify_crc8_cdma2000>:
 * without the CRC byte. Otherwise, it returns 0 to indicate a mismatch.
 * 
 * @param data_with_crc The input data with the CRC byte appended.
 * @return The data without the CRC byte if the checksum is valid, or 0 if invalid.
 */
uint8_t verify_crc8_cdma2000(uint64_t data_without_crc, uint8_t crc) {
     20a:	0f 93       	push	r16
     20c:	cf 93       	push	r28
     20e:	c2 2f       	mov	r28, r18

	return crc8_cdma2000(data_without_crc) == crc ?  data_without_crc : 0;
     210:	0e 94 7e 00 	call	0xfc	; 0xfc <crc8_cdma2000>
     214:	80 13       	cpse	r24, r16
     216:	02 c0       	rjmp	.+4      	; 0x21c <verify_crc8_cdma2000+0x12>
     218:	8c 2f       	mov	r24, r28
     21a:	01 c0       	rjmp	.+2      	; 0x21e <verify_crc8_cdma2000+0x14>
     21c:	80 e0       	ldi	r24, 0x00	; 0

     21e:	cf 91       	pop	r28
     220:	0f 91       	pop	r16
     222:	08 95       	ret

00000224 <hexToUint64>:
 *  Author: Saulius
 */ 
#include "Settings.h"
#include "FOUSARTVar.h"

uint64_t hexToUint64(const char *str) {
     224:	0f 93       	push	r16
     226:	cf 93       	push	r28
     228:	df 93       	push	r29
     22a:	fc 01       	movw	r30, r24
	uint64_t result = 0;
     22c:	20 e0       	ldi	r18, 0x00	; 0
     22e:	30 e0       	ldi	r19, 0x00	; 0
     230:	40 e0       	ldi	r20, 0x00	; 0
     232:	50 e0       	ldi	r21, 0x00	; 0
     234:	60 e0       	ldi	r22, 0x00	; 0
     236:	70 e0       	ldi	r23, 0x00	; 0
     238:	80 e0       	ldi	r24, 0x00	; 0
     23a:	90 e0       	ldi	r25, 0x00	; 0
	char c;

	while ((c = *str++)) {
     23c:	3a c0       	rjmp	.+116    	; 0x2b2 <hexToUint64+0x8e>
		result <<= 4; // kiekvienas hex simbolis = 4 bitai
     23e:	04 e0       	ldi	r16, 0x04	; 4
     240:	0e 94 05 09 	call	0x120a	; 0x120a <__ashldi3>

		if (c >= '0' && c <= '9') {
     244:	e0 ed       	ldi	r30, 0xD0	; 208
     246:	ec 0f       	add	r30, r28
     248:	ea 30       	cpi	r30, 0x0A	; 10
     24a:	70 f4       	brcc	.+28     	; 0x268 <hexToUint64+0x44>
			result |= (uint64_t)(c - '0');
     24c:	d0 e0       	ldi	r29, 0x00	; 0
     24e:	e0 97       	sbiw	r28, 0x30	; 48
     250:	ed 2f       	mov	r30, r29
     252:	ee 0f       	add	r30, r30
     254:	ee 0b       	sbc	r30, r30
     256:	2c 2b       	or	r18, r28
     258:	3d 2b       	or	r19, r29
     25a:	4e 2b       	or	r20, r30
     25c:	5e 2b       	or	r21, r30
     25e:	6e 2b       	or	r22, r30
     260:	7e 2b       	or	r23, r30
     262:	8e 2b       	or	r24, r30
     264:	9e 2b       	or	r25, r30
     266:	24 c0       	rjmp	.+72     	; 0x2b0 <hexToUint64+0x8c>
			} else if (c >= 'A' && c <= 'F') {
     268:	ef eb       	ldi	r30, 0xBF	; 191
     26a:	ec 0f       	add	r30, r28
     26c:	e6 30       	cpi	r30, 0x06	; 6
     26e:	70 f4       	brcc	.+28     	; 0x28c <hexToUint64+0x68>
			result |= (uint64_t)(c - 'A' + 10);
     270:	d0 e0       	ldi	r29, 0x00	; 0
     272:	e7 97       	sbiw	r28, 0x37	; 55
     274:	ed 2f       	mov	r30, r29
     276:	ee 0f       	add	r30, r30
     278:	ee 0b       	sbc	r30, r30
     27a:	2c 2b       	or	r18, r28
     27c:	3d 2b       	or	r19, r29
     27e:	4e 2b       	or	r20, r30
     280:	5e 2b       	or	r21, r30
     282:	6e 2b       	or	r22, r30
     284:	7e 2b       	or	r23, r30
     286:	8e 2b       	or	r24, r30
     288:	9e 2b       	or	r25, r30
     28a:	12 c0       	rjmp	.+36     	; 0x2b0 <hexToUint64+0x8c>
			} else if (c >= 'a' && c <= 'f') {
     28c:	ef e9       	ldi	r30, 0x9F	; 159
     28e:	ec 0f       	add	r30, r28
     290:	e6 30       	cpi	r30, 0x06	; 6
     292:	a8 f4       	brcc	.+42     	; 0x2be <hexToUint64+0x9a>
			result |= (uint64_t)(c - 'a' + 10);
     294:	d0 e0       	ldi	r29, 0x00	; 0
     296:	c7 55       	subi	r28, 0x57	; 87
     298:	d1 09       	sbc	r29, r1
     29a:	ed 2f       	mov	r30, r29
     29c:	ee 0f       	add	r30, r30
     29e:	ee 0b       	sbc	r30, r30
     2a0:	2c 2b       	or	r18, r28
     2a2:	3d 2b       	or	r19, r29
     2a4:	4e 2b       	or	r20, r30
     2a6:	5e 2b       	or	r21, r30
     2a8:	6e 2b       	or	r22, r30
     2aa:	7e 2b       	or	r23, r30
     2ac:	8e 2b       	or	r24, r30
     2ae:	9e 2b       	or	r25, r30
     2b0:	fd 01       	movw	r30, r26

uint64_t hexToUint64(const char *str) {
	uint64_t result = 0;
	char c;

	while ((c = *str++)) {
     2b2:	df 01       	movw	r26, r30
     2b4:	11 96       	adiw	r26, 0x01	; 1
     2b6:	c0 81       	ld	r28, Z
     2b8:	c1 11       	cpse	r28, r1
     2ba:	c1 cf       	rjmp	.-126    	; 0x23e <hexToUint64+0x1a>
     2bc:	08 c0       	rjmp	.+16     	; 0x2ce <hexToUint64+0xaa>
			result |= (uint64_t)(c - 'A' + 10);
			} else if (c >= 'a' && c <= 'f') {
			result |= (uint64_t)(c - 'a' + 10);
			} else {
			// netinkamas simbolis
			return 0;
     2be:	20 e0       	ldi	r18, 0x00	; 0
     2c0:	30 e0       	ldi	r19, 0x00	; 0
     2c2:	40 e0       	ldi	r20, 0x00	; 0
     2c4:	50 e0       	ldi	r21, 0x00	; 0
     2c6:	60 e0       	ldi	r22, 0x00	; 0
     2c8:	70 e0       	ldi	r23, 0x00	; 0
     2ca:	80 e0       	ldi	r24, 0x00	; 0
     2cc:	90 e0       	ldi	r25, 0x00	; 0
		}
	}
	return result;
}
     2ce:	df 91       	pop	r29
     2d0:	cf 91       	pop	r28
     2d2:	0f 91       	pop	r16
     2d4:	08 95       	ret

000002d6 <FODataSplitter>:

void FODataSplitter(char *command) {
     2d6:	7f 92       	push	r7
     2d8:	8f 92       	push	r8
     2da:	9f 92       	push	r9
     2dc:	af 92       	push	r10
     2de:	bf 92       	push	r11
     2e0:	cf 92       	push	r12
     2e2:	df 92       	push	r13
     2e4:	ef 92       	push	r14
     2e6:	ff 92       	push	r15
     2e8:	0f 93       	push	r16
     2ea:	1f 93       	push	r17
     2ec:	cf 93       	push	r28
     2ee:	df 93       	push	r29
     2f0:	cd b7       	in	r28, 0x3d	; 61
     2f2:	de b7       	in	r29, 0x3e	; 62
     2f4:	a0 97       	sbiw	r28, 0x20	; 32
     2f6:	cd bf       	out	0x3d, r28	; 61
     2f8:	de bf       	out	0x3e, r29	; 62
     2fa:	6c 01       	movw	r12, r24
	const uint8_t lengths[] = {4, 4, 3, 3, 1, 2};
     2fc:	86 e0       	ldi	r24, 0x06	; 6
     2fe:	ef e3       	ldi	r30, 0x3F	; 63
     300:	f3 e6       	ldi	r31, 0x63	; 99
     302:	de 01       	movw	r26, r28
     304:	11 96       	adiw	r26, 0x01	; 1
     306:	01 90       	ld	r0, Z+
     308:	0d 92       	st	X+, r0
     30a:	8a 95       	dec	r24
     30c:	e1 f7       	brne	.-8      	; 0x306 <FODataSplitter+0x30>
	const uint8_t count = sizeof(lengths) / sizeof(lengths[0]);
	char temp[16];

	strncpy(temp, command, 15);
     30e:	4f e0       	ldi	r20, 0x0F	; 15
     310:	50 e0       	ldi	r21, 0x00	; 0
     312:	b6 01       	movw	r22, r12
     314:	ce 01       	movw	r24, r28
     316:	07 96       	adiw	r24, 0x07	; 7
     318:	0e 94 84 0a 	call	0x1508	; 0x1508 <strncpy>
	temp[15] = '\0';
     31c:	1e 8a       	std	Y+22, r1	; 0x16
	uint64_t datatocheck = hexToUint64(temp);
     31e:	ce 01       	movw	r24, r28
     320:	07 96       	adiw	r24, 0x07	; 7
     322:	0e 94 12 01 	call	0x224	; 0x224 <hexToUint64>
     326:	72 2e       	mov	r7, r18
     328:	83 2e       	mov	r8, r19
     32a:	94 2e       	mov	r9, r20
     32c:	a5 2e       	mov	r10, r21
     32e:	b6 2e       	mov	r11, r22
     330:	e7 2e       	mov	r14, r23
     332:	f8 2e       	mov	r15, r24
     334:	19 2f       	mov	r17, r25
	strncpy(temp, command + 15, 2); 
     336:	b6 01       	movw	r22, r12
     338:	61 5f       	subi	r22, 0xF1	; 241
     33a:	7f 4f       	sbci	r23, 0xFF	; 255
     33c:	42 e0       	ldi	r20, 0x02	; 2
     33e:	50 e0       	ldi	r21, 0x00	; 0
     340:	ce 01       	movw	r24, r28
     342:	07 96       	adiw	r24, 0x07	; 7
     344:	0e 94 84 0a 	call	0x1508	; 0x1508 <strncpy>
	temp[2] = '\0';
     348:	19 86       	std	Y+9, r1	; 0x09
	uint8_t crctocheck = (uint8_t)strtol(temp, NULL, 16);
     34a:	40 e1       	ldi	r20, 0x10	; 16
     34c:	50 e0       	ldi	r21, 0x00	; 0
     34e:	60 e0       	ldi	r22, 0x00	; 0
     350:	70 e0       	ldi	r23, 0x00	; 0
     352:	ce 01       	movw	r24, r28
     354:	07 96       	adiw	r24, 0x07	; 7
     356:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <strtol>

	if(verify_crc8_cdma2000(datatocheck, crctocheck)){ //if data valid update it
     35a:	06 2f       	mov	r16, r22
     35c:	27 2d       	mov	r18, r7
     35e:	38 2d       	mov	r19, r8
     360:	49 2d       	mov	r20, r9
     362:	5a 2d       	mov	r21, r10
     364:	6b 2d       	mov	r22, r11
     366:	7e 2d       	mov	r23, r14
     368:	8f 2d       	mov	r24, r15
     36a:	91 2f       	mov	r25, r17
     36c:	0e 94 05 01 	call	0x20a	; 0x20a <verify_crc8_cdma2000>
     370:	81 11       	cpse	r24, r1
     372:	8c c0       	rjmp	.+280    	; 0x48c <__LOCK_REGION_LENGTH__+0x8c>
     374:	af c0       	rjmp	.+350    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
		//screen_write_formatted_text("data is correct", 1, ALIGN_CENTER);//uncomment if nedded// crc ok
		const char *p = command;
		uint8_t EndSwitchesValue = 0;

		for (uint8_t i = 0; i < count; i++) {
			char token[10] = {0};
     376:	5e 01       	movw	r10, r28
     378:	87 e1       	ldi	r24, 0x17	; 23
     37a:	a8 0e       	add	r10, r24
     37c:	b1 1c       	adc	r11, r1
     37e:	8a e0       	ldi	r24, 0x0A	; 10
     380:	f5 01       	movw	r30, r10
     382:	11 92       	st	Z+, r1
     384:	8a 95       	dec	r24
     386:	e9 f7       	brne	.-6      	; 0x382 <FODataSplitter+0xac>

			memcpy(token, p, lengths[i]);
     388:	e1 e0       	ldi	r30, 0x01	; 1
     38a:	f0 e0       	ldi	r31, 0x00	; 0
     38c:	ec 0f       	add	r30, r28
     38e:	fd 1f       	adc	r31, r29
     390:	e1 0f       	add	r30, r17
     392:	f1 1d       	adc	r31, r1
     394:	e0 80       	ld	r14, Z
     396:	f1 2c       	mov	r15, r1
     398:	a7 01       	movw	r20, r14
     39a:	b6 01       	movw	r22, r12
     39c:	c5 01       	movw	r24, r10
     39e:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <memcpy>
			token[lengths[i]] = '\0';
     3a2:	f5 01       	movw	r30, r10
     3a4:	ee 0d       	add	r30, r14
     3a6:	ff 1d       	adc	r31, r15
     3a8:	10 82       	st	Z, r1

			switch (i) {
     3aa:	12 30       	cpi	r17, 0x02	; 2
     3ac:	91 f1       	breq	.+100    	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     3ae:	28 f4       	brcc	.+10     	; 0x3ba <FODataSplitter+0xe4>
     3b0:	11 23       	and	r17, r17
     3b2:	51 f0       	breq	.+20     	; 0x3c8 <FODataSplitter+0xf2>
     3b4:	11 30       	cpi	r17, 0x01	; 1
     3b6:	a9 f0       	breq	.+42     	; 0x3e2 <FODataSplitter+0x10c>
     3b8:	65 c0       	rjmp	.+202    	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
     3ba:	13 30       	cpi	r17, 0x03	; 3
     3bc:	09 f4       	brne	.+2      	; 0x3c0 <FODataSplitter+0xea>
     3be:	41 c0       	rjmp	.+130    	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     3c0:	14 30       	cpi	r17, 0x04	; 4
     3c2:	09 f4       	brne	.+2      	; 0x3c6 <FODataSplitter+0xf0>
     3c4:	56 c0       	rjmp	.+172    	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
     3c6:	5e c0       	rjmp	.+188    	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
				case 0: SensorData.HPElevation   = (uint16_t)strtol(token, NULL, 16); break;
     3c8:	40 e1       	ldi	r20, 0x10	; 16
     3ca:	50 e0       	ldi	r21, 0x00	; 0
     3cc:	60 e0       	ldi	r22, 0x00	; 0
     3ce:	70 e0       	ldi	r23, 0x00	; 0
     3d0:	ce 01       	movw	r24, r28
     3d2:	47 96       	adiw	r24, 0x17	; 23
     3d4:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <strtol>
     3d8:	60 93 86 64 	sts	0x6486, r22	; 0x806486 <__data_end+0x2>
     3dc:	70 93 87 64 	sts	0x6487, r23	; 0x806487 <__data_end+0x3>
     3e0:	51 c0       	rjmp	.+162    	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
				case 1: SensorData.Azimuth     = (uint16_t)strtol(token, NULL, 16)/ Angle_Precizion; break;
     3e2:	40 e1       	ldi	r20, 0x10	; 16
     3e4:	50 e0       	ldi	r21, 0x00	; 0
     3e6:	60 e0       	ldi	r22, 0x00	; 0
     3e8:	70 e0       	ldi	r23, 0x00	; 0
     3ea:	ce 01       	movw	r24, r28
     3ec:	47 96       	adiw	r24, 0x17	; 23
     3ee:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <strtol>
     3f2:	9b 01       	movw	r18, r22
     3f4:	36 95       	lsr	r19
     3f6:	27 95       	ror	r18
     3f8:	36 95       	lsr	r19
     3fa:	27 95       	ror	r18
     3fc:	ab e7       	ldi	r26, 0x7B	; 123
     3fe:	b4 e1       	ldi	r27, 0x14	; 20
     400:	0e 94 f6 08 	call	0x11ec	; 0x11ec <__umulhisi3>
     404:	96 95       	lsr	r25
     406:	87 95       	ror	r24
     408:	80 93 88 64 	sts	0x6488, r24	; 0x806488 <__data_end+0x4>
     40c:	90 93 89 64 	sts	0x6489, r25	; 0x806489 <__data_end+0x5>
     410:	39 c0       	rjmp	.+114    	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
				case 2: SensorData.PVU         = (uint16_t)strtol(token, NULL, 16)/ U_I_Precizion; break;
     412:	40 e1       	ldi	r20, 0x10	; 16
     414:	50 e0       	ldi	r21, 0x00	; 0
     416:	60 e0       	ldi	r22, 0x00	; 0
     418:	70 e0       	ldi	r23, 0x00	; 0
     41a:	ce 01       	movw	r24, r28
     41c:	47 96       	adiw	r24, 0x17	; 23
     41e:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <strtol>
     422:	9b 01       	movw	r18, r22
     424:	ad ec       	ldi	r26, 0xCD	; 205
     426:	bc ec       	ldi	r27, 0xCC	; 204
     428:	0e 94 f6 08 	call	0x11ec	; 0x11ec <__umulhisi3>
     42c:	96 95       	lsr	r25
     42e:	87 95       	ror	r24
     430:	96 95       	lsr	r25
     432:	87 95       	ror	r24
     434:	96 95       	lsr	r25
     436:	87 95       	ror	r24
     438:	80 93 8a 64 	sts	0x648A, r24	; 0x80648a <__data_end+0x6>
     43c:	90 93 8b 64 	sts	0x648B, r25	; 0x80648b <__data_end+0x7>
     440:	21 c0       	rjmp	.+66     	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
				case 3: SensorData.PVI         = (uint16_t)strtol(token, NULL, 16)/ U_I_Precizion; break;
     442:	40 e1       	ldi	r20, 0x10	; 16
     444:	50 e0       	ldi	r21, 0x00	; 0
     446:	60 e0       	ldi	r22, 0x00	; 0
     448:	70 e0       	ldi	r23, 0x00	; 0
     44a:	ce 01       	movw	r24, r28
     44c:	47 96       	adiw	r24, 0x17	; 23
     44e:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <strtol>
     452:	9b 01       	movw	r18, r22
     454:	ad ec       	ldi	r26, 0xCD	; 205
     456:	bc ec       	ldi	r27, 0xCC	; 204
     458:	0e 94 f6 08 	call	0x11ec	; 0x11ec <__umulhisi3>
     45c:	96 95       	lsr	r25
     45e:	87 95       	ror	r24
     460:	96 95       	lsr	r25
     462:	87 95       	ror	r24
     464:	96 95       	lsr	r25
     466:	87 95       	ror	r24
     468:	80 93 8c 64 	sts	0x648C, r24	; 0x80648c <__data_end+0x8>
     46c:	90 93 8d 64 	sts	0x648D, r25	; 0x80648d <__data_end+0x9>
     470:	09 c0       	rjmp	.+18     	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
				case 4: EndSwitchesValue       = (uint8_t)strtol(token, NULL, 16); break; //common end switches value
     472:	40 e1       	ldi	r20, 0x10	; 16
     474:	50 e0       	ldi	r21, 0x00	; 0
     476:	60 e0       	ldi	r22, 0x00	; 0
     478:	70 e0       	ldi	r23, 0x00	; 0
     47a:	ce 01       	movw	r24, r28
     47c:	47 96       	adiw	r24, 0x17	; 23
     47e:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <strtol>
     482:	06 2f       	mov	r16, r22
			}

			p += lengths[i];
     484:	ce 0c       	add	r12, r14
     486:	df 1c       	adc	r13, r15
	if(verify_crc8_cdma2000(datatocheck, crctocheck)){ //if data valid update it
		//screen_write_formatted_text("data is correct", 1, ALIGN_CENTER);//uncomment if nedded// crc ok
		const char *p = command;
		uint8_t EndSwitchesValue = 0;

		for (uint8_t i = 0; i < count; i++) {
     488:	1f 5f       	subi	r17, 0xFF	; 255
     48a:	02 c0       	rjmp	.+4      	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
     48c:	10 e0       	ldi	r17, 0x00	; 0
     48e:	00 e0       	ldi	r16, 0x00	; 0
     490:	16 30       	cpi	r17, 0x06	; 6
     492:	08 f4       	brcc	.+2      	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     494:	70 cf       	rjmp	.-288    	; 0x376 <FODataSplitter+0xa0>
				case 4: EndSwitchesValue       = (uint8_t)strtol(token, NULL, 16); break; //common end switches value
			}

			p += lengths[i];
		}
		SensorData.Elevation = SensorData.HPElevation / Angle_Precizion;
     496:	e4 e8       	ldi	r30, 0x84	; 132
     498:	f4 e6       	ldi	r31, 0x64	; 100
     49a:	22 81       	ldd	r18, Z+2	; 0x02
     49c:	33 81       	ldd	r19, Z+3	; 0x03
     49e:	36 95       	lsr	r19
     4a0:	27 95       	ror	r18
     4a2:	36 95       	lsr	r19
     4a4:	27 95       	ror	r18
     4a6:	ab e7       	ldi	r26, 0x7B	; 123
     4a8:	b4 e1       	ldi	r27, 0x14	; 20
     4aa:	0e 94 f6 08 	call	0x11ec	; 0x11ec <__umulhisi3>
     4ae:	96 95       	lsr	r25
     4b0:	87 95       	ror	r24
     4b2:	80 83       	st	Z, r24
     4b4:	91 83       	std	Z+1, r25	; 0x01
		//spliting end switch value to separate end switch value according to axis
		SensorData.ElMin = (EndSwitchesValue & 0x01) ? 1 : 0;
     4b6:	80 2f       	mov	r24, r16
     4b8:	81 70       	andi	r24, 0x01	; 1
     4ba:	82 87       	std	Z+10, r24	; 0x0a
		SensorData.ElMax = (EndSwitchesValue & 0x02) ? 1 : 0;
     4bc:	01 fb       	bst	r16, 1
     4be:	88 27       	eor	r24, r24
     4c0:	80 f9       	bld	r24, 0
     4c2:	83 87       	std	Z+11, r24	; 0x0b
		SensorData.AzMin = (EndSwitchesValue & 0x04) ? 1 : 0;
     4c4:	02 fb       	bst	r16, 2
     4c6:	88 27       	eor	r24, r24
     4c8:	80 f9       	bld	r24, 0
     4ca:	84 87       	std	Z+12, r24	; 0x0c
		SensorData.AzMax = (EndSwitchesValue & 0x08) ? 1 : 0;
     4cc:	03 fb       	bst	r16, 3
     4ce:	00 27       	eor	r16, r16
     4d0:	00 f9       	bld	r16, 0
     4d2:	05 87       	std	Z+13, r16	; 0x0d
	}
	else{
		//uncomment if nedded
		//screen_write_formatted_text("data is corupted!", 1, ALIGN_CENTER); // bad crc
	}	
}
     4d4:	a0 96       	adiw	r28, 0x20	; 32
     4d6:	cd bf       	out	0x3d, r28	; 61
     4d8:	de bf       	out	0x3e, r29	; 62
     4da:	df 91       	pop	r29
     4dc:	cf 91       	pop	r28
     4de:	1f 91       	pop	r17
     4e0:	0f 91       	pop	r16
     4e2:	ff 90       	pop	r15
     4e4:	ef 90       	pop	r14
     4e6:	df 90       	pop	r13
     4e8:	cf 90       	pop	r12
     4ea:	bf 90       	pop	r11
     4ec:	af 90       	pop	r10
     4ee:	9f 90       	pop	r9
     4f0:	8f 90       	pop	r8
     4f2:	7f 90       	pop	r7
     4f4:	08 95       	ret

000004f6 <FOReceiver>:
 * This function continuously reads incoming data via USART, processes the data, 
 * and executes the appropriate command. If an error occurs or a warning is set, 
 * it handles the corresponding state. The function handles both normal command 
 * processing and error recovery.
 */
void FOReceiver() {
     4f6:	0f 93       	push	r16
     4f8:	1f 93       	push	r17
     4fa:	cf 93       	push	r28
     4fc:	df 93       	push	r29
     4fe:	cd b7       	in	r28, 0x3d	; 61
     500:	de b7       	in	r29, 0x3e	; 62
     502:	61 97       	sbiw	r28, 0x11	; 17
     504:	cd bf       	out	0x3d, r28	; 61
     506:	de bf       	out	0x3e, r29	; 62
    uint8_t index = 0;
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
     508:	fe 01       	movw	r30, r28
     50a:	31 96       	adiw	r30, 0x01	; 1
     50c:	81 e1       	ldi	r24, 0x11	; 17
     50e:	df 01       	movw	r26, r30
     510:	1d 92       	st	X+, r1
     512:	8a 95       	dec	r24
     514:	e9 f7       	brne	.-6      	; 0x510 <FOReceiver+0x1a>
    uint8_t start = 0;
     516:	00 e0       	ldi	r16, 0x00	; 0
 * and executes the appropriate command. If an error occurs or a warning is set, 
 * it handles the corresponding state. The function handles both normal command 
 * processing and error recovery.
 */
void FOReceiver() {
    uint8_t index = 0;
     518:	10 e0       	ldi	r17, 0x00	; 0
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
    uint8_t start = 0;

    while (1) {
        char c = USART1_readChar(); // Reading a character from USART
     51a:	0e 94 f2 06 	call	0xde4	; 0xde4 <USART1_readChar>

        if (Status_FO.error) { // If an error is active
     51e:	90 91 92 64 	lds	r25, 0x6492	; 0x806492 <Status_FO>
     522:	99 23       	and	r25, r25
     524:	29 f0       	breq	.+10     	; 0x530 <FOReceiver+0x3a>
            //FODataSplitter("0"); // Execute command 0 for error handling
            Status_FO.error = 0; // Reset error value
     526:	e2 e9       	ldi	r30, 0x92	; 146
     528:	f4 e6       	ldi	r31, 0x64	; 100
     52a:	10 82       	st	Z, r1
            Status_FO.errorCounter = 0;
     52c:	11 82       	std	Z+1, r1	; 0x01
            break;
     52e:	34 c0       	rjmp	.+104    	; 0x598 <FOReceiver+0xa2>
        }

        if (start) {
     530:	00 23       	and	r16, r16
     532:	c1 f0       	breq	.+48     	; 0x564 <FOReceiver+0x6e>
            if (c == '>') { // If received data end symbol
     534:	8e 33       	cpi	r24, 0x3E	; 62
     536:	61 f4       	brne	.+24     	; 0x550 <FOReceiver+0x5a>
               start = 0;
			   command[index] = '\0';
     538:	e1 e0       	ldi	r30, 0x01	; 1
     53a:	f0 e0       	ldi	r31, 0x00	; 0
     53c:	ec 0f       	add	r30, r28
     53e:	fd 1f       	adc	r31, r29
     540:	e1 0f       	add	r30, r17
     542:	f1 1d       	adc	r31, r1
     544:	10 82       	st	Z, r1
               index = 0;
               FODataSplitter(command); // Execute the received command //comment when testing lines below
     546:	ce 01       	movw	r24, r28
     548:	01 96       	adiw	r24, 0x01	; 1
     54a:	0e 94 6b 01 	call	0x2d6	; 0x2d6 <FODataSplitter>
				//screen_write_formatted_text("FO data:", 0, ALIGN_LEFT); //uncomment to testing purposes only
				//screen_write_formatted_text("%s", 3, ALIGN_RIGHT, command);
                break;
     54e:	24 c0       	rjmp	.+72     	; 0x598 <FOReceiver+0xa2>
            } else if (index < MESSAGE_LENGTH_FO) {
     550:	11 31       	cpi	r17, 0x11	; 17
     552:	40 f4       	brcc	.+16     	; 0x564 <FOReceiver+0x6e>
                command[index++] = c; // Store received character in command array
     554:	e1 e0       	ldi	r30, 0x01	; 1
     556:	f0 e0       	ldi	r31, 0x00	; 0
     558:	ec 0f       	add	r30, r28
     55a:	fd 1f       	adc	r31, r29
     55c:	e1 0f       	add	r30, r17
     55e:	f1 1d       	adc	r31, r1
     560:	80 83       	st	Z, r24
     562:	1f 5f       	subi	r17, 0xFF	; 255
            }
        }

        if (c == '<') { // If received data start symbol
     564:	8c 33       	cpi	r24, 0x3C	; 60
     566:	31 f4       	brne	.+12     	; 0x574 <FOReceiver+0x7e>
            start = 1;
            index = 0;
            Status_FO.error = 0; // Reset error state
     568:	e2 e9       	ldi	r30, 0x92	; 146
     56a:	f4 e6       	ldi	r31, 0x64	; 100
     56c:	10 82       	st	Z, r1
            Status_FO.errorCounter = 0; // Reset error counter
     56e:	11 82       	std	Z+1, r1	; 0x01
                command[index++] = c; // Store received character in command array
            }
        }

        if (c == '<') { // If received data start symbol
            start = 1;
     570:	01 e0       	ldi	r16, 0x01	; 1
            index = 0;
     572:	10 e0       	ldi	r17, 0x00	; 0
            Status_FO.error = 0; // Reset error state
            Status_FO.errorCounter = 0; // Reset error counter
        }

        if (Status_FO.warning) {
     574:	80 91 94 64 	lds	r24, 0x6494	; 0x806494 <Status_FO+0x2>
     578:	88 23       	and	r24, r24
     57a:	79 f2       	breq	.-98     	; 0x51a <FOReceiver+0x24>
            Status_FO.warning = 0;
     57c:	e2 e9       	ldi	r30, 0x92	; 146
     57e:	f4 e6       	ldi	r31, 0x64	; 100
     580:	12 82       	std	Z+2, r1	; 0x02
            if (Status_FO.errorCounter < CountForError_FO) {
     582:	81 81       	ldd	r24, Z+1	; 0x01
     584:	8a 30       	cpi	r24, 0x0A	; 10
     586:	20 f4       	brcc	.+8      	; 0x590 <FOReceiver+0x9a>
                Status_FO.errorCounter++;
     588:	8f 5f       	subi	r24, 0xFF	; 255
     58a:	80 93 93 64 	sts	0x6493, r24	; 0x806493 <Status_FO+0x1>
     58e:	c5 cf       	rjmp	.-118    	; 0x51a <FOReceiver+0x24>
            } else {
                Status_FO.error = 1; // Set error flag if too many warnings
     590:	81 e0       	ldi	r24, 0x01	; 1
     592:	80 93 92 64 	sts	0x6492, r24	; 0x806492 <Status_FO>
     596:	c1 cf       	rjmp	.-126    	; 0x51a <FOReceiver+0x24>
            }
        }
    }
     598:	61 96       	adiw	r28, 0x11	; 17
     59a:	cd bf       	out	0x3d, r28	; 61
     59c:	de bf       	out	0x3e, r29	; 62
     59e:	df 91       	pop	r29
     5a0:	cf 91       	pop	r28
     5a2:	1f 91       	pop	r17
     5a4:	0f 91       	pop	r16
     5a6:	08 95       	ret

000005a8 <GPIO_init>:

#include "Settings.h"

void GPIO_init(){
    // Configure USART0 and USART1 pin routing
    PORTMUX.USARTROUTEA = PORTMUX_USART0_ALT1_gc | PORTMUX_USART1_ALT2_gc; // Set USART0 to alternative pins set 1, USART1 to alternative pins set 2
     5a8:	e0 ee       	ldi	r30, 0xE0	; 224
     5aa:	f5 e0       	ldi	r31, 0x05	; 5
     5ac:	81 e1       	ldi	r24, 0x11	; 17
     5ae:	82 83       	std	Z+2, r24	; 0x02
    PORTMUX.TWIROUTEA = PORTMUX_TWI0_DEFAULT_gc; // Set TWI0 to default pins
     5b0:	16 82       	std	Z+6, r1	; 0x06
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTD_gc;
     5b2:	83 e0       	ldi	r24, 0x03	; 3
     5b4:	87 83       	std	Z+7, r24	; 0x07
	PORTMUX.TCDROUTEA = PORTMUX_TCD0_ALT2_gc; ///< Select alternative WOC pin variant 2
     5b6:	82 e0       	ldi	r24, 0x02	; 2
     5b8:	81 87       	std	Z+9, r24	; 0x09


    // Configure Port A (PA) for RX LED, I2C SDA, SCL, USART0 TX, TX LED and XDIR
    PORTA.DIRSET = PIN2_bm | PIN3_bm | PIN4_bm | PIN6_bm | PIN7_bm; // Set PA2, PA3, PA4, PA7 as output (RX LED, I2C SDA, SCL, USART0 TX, TX LED, XDIR)
     5ba:	e0 e0       	ldi	r30, 0x00	; 0
     5bc:	f4 e0       	ldi	r31, 0x04	; 4
     5be:	8c ed       	ldi	r24, 0xDC	; 220
     5c0:	81 83       	std	Z+1, r24	; 0x01
    PORTA.DIRCLR = PIN1_bm | PIN5_bm; // Set  PA1 as Joystick button,  PA5 as input (USART0 RX)
     5c2:	82 e2       	ldi	r24, 0x22	; 34
     5c4:	82 83       	std	Z+2, r24	; 0x02
	PORTA.PIN1CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA1 (Joystick button)
     5c6:	88 e0       	ldi	r24, 0x08	; 8
     5c8:	81 8b       	std	Z+17, r24	; 0x11
    PORTA.PIN4CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA4 (I2C SCL)
     5ca:	84 8b       	std	Z+20, r24	; 0x14
    PORTA.PIN5CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA5 (USART0 RX)
     5cc:	85 8b       	std	Z+21, r24	; 0x15

    // Configure ADC pins for Joystick x and y axis
    PORTC.PIN1CTRL &= ~PORT_ISC_gm; // Disable interrupt sense for PC1 (X axis)
     5ce:	e0 e4       	ldi	r30, 0x40	; 64
     5d0:	f4 e0       	ldi	r31, 0x04	; 4
     5d2:	91 89       	ldd	r25, Z+17	; 0x11
     5d4:	98 7f       	andi	r25, 0xF8	; 248
     5d6:	91 8b       	std	Z+17, r25	; 0x11
    PORTC.PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc; // Disable input sense for PC1
     5d8:	91 89       	ldd	r25, Z+17	; 0x11
     5da:	94 60       	ori	r25, 0x04	; 4
     5dc:	91 8b       	std	Z+17, r25	; 0x11
    //PORTC.PIN1CTRL &= ~PORT_PULLUPEN_bm; // Disable pull-up for PC1

    PORTC.PIN2CTRL &= ~PORT_ISC_gm; // Disable interrupt sense for PC2 (Y axis)
     5de:	92 89       	ldd	r25, Z+18	; 0x12
     5e0:	98 7f       	andi	r25, 0xF8	; 248
     5e2:	92 8b       	std	Z+18, r25	; 0x12
    PORTC.PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc; // Disable input sense for PC2
     5e4:	92 89       	ldd	r25, Z+18	; 0x12
     5e6:	94 60       	ori	r25, 0x04	; 4
     5e8:	92 8b       	std	Z+18, r25	; 0x12
    //PORTC.PIN2CTRL &= ~PORT_PULLUPEN_bm; // Disable pull-up for PC2

	PORTC.DIRSET = PIN0_bm; //Set PC0 as RX LED
     5ea:	91 e0       	ldi	r25, 0x01	; 1
     5ec:	91 83       	std	Z+1, r25	; 0x01

    // Configure Port D (PD) for USART1 TX and RX
    PORTD.DIRSET = PIN2_bm | PIN3_bm | PIN5_bm; //Set PD2 as linear motor disable pin, PD3 as PWM, PD5 as direction
     5ee:	e0 e6       	ldi	r30, 0x60	; 96
     5f0:	f4 e0       	ldi	r31, 0x04	; 4
     5f2:	9c e2       	ldi	r25, 0x2C	; 44
     5f4:	91 83       	std	Z+1, r25	; 0x01
	PORTD.DIRCLR = PIN4_bm; //Linear motor driver TLE9201SG error flag pin
     5f6:	90 e1       	ldi	r25, 0x10	; 16
     5f8:	92 83       	std	Z+2, r25	; 0x02

	PORTF.DIRSET = PIN1_bm | PIN2_bm | PIN3_bm; //Set PF1 as enable, PF2 as pulse, PIN3 as direction signals output for HBS86 driver
     5fa:	e0 ea       	ldi	r30, 0xA0	; 160
     5fc:	f4 e0       	ldi	r31, 0x04	; 4
     5fe:	9e e0       	ldi	r25, 0x0E	; 14
     600:	91 83       	std	Z+1, r25	; 0x01
	PORTF.DIRCLR = PIN4_bm | PIN5_bm; //Set PF4 as alarm and PF5 as Pend signals inputs from HBS86 driver
     602:	90 e3       	ldi	r25, 0x30	; 48
     604:	92 83       	std	Z+2, r25	; 0x02
	PORTF.PIN4CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PF4
     606:	84 8b       	std	Z+20, r24	; 0x14
	PORTF.PIN5CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PF5
     608:	85 8b       	std	Z+21, r24	; 0x15
     60a:	08 95       	ret

0000060c <I2C_init>:
        }
    }

    TWI0.MCTRLB |= TWI_MCMD_STOP_gc; // Send STOP signal to release the bus
    return data;
}
     60c:	e0 e0       	ldi	r30, 0x00	; 0
     60e:	f9 e0       	ldi	r31, 0x09	; 9
     610:	82 e0       	ldi	r24, 0x02	; 2
     612:	80 83       	st	Z, r24
     614:	85 e0       	ldi	r24, 0x05	; 5
     616:	86 83       	std	Z+6, r24	; 0x06
     618:	81 e0       	ldi	r24, 0x01	; 1
     61a:	83 83       	std	Z+3, r24	; 0x03
     61c:	85 83       	std	Z+5, r24	; 0x05
     61e:	08 95       	ret

00000620 <TransmitAdd>:
     620:	90 e0       	ldi	r25, 0x00	; 0
     622:	88 0f       	add	r24, r24
     624:	99 1f       	adc	r25, r25
     626:	86 2b       	or	r24, r22
     628:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7f0907>
     62c:	48 e8       	ldi	r20, 0x88	; 136
     62e:	53 e1       	ldi	r21, 0x13	; 19
     630:	60 e0       	ldi	r22, 0x00	; 0
     632:	70 e0       	ldi	r23, 0x00	; 0
     634:	09 c0       	rjmp	.+18     	; 0x648 <TransmitAdd+0x28>
     636:	41 50       	subi	r20, 0x01	; 1
     638:	51 09       	sbc	r21, r1
     63a:	61 09       	sbc	r22, r1
     63c:	71 09       	sbc	r23, r1
     63e:	21 f4       	brne	.+8      	; 0x648 <TransmitAdd+0x28>
     640:	83 e0       	ldi	r24, 0x03	; 3
     642:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     646:	05 c0       	rjmp	.+10     	; 0x652 <TransmitAdd+0x32>
     648:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     64c:	80 7c       	andi	r24, 0xC0	; 192
     64e:	99 f3       	breq	.-26     	; 0x636 <TransmitAdd+0x16>
     650:	80 e0       	ldi	r24, 0x00	; 0
     652:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     656:	94 fd       	sbrc	r25, 4
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     65e:	9c 70       	andi	r25, 0x0C	; 12
     660:	09 f0       	breq	.+2      	; 0x664 <TransmitAdd+0x44>
     662:	82 e0       	ldi	r24, 0x02	; 2
     664:	88 23       	and	r24, r24
     666:	19 f0       	breq	.+6      	; 0x66e <TransmitAdd+0x4e>
     668:	93 e0       	ldi	r25, 0x03	; 3
     66a:	90 93 04 09 	sts	0x0904, r25	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     66e:	80 93 95 64 	sts	0x6495, r24	; 0x806495 <I2C>
     672:	08 95       	ret

00000674 <TransmitByte>:
     674:	28 2f       	mov	r18, r24
     676:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     67a:	94 fd       	sbrc	r25, 4
     67c:	02 c0       	rjmp	.+4      	; 0x682 <TransmitByte+0xe>
     67e:	80 e0       	ldi	r24, 0x00	; 0
     680:	01 c0       	rjmp	.+2      	; 0x684 <TransmitByte+0x10>
     682:	81 e0       	ldi	r24, 0x01	; 1
     684:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     688:	9c 70       	andi	r25, 0x0C	; 12
     68a:	09 f0       	breq	.+2      	; 0x68e <TransmitByte+0x1a>
     68c:	82 e0       	ldi	r24, 0x02	; 2
     68e:	88 23       	and	r24, r24
     690:	19 f0       	breq	.+6      	; 0x698 <TransmitByte+0x24>
     692:	93 e0       	ldi	r25, 0x03	; 3
     694:	90 93 04 09 	sts	0x0904, r25	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     698:	81 11       	cpse	r24, r1
     69a:	14 c0       	rjmp	.+40     	; 0x6c4 <TransmitByte+0x50>
     69c:	20 93 08 09 	sts	0x0908, r18	; 0x800908 <__TEXT_REGION_LENGTH__+0x7f0908>
     6a0:	48 e8       	ldi	r20, 0x88	; 136
     6a2:	53 e1       	ldi	r21, 0x13	; 19
     6a4:	60 e0       	ldi	r22, 0x00	; 0
     6a6:	70 e0       	ldi	r23, 0x00	; 0
     6a8:	09 c0       	rjmp	.+18     	; 0x6bc <TransmitByte+0x48>
     6aa:	41 50       	subi	r20, 0x01	; 1
     6ac:	51 09       	sbc	r21, r1
     6ae:	61 09       	sbc	r22, r1
     6b0:	71 09       	sbc	r23, r1
     6b2:	21 f4       	brne	.+8      	; 0x6bc <TransmitByte+0x48>
     6b4:	83 e0       	ldi	r24, 0x03	; 3
     6b6:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     6ba:	04 c0       	rjmp	.+8      	; 0x6c4 <TransmitByte+0x50>
     6bc:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     6c0:	96 ff       	sbrs	r25, 6
     6c2:	f3 cf       	rjmp	.-26     	; 0x6aa <TransmitByte+0x36>
     6c4:	80 93 95 64 	sts	0x6495, r24	; 0x806495 <I2C>
     6c8:	08 95       	ret

000006ca <WriteToReg>:
 * @param reg Register address to write to.
 * @param data Data to write to the register.
 * 
 * This function writes the data to a specific register of an I2C device.
 */
void WriteToReg(uint8_t addr, uint8_t reg, uint8_t data) {
     6ca:	cf 93       	push	r28
     6cc:	df 93       	push	r29
     6ce:	c6 2f       	mov	r28, r22
     6d0:	d4 2f       	mov	r29, r20
    if (!TransmitAdd(addr, WRITE)) { // Transmit address for write
     6d2:	60 e0       	ldi	r22, 0x00	; 0
     6d4:	0e 94 10 03 	call	0x620	; 0x620 <TransmitAdd>
     6d8:	81 11       	cpse	r24, r1
     6da:	08 c0       	rjmp	.+16     	; 0x6ec <WriteToReg+0x22>
        if (!TransmitByte(reg)) { // Write register address
     6dc:	8c 2f       	mov	r24, r28
     6de:	0e 94 3a 03 	call	0x674	; 0x674 <TransmitByte>
     6e2:	81 11       	cpse	r24, r1
     6e4:	03 c0       	rjmp	.+6      	; 0x6ec <WriteToReg+0x22>
            TransmitByte(data); // Write the data with STOP
     6e6:	8d 2f       	mov	r24, r29
     6e8:	0e 94 3a 03 	call	0x674	; 0x674 <TransmitByte>
        }
    }

    TWI0.MCTRLB |= TWI_MCMD_STOP_gc; // Send STOP signal
     6ec:	e0 e0       	ldi	r30, 0x00	; 0
     6ee:	f9 e0       	ldi	r31, 0x09	; 9
     6f0:	84 81       	ldd	r24, Z+4	; 0x04
     6f2:	83 60       	ori	r24, 0x03	; 3
     6f4:	84 83       	std	Z+4, r24	; 0x04
}
     6f6:	df 91       	pop	r29
     6f8:	cf 91       	pop	r28
     6fa:	08 95       	ret

000006fc <LinearMotor_enable>:
void LinearMotor_disable(){ //turn off TLE9201SG
	if(LinearMotor.alreadyDisabled == false){
		PORTD.OUTSET = PIN2_bm;  // DIS=1
		_delay_ms(10);
		LinearMotor.alreadyDisabled = true;
		LinearMotor.alreadyEnabled = false;
     6fc:	80 91 99 64 	lds	r24, 0x6499	; 0x806499 <LinearMotor+0x3>
     700:	81 11       	cpse	r24, r1
     702:	0e c0       	rjmp	.+28     	; 0x720 <LinearMotor_enable+0x24>
     704:	84 e0       	ldi	r24, 0x04	; 4
     706:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
     70a:	8f e5       	ldi	r24, 0x5F	; 95
     70c:	9a ee       	ldi	r25, 0xEA	; 234
     70e:	01 97       	sbiw	r24, 0x01	; 1
     710:	f1 f7       	brne	.-4      	; 0x70e <LinearMotor_enable+0x12>
     712:	00 c0       	rjmp	.+0      	; 0x714 <LinearMotor_enable+0x18>
     714:	00 00       	nop
     716:	e6 e9       	ldi	r30, 0x96	; 150
     718:	f4 e6       	ldi	r31, 0x64	; 100
     71a:	81 e0       	ldi	r24, 0x01	; 1
     71c:	83 83       	std	Z+3, r24	; 0x03
     71e:	14 82       	std	Z+4, r1	; 0x04
     720:	08 95       	ret

00000722 <LinearMotor_start>:
	}
}

void LinearMotor_start(){ //starting pwm signal generation
	if(LinearMotor.alreadyStarted == false){		
     722:	80 91 97 64 	lds	r24, 0x6497	; 0x806497 <LinearMotor+0x1>
     726:	81 11       	cpse	r24, r1
     728:	0d c0       	rjmp	.+26     	; 0x744 <LinearMotor_start+0x22>
		TCA0.SPLIT.CTRLB |= TCA_SPLIT_HCMP0EN_bm; //connecting TCA to PD3
     72a:	e0 e0       	ldi	r30, 0x00	; 0
     72c:	fa e0       	ldi	r31, 0x0A	; 10
     72e:	81 81       	ldd	r24, Z+1	; 0x01
     730:	80 61       	ori	r24, 0x10	; 16
     732:	81 83       	std	Z+1, r24	; 0x01
		TCA0.SPLIT.CTRLA |= TCA_SPLIT_ENABLE_bm; //turn on TCA back
     734:	80 81       	ld	r24, Z
     736:	81 60       	ori	r24, 0x01	; 1
     738:	80 83       	st	Z, r24
		LinearMotor.alreadyStarted = true;
     73a:	e6 e9       	ldi	r30, 0x96	; 150
     73c:	f4 e6       	ldi	r31, 0x64	; 100
     73e:	81 e0       	ldi	r24, 0x01	; 1
     740:	81 83       	std	Z+1, r24	; 0x01
		LinearMotor.alreadyStoped = false;
     742:	12 82       	std	Z+2, r1	; 0x02
     744:	08 95       	ret

00000746 <LinearMotor_stop>:
	}

}

void LinearMotor_stop(){
	if(LinearMotor.alreadyStoped == false){ //stoping pwm signal generation
     746:	80 91 98 64 	lds	r24, 0x6498	; 0x806498 <LinearMotor+0x2>
     74a:	81 11       	cpse	r24, r1
     74c:	19 c0       	rjmp	.+50     	; 0x780 <LinearMotor_stop+0x3a>
		TCA0.SPLIT.CTRLB &= ~(TCA_SPLIT_HCMP0EN_bm); //disconecting TCA from PD3
     74e:	e0 e0       	ldi	r30, 0x00	; 0
     750:	fa e0       	ldi	r31, 0x0A	; 10
     752:	81 81       	ldd	r24, Z+1	; 0x01
     754:	8f 7e       	andi	r24, 0xEF	; 239
     756:	81 83       	std	Z+1, r24	; 0x01
		TCA0.SPLIT.CTRLA &= ~TCA_SPLIT_ENABLE_bm;  // turn off TCA
     758:	80 81       	ld	r24, Z
     75a:	8e 7f       	andi	r24, 0xFE	; 254
     75c:	80 83       	st	Z, r24
		PORTD.OUTCLR = PIN3_bm; //ensure PWM low level
     75e:	88 e0       	ldi	r24, 0x08	; 8
     760:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     764:	2f ef       	ldi	r18, 0xFF	; 255
     766:	8e e9       	ldi	r24, 0x9E	; 158
     768:	94 e2       	ldi	r25, 0x24	; 36
     76a:	21 50       	subi	r18, 0x01	; 1
     76c:	80 40       	sbci	r24, 0x00	; 0
     76e:	90 40       	sbci	r25, 0x00	; 0
     770:	e1 f7       	brne	.-8      	; 0x76a <LinearMotor_stop+0x24>
     772:	00 c0       	rjmp	.+0      	; 0x774 <LinearMotor_stop+0x2e>
     774:	00 00       	nop
		_delay_ms(500); //preventing from error flag- 500mS of free spinning
		LinearMotor.alreadyStoped = true;
     776:	e6 e9       	ldi	r30, 0x96	; 150
     778:	f4 e6       	ldi	r31, 0x64	; 100
     77a:	81 e0       	ldi	r24, 0x01	; 1
     77c:	82 83       	std	Z+2, r24	; 0x02
		LinearMotor.alreadyStarted = false;
     77e:	11 82       	std	Z+1, r1	; 0x01
     780:	08 95       	ret

00000782 <LinearMotor_set_direction>:
	}

}

void LinearMotor_set_direction(bool dir)
{
     782:	cf 93       	push	r28
    if (dir != LinearMotor.lastDirection)  // if direction change (single time per cycle)
     784:	90 91 96 64 	lds	r25, 0x6496	; 0x806496 <LinearMotor>
     788:	98 17       	cp	r25, r24
     78a:	81 f0       	breq	.+32     	; 0x7ac <LinearMotor_set_direction+0x2a>
     78c:	c8 2f       	mov	r28, r24
    {
		LinearMotor_stop();
     78e:	0e 94 a3 03 	call	0x746	; 0x746 <LinearMotor_stop>
		if(dir)
     792:	cc 23       	and	r28, r28
     794:	21 f0       	breq	.+8      	; 0x79e <LinearMotor_set_direction+0x1c>
            PORTD.OUTSET = PIN5_bm;   // UP
     796:	80 e2       	ldi	r24, 0x20	; 32
     798:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7f0465>
     79c:	03 c0       	rjmp	.+6      	; 0x7a4 <LinearMotor_set_direction+0x22>
		else
            PORTD.OUTCLR = PIN5_bm;   // DOWN
     79e:	80 e2       	ldi	r24, 0x20	; 32
     7a0:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
		LinearMotor_start();
     7a4:	0e 94 91 03 	call	0x722	; 0x722 <LinearMotor_start>
        LinearMotor.lastDirection = dir;
     7a8:	c0 93 96 64 	sts	0x6496, r28	; 0x806496 <LinearMotor>
    }
}
     7ac:	cf 91       	pop	r28
     7ae:	08 95       	ret

000007b0 <LinearMotor_init>:

void LinearMotor_init(){
	TCA0_init_linear_PWM(20000, 50);
     7b0:	62 e3       	ldi	r22, 0x32	; 50
     7b2:	80 e2       	ldi	r24, 0x20	; 32
     7b4:	9e e4       	ldi	r25, 0x4E	; 78
     7b6:	0e 94 e2 05 	call	0xbc4	; 0xbc4 <TCA0_init_linear_PWM>

	PORTD.OUTCLR = PIN3_bm; //set PWM signal low
     7ba:	e0 e6       	ldi	r30, 0x60	; 96
     7bc:	f4 e0       	ldi	r31, 0x04	; 4
     7be:	88 e0       	ldi	r24, 0x08	; 8
     7c0:	86 83       	std	Z+6, r24	; 0x06
	PORTD.OUTSET = PIN2_bm; //set output disabled for TLE9201SG
     7c2:	84 e0       	ldi	r24, 0x04	; 4
     7c4:	85 83       	std	Z+5, r24	; 0x05
     7c6:	08 95       	ret

000007c8 <Read_LinearMotor_EF>:
};

bool Read_LinearMotor_EF(){ // false if driver has a error (overheat, linear motor stuck and so on)
	return PORTD.IN & PIN4_bm;
     7c8:	80 91 68 04 	lds	r24, 0x0468	; 0x800468 <__TEXT_REGION_LENGTH__+0x7f0468>
}
     7cc:	82 95       	swap	r24
     7ce:	81 70       	andi	r24, 0x01	; 1
     7d0:	08 95       	ret

000007d2 <main>:
#include "Settings.h"

int main(void)
{
    // Initialize system clock, GPIO, I2C, ADC, USART, and screen
    CLOCK_XOSCHF_clock_init();
     7d2:	0e 94 6f 00 	call	0xde	; 0xde <CLOCK_XOSCHF_clock_init>
    GPIO_init();
     7d6:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <GPIO_init>
    I2C_init();
     7da:	0e 94 06 03 	call	0x60c	; 0x60c <I2C_init>
    ADC0_init();
     7de:	0e 94 67 00 	call	0xce	; 0xce <ADC0_init>
    USART0_init();
     7e2:	0e 94 da 06 	call	0xdb4	; 0xdb4 <USART0_init>
    USART1_init();
     7e6:	0e 94 e7 06 	call	0xdce	; 0xdce <USART1_init>
    screen_init();
     7ea:	0e 94 77 04 	call	0x8ee	; 0x8ee <screen_init>
    screen_clear(); // Clear the screen
     7ee:	0e 94 be 04 	call	0x97c	; 0x97c <screen_clear>
	LinearMotor_init();
     7f2:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <LinearMotor_init>
	Stepper_init();
     7f6:	0e 94 c1 05 	call	0xb82	; 0xb82 <Stepper_init>
	//screen_write_formatted_text("Screen test:", 0, ALIGN_LEFT); //simple  screen test

	Stepper_enable();
     7fa:	0e 94 7d 05 	call	0xafa	; 0xafa <Stepper_enable>
	LinearMotor_enable();
     7fe:	0e 94 7e 03 	call	0x6fc	; 0x6fc <LinearMotor_enable>
		RS485_Led(RX_LED_OFF);
		_delay_ms(100);
		RS485_Led(TX_LED_OFF);
		_delay_ms(100);*/

		FOReceiver(); // Received Fiber optic test
     802:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <FOReceiver>
		screen_write_formatted_text("el.: %3d EF: %d", 0, ALIGN_CENTER, SensorData.Elevation, Read_LinearMotor_EF());
     806:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <Read_LinearMotor_EF>
     80a:	1f 92       	push	r1
     80c:	8f 93       	push	r24
     80e:	c4 e8       	ldi	r28, 0x84	; 132
     810:	d4 e6       	ldi	r29, 0x64	; 100
     812:	89 81       	ldd	r24, Y+1	; 0x01
     814:	8f 93       	push	r24
     816:	88 81       	ld	r24, Y
     818:	8f 93       	push	r24
     81a:	11 e0       	ldi	r17, 0x01	; 1
     81c:	1f 93       	push	r17
     81e:	1f 92       	push	r1
     820:	8d e5       	ldi	r24, 0x5D	; 93
     822:	94 e6       	ldi	r25, 0x64	; 100
     824:	9f 93       	push	r25
     826:	8f 93       	push	r24
     828:	0e 94 5f 05 	call	0xabe	; 0xabe <screen_write_formatted_text>
		//screen_write_formatted_text("%d", 1, ALIGN_CENTER, LinearMotor.angleError);
		screen_write_formatted_text("az:%3d PEND:%d ALM:%d", 1, ALIGN_CENTER, SensorData.Azimuth, Read_Stepper_PEND(), Read_Stepper_ALM());
     82c:	0e 94 da 05 	call	0xbb4	; 0xbb4 <Read_Stepper_ALM>
     830:	08 2f       	mov	r16, r24
     832:	0e 94 d1 05 	call	0xba2	; 0xba2 <Read_Stepper_PEND>
     836:	1f 92       	push	r1
     838:	0f 93       	push	r16
     83a:	1f 92       	push	r1
     83c:	8f 93       	push	r24
     83e:	8d 81       	ldd	r24, Y+5	; 0x05
     840:	8f 93       	push	r24
     842:	8c 81       	ldd	r24, Y+4	; 0x04
     844:	8f 93       	push	r24
     846:	1f 93       	push	r17
     848:	1f 93       	push	r17
     84a:	8d e6       	ldi	r24, 0x6D	; 109
     84c:	94 e6       	ldi	r25, 0x64	; 100
     84e:	9f 93       	push	r25
     850:	8f 93       	push	r24
     852:	0e 94 5f 05 	call	0xabe	; 0xabe <screen_write_formatted_text>
     856:	2f ef       	ldi	r18, 0xFF	; 255
     858:	32 e5       	ldi	r19, 0x52	; 82
     85a:	87 e0       	ldi	r24, 0x07	; 7
     85c:	21 50       	subi	r18, 0x01	; 1
     85e:	30 40       	sbci	r19, 0x00	; 0
     860:	80 40       	sbci	r24, 0x00	; 0
     862:	e1 f7       	brne	.-8      	; 0x85c <main+0x8a>
     864:	00 c0       	rjmp	.+0      	; 0x866 <main+0x94>
     866:	00 00       	nop

		Motor_SetDirection();*/
		//Motor_SetTarget_NB(90);
		//_delay_ms(100);

		if (SensorData.Azimuth == 0) {
     868:	8c 81       	ldd	r24, Y+4	; 0x04
     86a:	9d 81       	ldd	r25, Y+5	; 0x05
     86c:	2d b7       	in	r18, 0x3d	; 61
     86e:	3e b7       	in	r19, 0x3e	; 62
     870:	2e 5e       	subi	r18, 0xEE	; 238
     872:	3f 4f       	sbci	r19, 0xFF	; 255
     874:	2d bf       	out	0x3d, r18	; 61
     876:	3e bf       	out	0x3e, r19	; 62
     878:	89 2b       	or	r24, r25
     87a:	19 f4       	brne	.+6      	; 0x882 <main+0xb0>
			Stepper_stop();	
     87c:	0e 94 9c 05 	call	0xb38	; 0xb38 <Stepper_stop>
     880:	10 c0       	rjmp	.+32     	; 0x8a2 <main+0xd0>
			} else {
			Stepper_start();
     882:	0e 94 8a 05 	call	0xb14	; 0xb14 <Stepper_start>
			if (SensorData.Azimuth <= 180){
     886:	80 91 88 64 	lds	r24, 0x6488	; 0x806488 <__data_end+0x4>
     88a:	90 91 89 64 	lds	r25, 0x6489	; 0x806489 <__data_end+0x5>
     88e:	85 3b       	cpi	r24, 0xB5	; 181
     890:	91 05       	cpc	r25, r1
     892:	20 f4       	brcc	.+8      	; 0x89c <main+0xca>
				Stepper_set_direction(1);
     894:	81 e0       	ldi	r24, 0x01	; 1
     896:	0e 94 b1 05 	call	0xb62	; 0xb62 <Stepper_set_direction>
     89a:	03 c0       	rjmp	.+6      	; 0x8a2 <main+0xd0>
			} 
			else{
				Stepper_set_direction(0);
     89c:	80 e0       	ldi	r24, 0x00	; 0
     89e:	0e 94 b1 05 	call	0xb62	; 0xb62 <Stepper_set_direction>
			}
		}
		if (SensorData.Elevation == 0) {
     8a2:	80 91 84 64 	lds	r24, 0x6484	; 0x806484 <__data_end>
     8a6:	90 91 85 64 	lds	r25, 0x6485	; 0x806485 <__data_end+0x1>
     8aa:	89 2b       	or	r24, r25
     8ac:	19 f4       	brne	.+6      	; 0x8b4 <main+0xe2>
			LinearMotor_stop();
     8ae:	0e 94 a3 03 	call	0x746	; 0x746 <LinearMotor_stop>
     8b2:	a7 cf       	rjmp	.-178    	; 0x802 <main+0x30>
			} else {
			LinearMotor_start();
     8b4:	0e 94 91 03 	call	0x722	; 0x722 <LinearMotor_start>
			if (SensorData.Elevation <= 180){
     8b8:	80 91 84 64 	lds	r24, 0x6484	; 0x806484 <__data_end>
     8bc:	90 91 85 64 	lds	r25, 0x6485	; 0x806485 <__data_end+0x1>
     8c0:	85 3b       	cpi	r24, 0xB5	; 181
     8c2:	91 05       	cpc	r25, r1
     8c4:	20 f4       	brcc	.+8      	; 0x8ce <main+0xfc>
				LinearMotor_set_direction(1);
     8c6:	81 e0       	ldi	r24, 0x01	; 1
     8c8:	0e 94 c1 03 	call	0x782	; 0x782 <LinearMotor_set_direction>
     8cc:	9a cf       	rjmp	.-204    	; 0x802 <main+0x30>
			}
			else{
				LinearMotor_set_direction(0);
     8ce:	80 e0       	ldi	r24, 0x00	; 0
     8d0:	0e 94 c1 03 	call	0x782	; 0x782 <LinearMotor_set_direction>
     8d4:	96 cf       	rjmp	.-212    	; 0x802 <main+0x30>

000008d6 <screen_command>:
    if (contrast > 0x3f) {
        contrast = 0x3f;  ///< Ensure contrast does not exceed maximum
    }
    screen_command(0x81);  ///< Send command to set contrast
    screen_command(contrast);  ///< Set the contrast value
}
     8d6:	48 2f       	mov	r20, r24
     8d8:	60 e0       	ldi	r22, 0x00	; 0
     8da:	8c e3       	ldi	r24, 0x3C	; 60
     8dc:	0e 94 65 03 	call	0x6ca	; 0x6ca <WriteToReg>
     8e0:	08 95       	ret

000008e2 <screen_data>:
     8e2:	48 2f       	mov	r20, r24
     8e4:	60 e4       	ldi	r22, 0x40	; 64
     8e6:	8c e3       	ldi	r24, 0x3C	; 60
     8e8:	0e 94 65 03 	call	0x6ca	; 0x6ca <WriteToReg>
     8ec:	08 95       	ret

000008ee <screen_init>:
     8ee:	cf 93       	push	r28
     8f0:	60 e0       	ldi	r22, 0x00	; 0
     8f2:	8c e3       	ldi	r24, 0x3C	; 60
     8f4:	0e 94 10 03 	call	0x620	; 0x620 <TransmitAdd>
     8f8:	c0 e0       	ldi	r28, 0x00	; 0
     8fa:	08 c0       	rjmp	.+16     	; 0x90c <screen_init+0x1e>
     8fc:	ec 2f       	mov	r30, r28
     8fe:	f0 e0       	ldi	r31, 0x00	; 0
     900:	eb 5d       	subi	r30, 0xDB	; 219
     902:	fc 49       	sbci	r31, 0x9C	; 156
     904:	80 81       	ld	r24, Z
     906:	0e 94 3a 03 	call	0x674	; 0x674 <TransmitByte>
     90a:	cf 5f       	subi	r28, 0xFF	; 255
     90c:	ca 31       	cpi	r28, 0x1A	; 26
     90e:	b0 f3       	brcs	.-20     	; 0x8fc <screen_init+0xe>
     910:	cf 91       	pop	r28
     912:	08 95       	ret

00000914 <screen_draw_char>:
     914:	1f 93       	push	r17
     916:	cf 93       	push	r28
     918:	df 93       	push	r29
     91a:	d8 2f       	mov	r29, r24
     91c:	80 ee       	ldi	r24, 0xE0	; 224
     91e:	8d 0f       	add	r24, r29
     920:	80 36       	cpi	r24, 0x60	; 96
     922:	28 f0       	brcs	.+10     	; 0x92e <screen_draw_char+0x1a>
     924:	d0 3b       	cpi	r29, 0xB0	; 176
     926:	19 f0       	breq	.+6      	; 0x92e <screen_draw_char+0x1a>
     928:	d0 3c       	cpi	r29, 0xC0	; 192
     92a:	08 f4       	brcc	.+2      	; 0x92e <screen_draw_char+0x1a>
     92c:	d0 e2       	ldi	r29, 0x20	; 32
     92e:	d0 3b       	cpi	r29, 0xB0	; 176
     930:	21 f0       	breq	.+8      	; 0x93a <screen_draw_char+0x26>
     932:	d0 3c       	cpi	r29, 0xC0	; 192
     934:	20 f4       	brcc	.+8      	; 0x93e <screen_draw_char+0x2a>
     936:	10 e2       	ldi	r17, 0x20	; 32
     938:	03 c0       	rjmp	.+6      	; 0x940 <screen_draw_char+0x2c>
     93a:	10 e5       	ldi	r17, 0x50	; 80
     93c:	01 c0       	rjmp	.+2      	; 0x940 <screen_draw_char+0x2c>
     93e:	1f e5       	ldi	r17, 0x5F	; 95
     940:	c0 e0       	ldi	r28, 0x00	; 0
     942:	13 c0       	rjmp	.+38     	; 0x96a <screen_draw_char+0x56>
     944:	8d 2f       	mov	r24, r29
     946:	90 e0       	ldi	r25, 0x00	; 0
     948:	81 1b       	sub	r24, r17
     94a:	91 09       	sbc	r25, r1
     94c:	fc 01       	movw	r30, r24
     94e:	ee 0f       	add	r30, r30
     950:	ff 1f       	adc	r31, r31
     952:	ee 0f       	add	r30, r30
     954:	ff 1f       	adc	r31, r31
     956:	e8 0f       	add	r30, r24
     958:	f9 1f       	adc	r31, r25
     95a:	e0 50       	subi	r30, 0x00	; 0
     95c:	f0 4a       	sbci	r31, 0xA0	; 160
     95e:	ec 0f       	add	r30, r28
     960:	f1 1d       	adc	r31, r1
     962:	80 81       	ld	r24, Z
     964:	0e 94 71 04 	call	0x8e2	; 0x8e2 <screen_data>
     968:	cf 5f       	subi	r28, 0xFF	; 255
     96a:	c5 30       	cpi	r28, 0x05	; 5
     96c:	58 f3       	brcs	.-42     	; 0x944 <screen_draw_char+0x30>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	0e 94 71 04 	call	0x8e2	; 0x8e2 <screen_data>
     974:	df 91       	pop	r29
     976:	cf 91       	pop	r28
     978:	1f 91       	pop	r17
     97a:	08 95       	ret

0000097c <screen_clear>:
 * @brief Clears the ST7567S display.
 * 
 * This function clears the entire display by setting all pixels to 0 and restoring 
 * the default contrast.
 */
void screen_clear() {
     97c:	0f 93       	push	r16
     97e:	1f 93       	push	r17
     980:	cf 93       	push	r28
     982:	df 93       	push	r29
    for (int page = 0; page < 8; page++) {
     984:	00 e0       	ldi	r16, 0x00	; 0
     986:	10 e0       	ldi	r17, 0x00	; 0
     988:	16 c0       	rjmp	.+44     	; 0x9b6 <screen_clear+0x3a>
        screen_command(0xB0 + page);  ///< Select page
     98a:	80 eb       	ldi	r24, 0xB0	; 176
     98c:	80 0f       	add	r24, r16
     98e:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <screen_command>
        screen_command(0x00);  ///< Set column address
     992:	80 e0       	ldi	r24, 0x00	; 0
     994:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <screen_command>
        screen_command(0x10);  ///< Set column address
     998:	80 e1       	ldi	r24, 0x10	; 16
     99a:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <screen_command>

        for (int column = 0; column < 128; column++) {
     99e:	c0 e0       	ldi	r28, 0x00	; 0
     9a0:	d0 e0       	ldi	r29, 0x00	; 0
     9a2:	04 c0       	rjmp	.+8      	; 0x9ac <screen_clear+0x30>
            screen_data(0x00);  ///< Clear each column
     9a4:	80 e0       	ldi	r24, 0x00	; 0
     9a6:	0e 94 71 04 	call	0x8e2	; 0x8e2 <screen_data>
    for (int page = 0; page < 8; page++) {
        screen_command(0xB0 + page);  ///< Select page
        screen_command(0x00);  ///< Set column address
        screen_command(0x10);  ///< Set column address

        for (int column = 0; column < 128; column++) {
     9aa:	21 96       	adiw	r28, 0x01	; 1
     9ac:	c0 38       	cpi	r28, 0x80	; 128
     9ae:	d1 05       	cpc	r29, r1
     9b0:	cc f3       	brlt	.-14     	; 0x9a4 <screen_clear+0x28>
 * 
 * This function clears the entire display by setting all pixels to 0 and restoring 
 * the default contrast.
 */
void screen_clear() {
    for (int page = 0; page < 8; page++) {
     9b2:	0f 5f       	subi	r16, 0xFF	; 255
     9b4:	1f 4f       	sbci	r17, 0xFF	; 255
     9b6:	08 30       	cpi	r16, 0x08	; 8
     9b8:	11 05       	cpc	r17, r1
     9ba:	3c f3       	brlt	.-50     	; 0x98a <screen_clear+0xe>
        for (int column = 0; column < 128; column++) {
            screen_data(0x00);  ///< Clear each column
        }
    }
    //screen_contrast(SSD1306_CONTRAST);  ///< Restore contrast
}
     9bc:	df 91       	pop	r29
     9be:	cf 91       	pop	r28
     9c0:	1f 91       	pop	r17
     9c2:	0f 91       	pop	r16
     9c4:	08 95       	ret

000009c6 <screen_draw_text>:
 * the maximum allowed characters are displayed.
 * 
 * @param text A pointer to the text string to draw.
 * @param max_length The maximum number of characters to display.
 */
void screen_draw_text(char *text, uint8_t max_length) {
     9c6:	0f 93       	push	r16
     9c8:	1f 93       	push	r17
     9ca:	cf 93       	push	r28
     9cc:	df 93       	push	r29
     9ce:	8c 01       	movw	r16, r24
     9d0:	d6 2f       	mov	r29, r22
    uint8_t length = 0;
     9d2:	c0 e0       	ldi	r28, 0x00	; 0
    while (*text && length < max_length) {
     9d4:	05 c0       	rjmp	.+10     	; 0x9e0 <screen_draw_text+0x1a>
        screen_draw_char(*text);  ///< Draw each character in the string
     9d6:	0e 94 8a 04 	call	0x914	; 0x914 <screen_draw_char>
        text++;
     9da:	0f 5f       	subi	r16, 0xFF	; 255
     9dc:	1f 4f       	sbci	r17, 0xFF	; 255
        length++;
     9de:	cf 5f       	subi	r28, 0xFF	; 255
 * @param text A pointer to the text string to draw.
 * @param max_length The maximum number of characters to display.
 */
void screen_draw_text(char *text, uint8_t max_length) {
    uint8_t length = 0;
    while (*text && length < max_length) {
     9e0:	f8 01       	movw	r30, r16
     9e2:	80 81       	ld	r24, Z
     9e4:	88 23       	and	r24, r24
     9e6:	39 f0       	breq	.+14     	; 0x9f6 <screen_draw_text+0x30>
     9e8:	cd 17       	cp	r28, r29
     9ea:	a8 f3       	brcs	.-22     	; 0x9d6 <screen_draw_text+0x10>
     9ec:	04 c0       	rjmp	.+8      	; 0x9f6 <screen_draw_text+0x30>
        screen_draw_char(*text);  ///< Draw each character in the string
        text++;
        length++;
    }
    while (length < max_length) {
        screen_draw_char(' ');  ///< Fill remaining space with spaces
     9ee:	80 e2       	ldi	r24, 0x20	; 32
     9f0:	0e 94 8a 04 	call	0x914	; 0x914 <screen_draw_char>
        length++;
     9f4:	cf 5f       	subi	r28, 0xFF	; 255
    while (*text && length < max_length) {
        screen_draw_char(*text);  ///< Draw each character in the string
        text++;
        length++;
    }
    while (length < max_length) {
     9f6:	cd 17       	cp	r28, r29
     9f8:	d0 f3       	brcs	.-12     	; 0x9ee <screen_draw_text+0x28>
        screen_draw_char(' ');  ///< Fill remaining space with spaces
        length++;
    }
}
     9fa:	df 91       	pop	r29
     9fc:	cf 91       	pop	r28
     9fe:	1f 91       	pop	r17
     a00:	0f 91       	pop	r16
     a02:	08 95       	ret

00000a04 <screen_write_text>:
 * 
 * @param text A pointer to the text string to write.
 * @param line The line (page) where the text will be written.
 * @param start_pixel The starting pixel column for the text.
 */
void screen_write_text(char *text, uint8_t line, uint8_t start_pixel) {
     a04:	0f 93       	push	r16
     a06:	1f 93       	push	r17
     a08:	cf 93       	push	r28
     a0a:	df 93       	push	r29
     a0c:	8c 01       	movw	r16, r24
     a0e:	26 2f       	mov	r18, r22
     a10:	c4 2f       	mov	r28, r20
    uint8_t max_chars = (128 - start_pixel) / 6;  ///< Calculate max characters per line
     a12:	80 e8       	ldi	r24, 0x80	; 128
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	84 1b       	sub	r24, r20
     a18:	91 09       	sbc	r25, r1
     a1a:	66 e0       	ldi	r22, 0x06	; 6
     a1c:	70 e0       	ldi	r23, 0x00	; 0
     a1e:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     a22:	d6 2f       	mov	r29, r22
    screen_command(0xB0 | line);  ///< Set the page (line)
     a24:	82 2f       	mov	r24, r18
     a26:	80 6b       	ori	r24, 0xB0	; 176
     a28:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <screen_command>
    screen_command(0x10 | (start_pixel >> 4));  ///< Set high byte of column address
     a2c:	8c 2f       	mov	r24, r28
     a2e:	82 95       	swap	r24
     a30:	8f 70       	andi	r24, 0x0F	; 15
     a32:	80 61       	ori	r24, 0x10	; 16
     a34:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <screen_command>
    screen_command(0x00 | (start_pixel & 0x0F));  ///< Set low byte of column address
     a38:	8c 2f       	mov	r24, r28
     a3a:	8f 70       	andi	r24, 0x0F	; 15
     a3c:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <screen_command>
    screen_draw_text(text, max_chars);  ///< Draw the text
     a40:	6d 2f       	mov	r22, r29
     a42:	c8 01       	movw	r24, r16
     a44:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <screen_draw_text>
}
     a48:	df 91       	pop	r29
     a4a:	cf 91       	pop	r28
     a4c:	1f 91       	pop	r17
     a4e:	0f 91       	pop	r16
     a50:	08 95       	ret

00000a52 <calculate_start_pixel>:
 * @param max_length The maximum number of characters.
 * @param alignment The desired text alignment (left, center, right).
 * 
 * @return The starting pixel for the text.
 */
uint8_t calculate_start_pixel(char *text, /*uint8_t max_length,*/ alignment_t alignment) {
     a52:	ac 01       	movw	r20, r24
    uint8_t text_length = 0;
     a54:	90 e0       	ldi	r25, 0x00	; 0
    while (text[text_length] != '\0' /*&& text_length < max_length*/) {
     a56:	01 c0       	rjmp	.+2      	; 0xa5a <calculate_start_pixel+0x8>
        text_length++;
     a58:	9f 5f       	subi	r25, 0xFF	; 255
 * 
 * @return The starting pixel for the text.
 */
uint8_t calculate_start_pixel(char *text, /*uint8_t max_length,*/ alignment_t alignment) {
    uint8_t text_length = 0;
    while (text[text_length] != '\0' /*&& text_length < max_length*/) {
     a5a:	fa 01       	movw	r30, r20
     a5c:	e9 0f       	add	r30, r25
     a5e:	f1 1d       	adc	r31, r1
     a60:	20 81       	ld	r18, Z
     a62:	21 11       	cpse	r18, r1
     a64:	f9 cf       	rjmp	.-14     	; 0xa58 <calculate_start_pixel+0x6>
        text_length++;
    }

    uint8_t text_width = text_length * 6;  ///< Calculate the width of the text in pixels
     a66:	89 2f       	mov	r24, r25
     a68:	88 0f       	add	r24, r24
     a6a:	98 0f       	add	r25, r24
     a6c:	29 2f       	mov	r18, r25
     a6e:	22 0f       	add	r18, r18
    switch (alignment) {
     a70:	61 30       	cpi	r22, 0x01	; 1
     a72:	19 f0       	breq	.+6      	; 0xa7a <calculate_start_pixel+0x28>
     a74:	62 30       	cpi	r22, 0x02	; 2
     a76:	69 f0       	breq	.+26     	; 0xa92 <calculate_start_pixel+0x40>
     a78:	0f c0       	rjmp	.+30     	; 0xa98 <calculate_start_pixel+0x46>
        case ALIGN_CENTER:
            return (128 - text_width) / 2;  ///< Center the text
     a7a:	80 e8       	ldi	r24, 0x80	; 128
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	ac 01       	movw	r20, r24
     a80:	42 1b       	sub	r20, r18
     a82:	51 09       	sbc	r21, r1
     a84:	ca 01       	movw	r24, r20
     a86:	99 23       	and	r25, r25
     a88:	0c f4       	brge	.+2      	; 0xa8c <calculate_start_pixel+0x3a>
     a8a:	01 96       	adiw	r24, 0x01	; 1
     a8c:	95 95       	asr	r25
     a8e:	87 95       	ror	r24
     a90:	08 95       	ret
        case ALIGN_RIGHT:
            return (128 - text_width);  ///< Right-align the text
     a92:	80 e8       	ldi	r24, 0x80	; 128
     a94:	82 1b       	sub	r24, r18
     a96:	08 95       	ret
        case ALIGN_LEFT:
        default:
            return 0;  ///< Left-align the text
     a98:	80 e0       	ldi	r24, 0x00	; 0
    }
}
     a9a:	08 95       	ret

00000a9c <screen_write_text_aligned>:
 * 
 * @param text A pointer to the text string to write.
 * @param line The line (page) where the text will be written.
 * @param alignment The desired text alignment (left, center, right).
 */
void screen_write_text_aligned(char *text, uint8_t line, alignment_t alignment) {
     a9c:	1f 93       	push	r17
     a9e:	cf 93       	push	r28
     aa0:	df 93       	push	r29
     aa2:	ec 01       	movw	r28, r24
     aa4:	16 2f       	mov	r17, r22
    uint8_t start_pixel = calculate_start_pixel(text, alignment);  ///< Calculate start pixel
     aa6:	64 2f       	mov	r22, r20
     aa8:	0e 94 29 05 	call	0xa52	; 0xa52 <calculate_start_pixel>
   screen_write_text(text, line, start_pixel);
     aac:	48 2f       	mov	r20, r24
     aae:	61 2f       	mov	r22, r17
     ab0:	ce 01       	movw	r24, r28
     ab2:	0e 94 02 05 	call	0xa04	; 0xa04 <screen_write_text>
}
     ab6:	df 91       	pop	r29
     ab8:	cf 91       	pop	r28
     aba:	1f 91       	pop	r17
     abc:	08 95       	ret

00000abe <screen_write_formatted_text>:
 * 
 * @param format The format string for the text.
 * @param line The line (page) where the text will be written.
 * @param alignment The desired text alignment (left, center, right).
 */
void screen_write_formatted_text(const char *format, uint8_t line, alignment_t alignment, ...) {
     abe:	cf 93       	push	r28
     ac0:	df 93       	push	r29
     ac2:	cd b7       	in	r28, 0x3d	; 61
     ac4:	de b7       	in	r29, 0x3e	; 62
     ac6:	e2 97       	sbiw	r28, 0x32	; 50
     ac8:	cd bf       	out	0x3d, r28	; 61
     aca:	de bf       	out	0x3e, r29	; 62
    char textStorage[MAX_TEXT_LENGTH];  ///< Buffer for storing formatted text
    va_list args;  ///< Variable argument list

    va_start(args, alignment);  ///< Start reading variable arguments
    vsnprintf(textStorage, MAX_TEXT_LENGTH, format, args);  ///< Format the text
     acc:	9e 01       	movw	r18, r28
     ace:	25 5c       	subi	r18, 0xC5	; 197
     ad0:	3f 4f       	sbci	r19, 0xFF	; 255
     ad2:	4f a9       	ldd	r20, Y+55	; 0x37
     ad4:	58 ad       	ldd	r21, Y+56	; 0x38
     ad6:	62 e3       	ldi	r22, 0x32	; 50
     ad8:	70 e0       	ldi	r23, 0x00	; 0
     ada:	ce 01       	movw	r24, r28
     adc:	01 96       	adiw	r24, 0x01	; 1
     ade:	0e 94 93 0a 	call	0x1526	; 0x1526 <vsnprintf>
    va_end(args);  ///< End reading variable arguments

    screen_write_text_aligned(textStorage, line, alignment);  ///< Write formatted text to display
     ae2:	4a ad       	ldd	r20, Y+58	; 0x3a
     ae4:	69 ad       	ldd	r22, Y+57	; 0x39
     ae6:	ce 01       	movw	r24, r28
     ae8:	01 96       	adiw	r24, 0x01	; 1
     aea:	0e 94 4e 05 	call	0xa9c	; 0xa9c <screen_write_text_aligned>
}
     aee:	e2 96       	adiw	r28, 0x32	; 50
     af0:	cd bf       	out	0x3d, r28	; 61
     af2:	de bf       	out	0x3e, r29	; 62
     af4:	df 91       	pop	r29
     af6:	cf 91       	pop	r28
     af8:	08 95       	ret

00000afa <Stepper_enable>:

void Stepper_disable() {
	if(StepperMotor.alreadyDisabled == false){
		PORTF.OUTSET = PIN1_bm; // HIGH = inactive
		StepperMotor.alreadyDisabled = true;
		StepperMotor.alreadyEnabled = false;
     afa:	80 91 9e 64 	lds	r24, 0x649E	; 0x80649e <StepperMotor+0x3>
     afe:	81 11       	cpse	r24, r1
     b00:	08 c0       	rjmp	.+16     	; 0xb12 <Stepper_enable+0x18>
     b02:	82 e0       	ldi	r24, 0x02	; 2
     b04:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
     b08:	eb e9       	ldi	r30, 0x9B	; 155
     b0a:	f4 e6       	ldi	r31, 0x64	; 100
     b0c:	81 e0       	ldi	r24, 0x01	; 1
     b0e:	83 83       	std	Z+3, r24	; 0x03
     b10:	14 82       	std	Z+4, r1	; 0x04
     b12:	08 95       	ret

00000b14 <Stepper_start>:

// -------------------------
// Stepper Start / Stop
// -------------------------
void Stepper_start() {
	if(StepperMotor.alreadyStarted == false){
     b14:	80 91 9c 64 	lds	r24, 0x649C	; 0x80649c <StepperMotor+0x1>
     b18:	81 11       	cpse	r24, r1
     b1a:	0d c0       	rjmp	.+26     	; 0xb36 <Stepper_start+0x22>
		TCD0.FAULTCTRL |= (TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm);
     b1c:	e0 e8       	ldi	r30, 0x80	; 128
     b1e:	fb e0       	ldi	r31, 0x0B	; 11
     b20:	82 89       	ldd	r24, Z+18	; 0x12
     b22:	80 67       	ori	r24, 0x70	; 112
     b24:	82 8b       	std	Z+18, r24	; 0x12
		TCD0.CTRLA |= TCD_ENABLE_bm;
     b26:	80 81       	ld	r24, Z
     b28:	81 60       	ori	r24, 0x01	; 1
     b2a:	80 83       	st	Z, r24
		StepperMotor.alreadyStarted = true;
     b2c:	eb e9       	ldi	r30, 0x9B	; 155
     b2e:	f4 e6       	ldi	r31, 0x64	; 100
     b30:	81 e0       	ldi	r24, 0x01	; 1
     b32:	81 83       	std	Z+1, r24	; 0x01
		StepperMotor.alreadyStoped = false;
     b34:	12 82       	std	Z+2, r1	; 0x02
     b36:	08 95       	ret

00000b38 <Stepper_stop>:
	}
}


void Stepper_stop() {
	if(StepperMotor.alreadyStoped == false){
     b38:	80 91 9d 64 	lds	r24, 0x649D	; 0x80649d <StepperMotor+0x2>
     b3c:	81 11       	cpse	r24, r1
     b3e:	10 c0       	rjmp	.+32     	; 0xb60 <Stepper_stop+0x28>
	TCD0.CTRLA &= ~TCD_ENABLE_bm;
     b40:	e0 e8       	ldi	r30, 0x80	; 128
     b42:	fb e0       	ldi	r31, 0x0B	; 11
     b44:	80 81       	ld	r24, Z
     b46:	8e 7f       	andi	r24, 0xFE	; 254
     b48:	80 83       	st	Z, r24
	TCD0.FAULTCTRL &= ~(TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm); //disconnecting PF2 from TCD counter
     b4a:	82 89       	ldd	r24, Z+18	; 0x12
     b4c:	8f 78       	andi	r24, 0x8F	; 143
     b4e:	82 8b       	std	Z+18, r24	; 0x12
	PORTF.OUTCLR = PIN2_bm;
     b50:	84 e0       	ldi	r24, 0x04	; 4
     b52:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
		StepperMotor.alreadyStoped = true;
     b56:	eb e9       	ldi	r30, 0x9B	; 155
     b58:	f4 e6       	ldi	r31, 0x64	; 100
     b5a:	81 e0       	ldi	r24, 0x01	; 1
     b5c:	82 83       	std	Z+2, r24	; 0x02
		StepperMotor.alreadyStarted = false;
     b5e:	11 82       	std	Z+1, r1	; 0x01
     b60:	08 95       	ret

00000b62 <Stepper_set_direction>:

// -------------------------
// Stepper Direction
// -------------------------
void Stepper_set_direction(bool dir) {
	if (dir != StepperMotor.lastDirection)  // if direction change (single time per cycle)
     b62:	90 91 9b 64 	lds	r25, 0x649B	; 0x80649b <StepperMotor>
     b66:	98 17       	cp	r25, r24
     b68:	59 f0       	breq	.+22     	; 0xb80 <Stepper_set_direction+0x1e>
	{
		if (dir)
     b6a:	88 23       	and	r24, r24
     b6c:	21 f0       	breq	.+8      	; 0xb76 <Stepper_set_direction+0x14>
			PORTF.OUTSET = PIN3_bm;
     b6e:	98 e0       	ldi	r25, 0x08	; 8
     b70:	90 93 a5 04 	sts	0x04A5, r25	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7f04a5>
     b74:	03 c0       	rjmp	.+6      	; 0xb7c <Stepper_set_direction+0x1a>
		else
			PORTF.OUTCLR = PIN3_bm;
     b76:	98 e0       	ldi	r25, 0x08	; 8
     b78:	90 93 a6 04 	sts	0x04A6, r25	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
		StepperMotor.lastDirection = dir;
     b7c:	80 93 9b 64 	sts	0x649B, r24	; 0x80649b <StepperMotor>
     b80:	08 95       	ret

00000b82 <Stepper_init>:
void Stepper_init() {
	// jungiam WOC PF2
	//TCD0_init();

	// Default PWM
	TCD0_init_stepper_PWM(40000, 50); // 40kHz, 50% duty
     b82:	42 e3       	ldi	r20, 0x32	; 50
     b84:	60 e4       	ldi	r22, 0x40	; 64
     b86:	7c e9       	ldi	r23, 0x9C	; 156
     b88:	80 e0       	ldi	r24, 0x00	; 0
     b8a:	90 e0       	ldi	r25, 0x00	; 0
     b8c:	0e 94 72 06 	call	0xce4	; 0xce4 <TCD0_init_stepper_PWM>

	// Set idle states
	PORTF.OUTCLR = PIN2_bm; // pulse low
     b90:	e0 ea       	ldi	r30, 0xA0	; 160
     b92:	f4 e0       	ldi	r31, 0x04	; 4
     b94:	84 e0       	ldi	r24, 0x04	; 4
     b96:	86 83       	std	Z+6, r24	; 0x06
	PORTF.OUTSET = PIN1_bm; // disable
     b98:	82 e0       	ldi	r24, 0x02	; 2
     b9a:	85 83       	std	Z+5, r24	; 0x05
	PORTF.OUTCLR = PIN3_bm; // default direction
     b9c:	88 e0       	ldi	r24, 0x08	; 8
     b9e:	86 83       	std	Z+6, r24	; 0x06
     ba0:	08 95       	ret

00000ba2 <Read_Stepper_PEND>:
}

bool Read_Stepper_PEND(){ // true if position reached
	return !(PORTF.IN & PIN5_bm);
     ba2:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <__TEXT_REGION_LENGTH__+0x7f04a8>
     ba6:	82 95       	swap	r24
     ba8:	86 95       	lsr	r24
     baa:	87 70       	andi	r24, 0x07	; 7
     bac:	91 e0       	ldi	r25, 0x01	; 1
     bae:	89 27       	eor	r24, r25
}
     bb0:	81 70       	andi	r24, 0x01	; 1
     bb2:	08 95       	ret

00000bb4 <Read_Stepper_ALM>:

bool Read_Stepper_ALM(){ // true if driver has a error (overheat, stepepr stuck and so on)
	return !(PORTF.IN & PIN4_bm);
     bb4:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <__TEXT_REGION_LENGTH__+0x7f04a8>
     bb8:	82 95       	swap	r24
     bba:	8f 70       	andi	r24, 0x0F	; 15
     bbc:	91 e0       	ldi	r25, 0x01	; 1
     bbe:	89 27       	eor	r24, r25
     bc0:	81 70       	andi	r24, 0x01	; 1
     bc2:	08 95       	ret

00000bc4 <TCA0_init_linear_PWM>:
 *  Author: Saulius
 */ 
#include "Settings.h"

void TCA0_init_linear_PWM(uint16_t freq_hz, uint8_t duty_percent) //Auto TCA prescaler selection, that give us Frequency range: ~366Hz - ~93kHz. TLE9201SG max 20kHz
{
     bc4:	8f 92       	push	r8
     bc6:	9f 92       	push	r9
     bc8:	af 92       	push	r10
     bca:	bf 92       	push	r11
     bcc:	cf 92       	push	r12
     bce:	df 92       	push	r13
     bd0:	ef 92       	push	r14
     bd2:	ff 92       	push	r15
     bd4:	0f 93       	push	r16
     bd6:	1f 93       	push	r17
     bd8:	cf 93       	push	r28
     bda:	df 93       	push	r29
     bdc:	cd b7       	in	r28, 0x3d	; 61
     bde:	de b7       	in	r29, 0x3e	; 62
     be0:	68 97       	sbiw	r28, 0x18	; 24
     be2:	cd bf       	out	0x3d, r28	; 61
     be4:	de bf       	out	0x3e, r29	; 62
     be6:	7c 01       	movw	r14, r24
     be8:	c6 2e       	mov	r12, r22
	const uint16_t prescalers[] = {1, 2, 4, 8, 16, 64, 256, 1024};
     bea:	80 e1       	ldi	r24, 0x10	; 16
     bec:	e5 e4       	ldi	r30, 0x45	; 69
     bee:	f3 e6       	ldi	r31, 0x63	; 99
     bf0:	de 01       	movw	r26, r28
     bf2:	11 96       	adiw	r26, 0x01	; 1
     bf4:	01 90       	ld	r0, Z+
     bf6:	0d 92       	st	X+, r0
     bf8:	8a 95       	dec	r24
     bfa:	e1 f7       	brne	.-8      	; 0xbf4 <TCA0_init_linear_PWM+0x30>
	const uint8_t clk_select[] = {
     bfc:	88 e0       	ldi	r24, 0x08	; 8
     bfe:	e5 e5       	ldi	r30, 0x55	; 85
     c00:	f3 e6       	ldi	r31, 0x63	; 99
     c02:	de 01       	movw	r26, r28
     c04:	51 96       	adiw	r26, 0x11	; 17
     c06:	01 90       	ld	r0, Z+
     c08:	0d 92       	st	X+, r0
     c0a:	8a 95       	dec	r24
     c0c:	e1 f7       	brne	.-8      	; 0xc06 <TCA0_init_linear_PWM+0x42>

	uint8_t chosen_clk = 0;
	uint8_t period = 0;

	// surandam tinkam prescaler
	for (uint8_t i = 0; i < 8; i++) {
     c0e:	d1 2c       	mov	r13, r1
     c10:	38 c0       	rjmp	.+112    	; 0xc82 <TCA0_init_linear_PWM+0xbe>
		uint32_t f_timer = F_CPU / prescalers[i];
     c12:	0d 2d       	mov	r16, r13
     c14:	10 e0       	ldi	r17, 0x00	; 0
     c16:	f8 01       	movw	r30, r16
     c18:	ee 0f       	add	r30, r30
     c1a:	ff 1f       	adc	r31, r31
     c1c:	81 e0       	ldi	r24, 0x01	; 1
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	8c 0f       	add	r24, r28
     c22:	9d 1f       	adc	r25, r29
     c24:	e8 0f       	add	r30, r24
     c26:	f9 1f       	adc	r31, r25
     c28:	20 81       	ld	r18, Z
     c2a:	31 81       	ldd	r19, Z+1	; 0x01
     c2c:	40 e0       	ldi	r20, 0x00	; 0
     c2e:	50 e0       	ldi	r21, 0x00	; 0
     c30:	60 e0       	ldi	r22, 0x00	; 0
     c32:	76 e3       	ldi	r23, 0x36	; 54
     c34:	8e e6       	ldi	r24, 0x6E	; 110
     c36:	91 e0       	ldi	r25, 0x01	; 1
     c38:	0e 94 d7 08 	call	0x11ae	; 0x11ae <__divmodsi4>
		uint32_t tmp_period = (f_timer / freq_hz) - 1;
     c3c:	47 01       	movw	r8, r14
     c3e:	a1 2c       	mov	r10, r1
     c40:	b1 2c       	mov	r11, r1
     c42:	ca 01       	movw	r24, r20
     c44:	b9 01       	movw	r22, r18
     c46:	a5 01       	movw	r20, r10
     c48:	94 01       	movw	r18, r8
     c4a:	0e 94 b5 08 	call	0x116a	; 0x116a <__udivmodsi4>
     c4e:	da 01       	movw	r26, r20
     c50:	c9 01       	movw	r24, r18
     c52:	01 97       	sbiw	r24, 0x01	; 1
     c54:	a1 09       	sbc	r26, r1
     c56:	b1 09       	sbc	r27, r1

		if (tmp_period <= 255 && tmp_period >= 1) {
     c58:	ba 01       	movw	r22, r20
     c5a:	a9 01       	movw	r20, r18
     c5c:	42 50       	subi	r20, 0x02	; 2
     c5e:	51 09       	sbc	r21, r1
     c60:	61 09       	sbc	r22, r1
     c62:	71 09       	sbc	r23, r1
     c64:	4f 3f       	cpi	r20, 0xFF	; 255
     c66:	51 05       	cpc	r21, r1
     c68:	61 05       	cpc	r22, r1
     c6a:	71 05       	cpc	r23, r1
     c6c:	48 f4       	brcc	.+18     	; 0xc80 <TCA0_init_linear_PWM+0xbc>
			period = (uint8_t)tmp_period;
     c6e:	f8 2e       	mov	r15, r24
			chosen_clk = clk_select[i];
     c70:	e1 e1       	ldi	r30, 0x11	; 17
     c72:	f0 e0       	ldi	r31, 0x00	; 0
     c74:	ec 0f       	add	r30, r28
     c76:	fd 1f       	adc	r31, r29
     c78:	e0 0f       	add	r30, r16
     c7a:	f1 1f       	adc	r31, r17
     c7c:	10 81       	ld	r17, Z
			break; // radom maiausi tinkam prescaler
     c7e:	06 c0       	rjmp	.+12     	; 0xc8c <TCA0_init_linear_PWM+0xc8>

	uint8_t chosen_clk = 0;
	uint8_t period = 0;

	// surandam tinkam prescaler
	for (uint8_t i = 0; i < 8; i++) {
     c80:	d3 94       	inc	r13
     c82:	97 e0       	ldi	r25, 0x07	; 7
     c84:	9d 15       	cp	r25, r13
     c86:	28 f6       	brcc	.-118    	; 0xc12 <TCA0_init_linear_PWM+0x4e>
		TCA_SINGLE_CLKSEL_DIV256_gc,
		TCA_SINGLE_CLKSEL_DIV1024_gc
	};

	uint8_t chosen_clk = 0;
	uint8_t period = 0;
     c88:	f1 2c       	mov	r15, r1
		TCA_SINGLE_CLKSEL_DIV64_gc,
		TCA_SINGLE_CLKSEL_DIV256_gc,
		TCA_SINGLE_CLKSEL_DIV1024_gc
	};

	uint8_t chosen_clk = 0;
     c8a:	10 e0       	ldi	r17, 0x00	; 0
			break; // radom maiausi tinkam prescaler
		}
	}

	// duty skaiiavimas
	uint8_t duty = (uint32_t)period * duty_percent / 100;
     c8c:	2f 2d       	mov	r18, r15
     c8e:	30 e0       	ldi	r19, 0x00	; 0
     c90:	ac 2d       	mov	r26, r12
     c92:	b0 e0       	ldi	r27, 0x00	; 0
     c94:	0e 94 f6 08 	call	0x11ec	; 0x11ec <__umulhisi3>
     c98:	24 e6       	ldi	r18, 0x64	; 100
     c9a:	30 e0       	ldi	r19, 0x00	; 0
     c9c:	40 e0       	ldi	r20, 0x00	; 0
     c9e:	50 e0       	ldi	r21, 0x00	; 0
     ca0:	0e 94 b5 08 	call	0x116a	; 0x116a <__udivmodsi4>
	if (duty > period) duty = period;
     ca4:	f2 16       	cp	r15, r18
     ca6:	08 f4       	brcc	.+2      	; 0xcaa <TCA0_init_linear_PWM+0xe6>
     ca8:	2f 2d       	mov	r18, r15

	// konfigracija
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTD_gc;  // WOx ant PORTD
     caa:	83 e0       	ldi	r24, 0x03	; 3
     cac:	80 93 e7 05 	sts	0x05E7, r24	; 0x8005e7 <__TEXT_REGION_LENGTH__+0x7f05e7>

	TCA0.SPLIT.CTRLD = TCA_SPLIT_SPLITM_bm;   // Split mode
     cb0:	e0 e0       	ldi	r30, 0x00	; 0
     cb2:	fa e0       	ldi	r31, 0x0A	; 10
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	83 83       	std	Z+3, r24	; 0x03
	TCA0.SPLIT.CTRLB = TCA_SPLIT_HCMP0EN_bm;    // enable WO3 (HCMP0 ? PD3)
     cb8:	80 e1       	ldi	r24, 0x10	; 16
     cba:	81 83       	std	Z+1, r24	; 0x01

	TCA0.SPLIT.HPER  = period;
     cbc:	f7 a2       	std	Z+39, r15	; 0x27
	TCA0.SPLIT.HCMP0 = duty;
     cbe:	21 a7       	std	Z+41, r18	; 0x29

	TCA0.SPLIT.CTRLA = chosen_clk | TCA_SPLIT_ENABLE_bm; // paleidiam su pasirinktu prescaler
     cc0:	11 60       	ori	r17, 0x01	; 1
     cc2:	10 83       	st	Z, r17
}
     cc4:	68 96       	adiw	r28, 0x18	; 24
     cc6:	cd bf       	out	0x3d, r28	; 61
     cc8:	de bf       	out	0x3e, r29	; 62
     cca:	df 91       	pop	r29
     ccc:	cf 91       	pop	r28
     cce:	1f 91       	pop	r17
     cd0:	0f 91       	pop	r16
     cd2:	ff 90       	pop	r15
     cd4:	ef 90       	pop	r14
     cd6:	df 90       	pop	r13
     cd8:	cf 90       	pop	r12
     cda:	bf 90       	pop	r11
     cdc:	af 90       	pop	r10
     cde:	9f 90       	pop	r9
     ce0:	8f 90       	pop	r8
     ce2:	08 95       	ret

00000ce4 <TCD0_init_stepper_PWM>:

	while (!(TCD0.STATUS & TCD_ENRDY_bm)); ///< Wait until TCD is ready for configuration
}
*/

void TCD0_init_stepper_PWM(uint32_t freq_hz, uint8_t duty_percent) {
     ce4:	cf 92       	push	r12
     ce6:	df 92       	push	r13
     ce8:	ef 92       	push	r14
     cea:	ff 92       	push	r15
     cec:	0f 93       	push	r16
     cee:	1f 93       	push	r17
     cf0:	cf 93       	push	r28
     cf2:	df 93       	push	r29
     cf4:	14 2f       	mov	r17, r20

	// Calculate compare registers
	uint16_t cmpbclr = (F_CPU / (4 * freq_hz * 2)) - 1;
     cf6:	dc 01       	movw	r26, r24
     cf8:	cb 01       	movw	r24, r22
     cfa:	88 0f       	add	r24, r24
     cfc:	99 1f       	adc	r25, r25
     cfe:	aa 1f       	adc	r26, r26
     d00:	bb 1f       	adc	r27, r27
     d02:	88 0f       	add	r24, r24
     d04:	99 1f       	adc	r25, r25
     d06:	aa 1f       	adc	r26, r26
     d08:	bb 1f       	adc	r27, r27
     d0a:	9c 01       	movw	r18, r24
     d0c:	ad 01       	movw	r20, r26
     d0e:	22 0f       	add	r18, r18
     d10:	33 1f       	adc	r19, r19
     d12:	44 1f       	adc	r20, r20
     d14:	55 1f       	adc	r21, r21
     d16:	60 e0       	ldi	r22, 0x00	; 0
     d18:	76 e3       	ldi	r23, 0x36	; 54
     d1a:	8e e6       	ldi	r24, 0x6E	; 110
     d1c:	91 e0       	ldi	r25, 0x01	; 1
     d1e:	0e 94 b5 08 	call	0x116a	; 0x116a <__udivmodsi4>
     d22:	e9 01       	movw	r28, r18
     d24:	21 97       	sbiw	r28, 0x01	; 1
	uint16_t cmpaset = (uint16_t)(cmpbclr * (duty_percent / 100.0)) + 1;
     d26:	61 2f       	mov	r22, r17
     d28:	70 e0       	ldi	r23, 0x00	; 0
     d2a:	80 e0       	ldi	r24, 0x00	; 0
     d2c:	90 e0       	ldi	r25, 0x00	; 0
     d2e:	0e 94 a8 07 	call	0xf50	; 0xf50 <__floatsisf>
     d32:	20 e0       	ldi	r18, 0x00	; 0
     d34:	30 e0       	ldi	r19, 0x00	; 0
     d36:	48 ec       	ldi	r20, 0xC8	; 200
     d38:	52 e4       	ldi	r21, 0x42	; 66
     d3a:	0e 94 05 07 	call	0xe0a	; 0xe0a <__divsf3>
     d3e:	6b 01       	movw	r12, r22
     d40:	7c 01       	movw	r14, r24
     d42:	be 01       	movw	r22, r28
     d44:	80 e0       	ldi	r24, 0x00	; 0
     d46:	90 e0       	ldi	r25, 0x00	; 0
     d48:	0e 94 a6 07 	call	0xf4c	; 0xf4c <__floatunsisf>
     d4c:	a7 01       	movw	r20, r14
     d4e:	96 01       	movw	r18, r12
     d50:	0e 94 34 08 	call	0x1068	; 0x1068 <__mulsf3>
     d54:	0e 94 77 07 	call	0xeee	; 0xeee <__fixunssfsi>
     d58:	6f 5f       	subi	r22, 0xFF	; 255
     d5a:	7f 4f       	sbci	r23, 0xFF	; 255
	uint16_t cmpbset = cmpbclr - cmpaset - 1;
     d5c:	ce 01       	movw	r24, r28
     d5e:	86 1b       	sub	r24, r22
     d60:	97 0b       	sbc	r25, r23
     d62:	01 97       	sbiw	r24, 0x01	; 1

	// Set TCD compare registers
	TCD0.CMPBCLR = cmpbclr;
     d64:	00 e8       	ldi	r16, 0x80	; 128
     d66:	1b e0       	ldi	r17, 0x0B	; 11
     d68:	f8 01       	movw	r30, r16
     d6a:	c6 a7       	std	Z+46, r28	; 0x2e
     d6c:	d7 a7       	std	Z+47, r29	; 0x2f
	TCD0.CMPBSET = cmpbset;
     d6e:	84 a7       	std	Z+44, r24	; 0x2c
     d70:	95 a7       	std	Z+45, r25	; 0x2d
	TCD0.CMPASET = cmpaset;
     d72:	60 a7       	std	Z+40, r22	; 0x28
     d74:	71 a7       	std	Z+41, r23	; 0x29

	ccp_write_io((uint8_t *) &TCD0.FAULTCTRL, TCD_CMPCEN_bm); ///< Enable WOC on PF2
     d76:	60 e4       	ldi	r22, 0x40	; 64
     d78:	82 e9       	ldi	r24, 0x92	; 146
     d7a:	9b e0       	ldi	r25, 0x0B	; 11
     d7c:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <ccp_write_io>
	TCD0.CTRLB = TCD_WGMODE_DS_gc; ///< Set waveform mode to double slope
     d80:	83 e0       	ldi	r24, 0x03	; 3
     d82:	f8 01       	movw	r30, r16
     d84:	81 83       	std	Z+1, r24	; 0x01

	while (!(TCD0.STATUS & TCD_ENRDY_bm));
     d86:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7f0b8e>
     d8a:	80 ff       	sbrs	r24, 0
     d8c:	fc cf       	rjmp	.-8      	; 0xd86 <TCD0_init_stepper_PWM+0xa2>

	// jungiam WOC ijim
	TCD0.FAULTCTRL = TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm;
     d8e:	e0 e8       	ldi	r30, 0x80	; 128
     d90:	fb e0       	ldi	r31, 0x0B	; 11
     d92:	80 e7       	ldi	r24, 0x70	; 112
     d94:	82 8b       	std	Z+18, r24	; 0x12

	// Paleidiam su prescaler = 4
	TCD0.CTRLA = TCD_CLKSEL_CLKPER_gc | TCD_CNTPRES_DIV4_gc;
     d96:	88 e6       	ldi	r24, 0x68	; 104
     d98:	80 83       	st	Z, r24


	// Palaukti, kol sinchronizuosis
	while (!(TCD0.STATUS & TCD_ENRDY_bm));
     d9a:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7f0b8e>
     d9e:	80 ff       	sbrs	r24, 0
     da0:	fc cf       	rjmp	.-8      	; 0xd9a <TCD0_init_stepper_PWM+0xb6>
     da2:	df 91       	pop	r29
     da4:	cf 91       	pop	r28
     da6:	1f 91       	pop	r17
     da8:	0f 91       	pop	r16
     daa:	ff 90       	pop	r15
     dac:	ef 90       	pop	r14
     dae:	df 90       	pop	r13
     db0:	cf 90       	pop	r12
     db2:	08 95       	ret

00000db4 <USART0_init>:
 * @return 0 on success.
 */
int USART1_printChar(char c, FILE *stream) {
	USART1_sendChar(c); // Send character
	return 0;
}
     db4:	e0 e0       	ldi	r30, 0x00	; 0
     db6:	f8 e0       	ldi	r31, 0x08	; 8
     db8:	83 e8       	ldi	r24, 0x83	; 131
     dba:	96 e0       	ldi	r25, 0x06	; 6
     dbc:	80 87       	std	Z+8, r24	; 0x08
     dbe:	91 87       	std	Z+9, r25	; 0x09
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	85 83       	std	Z+5, r24	; 0x05
     dc4:	82 ec       	ldi	r24, 0xC2	; 194
     dc6:	86 83       	std	Z+6, r24	; 0x06
     dc8:	83 e0       	ldi	r24, 0x03	; 3
     dca:	87 83       	std	Z+7, r24	; 0x07
     dcc:	08 95       	ret

00000dce <USART1_init>:
     dce:	e0 e2       	ldi	r30, 0x20	; 32
     dd0:	f8 e0       	ldi	r31, 0x08	; 8
     dd2:	81 ea       	ldi	r24, 0xA1	; 161
     dd4:	91 e0       	ldi	r25, 0x01	; 1
     dd6:	80 87       	std	Z+8, r24	; 0x08
     dd8:	91 87       	std	Z+9, r25	; 0x09
     dda:	82 e8       	ldi	r24, 0x82	; 130
     ddc:	86 83       	std	Z+6, r24	; 0x06
     dde:	83 e0       	ldi	r24, 0x03	; 3
     de0:	87 83       	std	Z+7, r24	; 0x07
     de2:	08 95       	ret

00000de4 <USART1_readChar>:
 * If a timeout occurs, it returns a predefined warning.
 * 
 * @return The received character.
 */
char USART1_readChar() {
	USART1.STATUS = USART_RXCIF_bm; // Clear buffer before reading
     de4:	80 e8       	ldi	r24, 0x80	; 128
     de6:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f0824>
	uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
     dea:	88 e8       	ldi	r24, 0x88	; 136
     dec:	93 e1       	ldi	r25, 0x13	; 19
     dee:	a0 e0       	ldi	r26, 0x00	; 0
     df0:	b0 e0       	ldi	r27, 0x00	; 0
	while (!(USART1.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
     df2:	04 c0       	rjmp	.+8      	; 0xdfc <USART1_readChar+0x18>
		if (--timeout_counter == 0) { // Timeout condition
     df4:	01 97       	sbiw	r24, 0x01	; 1
     df6:	a1 09       	sbc	r26, r1
     df8:	b1 09       	sbc	r27, r1
     dfa:	21 f0       	breq	.+8      	; 0xe04 <USART1_readChar+0x20>
 * @return The received character.
 */
char USART1_readChar() {
	USART1.STATUS = USART_RXCIF_bm; // Clear buffer before reading
	uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
	while (!(USART1.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
     dfc:	20 91 24 08 	lds	r18, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f0824>
     e00:	22 23       	and	r18, r18
     e02:	c4 f7       	brge	.-16     	; 0xdf4 <USART1_readChar+0x10>
		if (--timeout_counter == 0) { // Timeout condition
			//Date_Clock.warning = 3; // Set warning if timeout occurs
			break;
		}
	}
	return USART1.RXDATAL; // Return received character
     e04:	80 91 20 08 	lds	r24, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x7f0820>
}
     e08:	08 95       	ret

00000e0a <__divsf3>:
     e0a:	0e 94 19 07 	call	0xe32	; 0xe32 <__divsf3x>
     e0e:	0c 94 fa 07 	jmp	0xff4	; 0xff4 <__fp_round>
     e12:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <__fp_pscB>
     e16:	58 f0       	brcs	.+22     	; 0xe2e <__divsf3+0x24>
     e18:	0e 94 ec 07 	call	0xfd8	; 0xfd8 <__fp_pscA>
     e1c:	40 f0       	brcs	.+16     	; 0xe2e <__divsf3+0x24>
     e1e:	29 f4       	brne	.+10     	; 0xe2a <__divsf3+0x20>
     e20:	5f 3f       	cpi	r21, 0xFF	; 255
     e22:	29 f0       	breq	.+10     	; 0xe2e <__divsf3+0x24>
     e24:	0c 94 e3 07 	jmp	0xfc6	; 0xfc6 <__fp_inf>
     e28:	51 11       	cpse	r21, r1
     e2a:	0c 94 2e 08 	jmp	0x105c	; 0x105c <__fp_szero>
     e2e:	0c 94 e9 07 	jmp	0xfd2	; 0xfd2 <__fp_nan>

00000e32 <__divsf3x>:
     e32:	0e 94 0b 08 	call	0x1016	; 0x1016 <__fp_split3>
     e36:	68 f3       	brcs	.-38     	; 0xe12 <__divsf3+0x8>

00000e38 <__divsf3_pse>:
     e38:	99 23       	and	r25, r25
     e3a:	b1 f3       	breq	.-20     	; 0xe28 <__divsf3+0x1e>
     e3c:	55 23       	and	r21, r21
     e3e:	91 f3       	breq	.-28     	; 0xe24 <__divsf3+0x1a>
     e40:	95 1b       	sub	r25, r21
     e42:	55 0b       	sbc	r21, r21
     e44:	bb 27       	eor	r27, r27
     e46:	aa 27       	eor	r26, r26
     e48:	62 17       	cp	r22, r18
     e4a:	73 07       	cpc	r23, r19
     e4c:	84 07       	cpc	r24, r20
     e4e:	38 f0       	brcs	.+14     	; 0xe5e <__divsf3_pse+0x26>
     e50:	9f 5f       	subi	r25, 0xFF	; 255
     e52:	5f 4f       	sbci	r21, 0xFF	; 255
     e54:	22 0f       	add	r18, r18
     e56:	33 1f       	adc	r19, r19
     e58:	44 1f       	adc	r20, r20
     e5a:	aa 1f       	adc	r26, r26
     e5c:	a9 f3       	breq	.-22     	; 0xe48 <__divsf3_pse+0x10>
     e5e:	35 d0       	rcall	.+106    	; 0xeca <__divsf3_pse+0x92>
     e60:	0e 2e       	mov	r0, r30
     e62:	3a f0       	brmi	.+14     	; 0xe72 <__divsf3_pse+0x3a>
     e64:	e0 e8       	ldi	r30, 0x80	; 128
     e66:	32 d0       	rcall	.+100    	; 0xecc <__divsf3_pse+0x94>
     e68:	91 50       	subi	r25, 0x01	; 1
     e6a:	50 40       	sbci	r21, 0x00	; 0
     e6c:	e6 95       	lsr	r30
     e6e:	00 1c       	adc	r0, r0
     e70:	ca f7       	brpl	.-14     	; 0xe64 <__divsf3_pse+0x2c>
     e72:	2b d0       	rcall	.+86     	; 0xeca <__divsf3_pse+0x92>
     e74:	fe 2f       	mov	r31, r30
     e76:	29 d0       	rcall	.+82     	; 0xeca <__divsf3_pse+0x92>
     e78:	66 0f       	add	r22, r22
     e7a:	77 1f       	adc	r23, r23
     e7c:	88 1f       	adc	r24, r24
     e7e:	bb 1f       	adc	r27, r27
     e80:	26 17       	cp	r18, r22
     e82:	37 07       	cpc	r19, r23
     e84:	48 07       	cpc	r20, r24
     e86:	ab 07       	cpc	r26, r27
     e88:	b0 e8       	ldi	r27, 0x80	; 128
     e8a:	09 f0       	breq	.+2      	; 0xe8e <__divsf3_pse+0x56>
     e8c:	bb 0b       	sbc	r27, r27
     e8e:	80 2d       	mov	r24, r0
     e90:	bf 01       	movw	r22, r30
     e92:	ff 27       	eor	r31, r31
     e94:	93 58       	subi	r25, 0x83	; 131
     e96:	5f 4f       	sbci	r21, 0xFF	; 255
     e98:	3a f0       	brmi	.+14     	; 0xea8 <__divsf3_pse+0x70>
     e9a:	9e 3f       	cpi	r25, 0xFE	; 254
     e9c:	51 05       	cpc	r21, r1
     e9e:	78 f0       	brcs	.+30     	; 0xebe <__divsf3_pse+0x86>
     ea0:	0c 94 e3 07 	jmp	0xfc6	; 0xfc6 <__fp_inf>
     ea4:	0c 94 2e 08 	jmp	0x105c	; 0x105c <__fp_szero>
     ea8:	5f 3f       	cpi	r21, 0xFF	; 255
     eaa:	e4 f3       	brlt	.-8      	; 0xea4 <__divsf3_pse+0x6c>
     eac:	98 3e       	cpi	r25, 0xE8	; 232
     eae:	d4 f3       	brlt	.-12     	; 0xea4 <__divsf3_pse+0x6c>
     eb0:	86 95       	lsr	r24
     eb2:	77 95       	ror	r23
     eb4:	67 95       	ror	r22
     eb6:	b7 95       	ror	r27
     eb8:	f7 95       	ror	r31
     eba:	9f 5f       	subi	r25, 0xFF	; 255
     ebc:	c9 f7       	brne	.-14     	; 0xeb0 <__divsf3_pse+0x78>
     ebe:	88 0f       	add	r24, r24
     ec0:	91 1d       	adc	r25, r1
     ec2:	96 95       	lsr	r25
     ec4:	87 95       	ror	r24
     ec6:	97 f9       	bld	r25, 7
     ec8:	08 95       	ret
     eca:	e1 e0       	ldi	r30, 0x01	; 1
     ecc:	66 0f       	add	r22, r22
     ece:	77 1f       	adc	r23, r23
     ed0:	88 1f       	adc	r24, r24
     ed2:	bb 1f       	adc	r27, r27
     ed4:	62 17       	cp	r22, r18
     ed6:	73 07       	cpc	r23, r19
     ed8:	84 07       	cpc	r24, r20
     eda:	ba 07       	cpc	r27, r26
     edc:	20 f0       	brcs	.+8      	; 0xee6 <__divsf3_pse+0xae>
     ede:	62 1b       	sub	r22, r18
     ee0:	73 0b       	sbc	r23, r19
     ee2:	84 0b       	sbc	r24, r20
     ee4:	ba 0b       	sbc	r27, r26
     ee6:	ee 1f       	adc	r30, r30
     ee8:	88 f7       	brcc	.-30     	; 0xecc <__divsf3_pse+0x94>
     eea:	e0 95       	com	r30
     eec:	08 95       	ret

00000eee <__fixunssfsi>:
     eee:	0e 94 13 08 	call	0x1026	; 0x1026 <__fp_splitA>
     ef2:	88 f0       	brcs	.+34     	; 0xf16 <__fixunssfsi+0x28>
     ef4:	9f 57       	subi	r25, 0x7F	; 127
     ef6:	98 f0       	brcs	.+38     	; 0xf1e <__fixunssfsi+0x30>
     ef8:	b9 2f       	mov	r27, r25
     efa:	99 27       	eor	r25, r25
     efc:	b7 51       	subi	r27, 0x17	; 23
     efe:	b0 f0       	brcs	.+44     	; 0xf2c <__fixunssfsi+0x3e>
     f00:	e1 f0       	breq	.+56     	; 0xf3a <__fixunssfsi+0x4c>
     f02:	66 0f       	add	r22, r22
     f04:	77 1f       	adc	r23, r23
     f06:	88 1f       	adc	r24, r24
     f08:	99 1f       	adc	r25, r25
     f0a:	1a f0       	brmi	.+6      	; 0xf12 <__fixunssfsi+0x24>
     f0c:	ba 95       	dec	r27
     f0e:	c9 f7       	brne	.-14     	; 0xf02 <__fixunssfsi+0x14>
     f10:	14 c0       	rjmp	.+40     	; 0xf3a <__fixunssfsi+0x4c>
     f12:	b1 30       	cpi	r27, 0x01	; 1
     f14:	91 f0       	breq	.+36     	; 0xf3a <__fixunssfsi+0x4c>
     f16:	0e 94 2d 08 	call	0x105a	; 0x105a <__fp_zero>
     f1a:	b1 e0       	ldi	r27, 0x01	; 1
     f1c:	08 95       	ret
     f1e:	0c 94 2d 08 	jmp	0x105a	; 0x105a <__fp_zero>
     f22:	67 2f       	mov	r22, r23
     f24:	78 2f       	mov	r23, r24
     f26:	88 27       	eor	r24, r24
     f28:	b8 5f       	subi	r27, 0xF8	; 248
     f2a:	39 f0       	breq	.+14     	; 0xf3a <__fixunssfsi+0x4c>
     f2c:	b9 3f       	cpi	r27, 0xF9	; 249
     f2e:	cc f3       	brlt	.-14     	; 0xf22 <__fixunssfsi+0x34>
     f30:	86 95       	lsr	r24
     f32:	77 95       	ror	r23
     f34:	67 95       	ror	r22
     f36:	b3 95       	inc	r27
     f38:	d9 f7       	brne	.-10     	; 0xf30 <__fixunssfsi+0x42>
     f3a:	3e f4       	brtc	.+14     	; 0xf4a <__fixunssfsi+0x5c>
     f3c:	90 95       	com	r25
     f3e:	80 95       	com	r24
     f40:	70 95       	com	r23
     f42:	61 95       	neg	r22
     f44:	7f 4f       	sbci	r23, 0xFF	; 255
     f46:	8f 4f       	sbci	r24, 0xFF	; 255
     f48:	9f 4f       	sbci	r25, 0xFF	; 255
     f4a:	08 95       	ret

00000f4c <__floatunsisf>:
     f4c:	e8 94       	clt
     f4e:	09 c0       	rjmp	.+18     	; 0xf62 <__floatsisf+0x12>

00000f50 <__floatsisf>:
     f50:	97 fb       	bst	r25, 7
     f52:	3e f4       	brtc	.+14     	; 0xf62 <__floatsisf+0x12>
     f54:	90 95       	com	r25
     f56:	80 95       	com	r24
     f58:	70 95       	com	r23
     f5a:	61 95       	neg	r22
     f5c:	7f 4f       	sbci	r23, 0xFF	; 255
     f5e:	8f 4f       	sbci	r24, 0xFF	; 255
     f60:	9f 4f       	sbci	r25, 0xFF	; 255
     f62:	99 23       	and	r25, r25
     f64:	a9 f0       	breq	.+42     	; 0xf90 <__floatsisf+0x40>
     f66:	f9 2f       	mov	r31, r25
     f68:	96 e9       	ldi	r25, 0x96	; 150
     f6a:	bb 27       	eor	r27, r27
     f6c:	93 95       	inc	r25
     f6e:	f6 95       	lsr	r31
     f70:	87 95       	ror	r24
     f72:	77 95       	ror	r23
     f74:	67 95       	ror	r22
     f76:	b7 95       	ror	r27
     f78:	f1 11       	cpse	r31, r1
     f7a:	f8 cf       	rjmp	.-16     	; 0xf6c <__floatsisf+0x1c>
     f7c:	fa f4       	brpl	.+62     	; 0xfbc <__floatsisf+0x6c>
     f7e:	bb 0f       	add	r27, r27
     f80:	11 f4       	brne	.+4      	; 0xf86 <__floatsisf+0x36>
     f82:	60 ff       	sbrs	r22, 0
     f84:	1b c0       	rjmp	.+54     	; 0xfbc <__floatsisf+0x6c>
     f86:	6f 5f       	subi	r22, 0xFF	; 255
     f88:	7f 4f       	sbci	r23, 0xFF	; 255
     f8a:	8f 4f       	sbci	r24, 0xFF	; 255
     f8c:	9f 4f       	sbci	r25, 0xFF	; 255
     f8e:	16 c0       	rjmp	.+44     	; 0xfbc <__floatsisf+0x6c>
     f90:	88 23       	and	r24, r24
     f92:	11 f0       	breq	.+4      	; 0xf98 <__floatsisf+0x48>
     f94:	96 e9       	ldi	r25, 0x96	; 150
     f96:	11 c0       	rjmp	.+34     	; 0xfba <__floatsisf+0x6a>
     f98:	77 23       	and	r23, r23
     f9a:	21 f0       	breq	.+8      	; 0xfa4 <__floatsisf+0x54>
     f9c:	9e e8       	ldi	r25, 0x8E	; 142
     f9e:	87 2f       	mov	r24, r23
     fa0:	76 2f       	mov	r23, r22
     fa2:	05 c0       	rjmp	.+10     	; 0xfae <__floatsisf+0x5e>
     fa4:	66 23       	and	r22, r22
     fa6:	71 f0       	breq	.+28     	; 0xfc4 <__floatsisf+0x74>
     fa8:	96 e8       	ldi	r25, 0x86	; 134
     faa:	86 2f       	mov	r24, r22
     fac:	70 e0       	ldi	r23, 0x00	; 0
     fae:	60 e0       	ldi	r22, 0x00	; 0
     fb0:	2a f0       	brmi	.+10     	; 0xfbc <__floatsisf+0x6c>
     fb2:	9a 95       	dec	r25
     fb4:	66 0f       	add	r22, r22
     fb6:	77 1f       	adc	r23, r23
     fb8:	88 1f       	adc	r24, r24
     fba:	da f7       	brpl	.-10     	; 0xfb2 <__floatsisf+0x62>
     fbc:	88 0f       	add	r24, r24
     fbe:	96 95       	lsr	r25
     fc0:	87 95       	ror	r24
     fc2:	97 f9       	bld	r25, 7
     fc4:	08 95       	ret

00000fc6 <__fp_inf>:
     fc6:	97 f9       	bld	r25, 7
     fc8:	9f 67       	ori	r25, 0x7F	; 127
     fca:	80 e8       	ldi	r24, 0x80	; 128
     fcc:	70 e0       	ldi	r23, 0x00	; 0
     fce:	60 e0       	ldi	r22, 0x00	; 0
     fd0:	08 95       	ret

00000fd2 <__fp_nan>:
     fd2:	9f ef       	ldi	r25, 0xFF	; 255
     fd4:	80 ec       	ldi	r24, 0xC0	; 192
     fd6:	08 95       	ret

00000fd8 <__fp_pscA>:
     fd8:	00 24       	eor	r0, r0
     fda:	0a 94       	dec	r0
     fdc:	16 16       	cp	r1, r22
     fde:	17 06       	cpc	r1, r23
     fe0:	18 06       	cpc	r1, r24
     fe2:	09 06       	cpc	r0, r25
     fe4:	08 95       	ret

00000fe6 <__fp_pscB>:
     fe6:	00 24       	eor	r0, r0
     fe8:	0a 94       	dec	r0
     fea:	12 16       	cp	r1, r18
     fec:	13 06       	cpc	r1, r19
     fee:	14 06       	cpc	r1, r20
     ff0:	05 06       	cpc	r0, r21
     ff2:	08 95       	ret

00000ff4 <__fp_round>:
     ff4:	09 2e       	mov	r0, r25
     ff6:	03 94       	inc	r0
     ff8:	00 0c       	add	r0, r0
     ffa:	11 f4       	brne	.+4      	; 0x1000 <__fp_round+0xc>
     ffc:	88 23       	and	r24, r24
     ffe:	52 f0       	brmi	.+20     	; 0x1014 <__fp_round+0x20>
    1000:	bb 0f       	add	r27, r27
    1002:	40 f4       	brcc	.+16     	; 0x1014 <__fp_round+0x20>
    1004:	bf 2b       	or	r27, r31
    1006:	11 f4       	brne	.+4      	; 0x100c <__fp_round+0x18>
    1008:	60 ff       	sbrs	r22, 0
    100a:	04 c0       	rjmp	.+8      	; 0x1014 <__fp_round+0x20>
    100c:	6f 5f       	subi	r22, 0xFF	; 255
    100e:	7f 4f       	sbci	r23, 0xFF	; 255
    1010:	8f 4f       	sbci	r24, 0xFF	; 255
    1012:	9f 4f       	sbci	r25, 0xFF	; 255
    1014:	08 95       	ret

00001016 <__fp_split3>:
    1016:	57 fd       	sbrc	r21, 7
    1018:	90 58       	subi	r25, 0x80	; 128
    101a:	44 0f       	add	r20, r20
    101c:	55 1f       	adc	r21, r21
    101e:	59 f0       	breq	.+22     	; 0x1036 <__fp_splitA+0x10>
    1020:	5f 3f       	cpi	r21, 0xFF	; 255
    1022:	71 f0       	breq	.+28     	; 0x1040 <__fp_splitA+0x1a>
    1024:	47 95       	ror	r20

00001026 <__fp_splitA>:
    1026:	88 0f       	add	r24, r24
    1028:	97 fb       	bst	r25, 7
    102a:	99 1f       	adc	r25, r25
    102c:	61 f0       	breq	.+24     	; 0x1046 <__fp_splitA+0x20>
    102e:	9f 3f       	cpi	r25, 0xFF	; 255
    1030:	79 f0       	breq	.+30     	; 0x1050 <__fp_splitA+0x2a>
    1032:	87 95       	ror	r24
    1034:	08 95       	ret
    1036:	12 16       	cp	r1, r18
    1038:	13 06       	cpc	r1, r19
    103a:	14 06       	cpc	r1, r20
    103c:	55 1f       	adc	r21, r21
    103e:	f2 cf       	rjmp	.-28     	; 0x1024 <__fp_split3+0xe>
    1040:	46 95       	lsr	r20
    1042:	f1 df       	rcall	.-30     	; 0x1026 <__fp_splitA>
    1044:	08 c0       	rjmp	.+16     	; 0x1056 <__fp_splitA+0x30>
    1046:	16 16       	cp	r1, r22
    1048:	17 06       	cpc	r1, r23
    104a:	18 06       	cpc	r1, r24
    104c:	99 1f       	adc	r25, r25
    104e:	f1 cf       	rjmp	.-30     	; 0x1032 <__fp_splitA+0xc>
    1050:	86 95       	lsr	r24
    1052:	71 05       	cpc	r23, r1
    1054:	61 05       	cpc	r22, r1
    1056:	08 94       	sec
    1058:	08 95       	ret

0000105a <__fp_zero>:
    105a:	e8 94       	clt

0000105c <__fp_szero>:
    105c:	bb 27       	eor	r27, r27
    105e:	66 27       	eor	r22, r22
    1060:	77 27       	eor	r23, r23
    1062:	cb 01       	movw	r24, r22
    1064:	97 f9       	bld	r25, 7
    1066:	08 95       	ret

00001068 <__mulsf3>:
    1068:	0e 94 47 08 	call	0x108e	; 0x108e <__mulsf3x>
    106c:	0c 94 fa 07 	jmp	0xff4	; 0xff4 <__fp_round>
    1070:	0e 94 ec 07 	call	0xfd8	; 0xfd8 <__fp_pscA>
    1074:	38 f0       	brcs	.+14     	; 0x1084 <__mulsf3+0x1c>
    1076:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <__fp_pscB>
    107a:	20 f0       	brcs	.+8      	; 0x1084 <__mulsf3+0x1c>
    107c:	95 23       	and	r25, r21
    107e:	11 f0       	breq	.+4      	; 0x1084 <__mulsf3+0x1c>
    1080:	0c 94 e3 07 	jmp	0xfc6	; 0xfc6 <__fp_inf>
    1084:	0c 94 e9 07 	jmp	0xfd2	; 0xfd2 <__fp_nan>
    1088:	11 24       	eor	r1, r1
    108a:	0c 94 2e 08 	jmp	0x105c	; 0x105c <__fp_szero>

0000108e <__mulsf3x>:
    108e:	0e 94 0b 08 	call	0x1016	; 0x1016 <__fp_split3>
    1092:	70 f3       	brcs	.-36     	; 0x1070 <__mulsf3+0x8>

00001094 <__mulsf3_pse>:
    1094:	95 9f       	mul	r25, r21
    1096:	c1 f3       	breq	.-16     	; 0x1088 <__mulsf3+0x20>
    1098:	95 0f       	add	r25, r21
    109a:	50 e0       	ldi	r21, 0x00	; 0
    109c:	55 1f       	adc	r21, r21
    109e:	62 9f       	mul	r22, r18
    10a0:	f0 01       	movw	r30, r0
    10a2:	72 9f       	mul	r23, r18
    10a4:	bb 27       	eor	r27, r27
    10a6:	f0 0d       	add	r31, r0
    10a8:	b1 1d       	adc	r27, r1
    10aa:	63 9f       	mul	r22, r19
    10ac:	aa 27       	eor	r26, r26
    10ae:	f0 0d       	add	r31, r0
    10b0:	b1 1d       	adc	r27, r1
    10b2:	aa 1f       	adc	r26, r26
    10b4:	64 9f       	mul	r22, r20
    10b6:	66 27       	eor	r22, r22
    10b8:	b0 0d       	add	r27, r0
    10ba:	a1 1d       	adc	r26, r1
    10bc:	66 1f       	adc	r22, r22
    10be:	82 9f       	mul	r24, r18
    10c0:	22 27       	eor	r18, r18
    10c2:	b0 0d       	add	r27, r0
    10c4:	a1 1d       	adc	r26, r1
    10c6:	62 1f       	adc	r22, r18
    10c8:	73 9f       	mul	r23, r19
    10ca:	b0 0d       	add	r27, r0
    10cc:	a1 1d       	adc	r26, r1
    10ce:	62 1f       	adc	r22, r18
    10d0:	83 9f       	mul	r24, r19
    10d2:	a0 0d       	add	r26, r0
    10d4:	61 1d       	adc	r22, r1
    10d6:	22 1f       	adc	r18, r18
    10d8:	74 9f       	mul	r23, r20
    10da:	33 27       	eor	r19, r19
    10dc:	a0 0d       	add	r26, r0
    10de:	61 1d       	adc	r22, r1
    10e0:	23 1f       	adc	r18, r19
    10e2:	84 9f       	mul	r24, r20
    10e4:	60 0d       	add	r22, r0
    10e6:	21 1d       	adc	r18, r1
    10e8:	82 2f       	mov	r24, r18
    10ea:	76 2f       	mov	r23, r22
    10ec:	6a 2f       	mov	r22, r26
    10ee:	11 24       	eor	r1, r1
    10f0:	9f 57       	subi	r25, 0x7F	; 127
    10f2:	50 40       	sbci	r21, 0x00	; 0
    10f4:	9a f0       	brmi	.+38     	; 0x111c <__mulsf3_pse+0x88>
    10f6:	f1 f0       	breq	.+60     	; 0x1134 <__mulsf3_pse+0xa0>
    10f8:	88 23       	and	r24, r24
    10fa:	4a f0       	brmi	.+18     	; 0x110e <__mulsf3_pse+0x7a>
    10fc:	ee 0f       	add	r30, r30
    10fe:	ff 1f       	adc	r31, r31
    1100:	bb 1f       	adc	r27, r27
    1102:	66 1f       	adc	r22, r22
    1104:	77 1f       	adc	r23, r23
    1106:	88 1f       	adc	r24, r24
    1108:	91 50       	subi	r25, 0x01	; 1
    110a:	50 40       	sbci	r21, 0x00	; 0
    110c:	a9 f7       	brne	.-22     	; 0x10f8 <__mulsf3_pse+0x64>
    110e:	9e 3f       	cpi	r25, 0xFE	; 254
    1110:	51 05       	cpc	r21, r1
    1112:	80 f0       	brcs	.+32     	; 0x1134 <__mulsf3_pse+0xa0>
    1114:	0c 94 e3 07 	jmp	0xfc6	; 0xfc6 <__fp_inf>
    1118:	0c 94 2e 08 	jmp	0x105c	; 0x105c <__fp_szero>
    111c:	5f 3f       	cpi	r21, 0xFF	; 255
    111e:	e4 f3       	brlt	.-8      	; 0x1118 <__mulsf3_pse+0x84>
    1120:	98 3e       	cpi	r25, 0xE8	; 232
    1122:	d4 f3       	brlt	.-12     	; 0x1118 <__mulsf3_pse+0x84>
    1124:	86 95       	lsr	r24
    1126:	77 95       	ror	r23
    1128:	67 95       	ror	r22
    112a:	b7 95       	ror	r27
    112c:	f7 95       	ror	r31
    112e:	e7 95       	ror	r30
    1130:	9f 5f       	subi	r25, 0xFF	; 255
    1132:	c1 f7       	brne	.-16     	; 0x1124 <__mulsf3_pse+0x90>
    1134:	fe 2b       	or	r31, r30
    1136:	88 0f       	add	r24, r24
    1138:	91 1d       	adc	r25, r1
    113a:	96 95       	lsr	r25
    113c:	87 95       	ror	r24
    113e:	97 f9       	bld	r25, 7
    1140:	08 95       	ret

00001142 <__divmodhi4>:
    1142:	97 fb       	bst	r25, 7
    1144:	07 2e       	mov	r0, r23
    1146:	16 f4       	brtc	.+4      	; 0x114c <__divmodhi4+0xa>
    1148:	00 94       	com	r0
    114a:	07 d0       	rcall	.+14     	; 0x115a <__divmodhi4_neg1>
    114c:	77 fd       	sbrc	r23, 7
    114e:	09 d0       	rcall	.+18     	; 0x1162 <__divmodhi4_neg2>
    1150:	0e 94 48 09 	call	0x1290	; 0x1290 <__udivmodhi4>
    1154:	07 fc       	sbrc	r0, 7
    1156:	05 d0       	rcall	.+10     	; 0x1162 <__divmodhi4_neg2>
    1158:	3e f4       	brtc	.+14     	; 0x1168 <__divmodhi4_exit>

0000115a <__divmodhi4_neg1>:
    115a:	90 95       	com	r25
    115c:	81 95       	neg	r24
    115e:	9f 4f       	sbci	r25, 0xFF	; 255
    1160:	08 95       	ret

00001162 <__divmodhi4_neg2>:
    1162:	70 95       	com	r23
    1164:	61 95       	neg	r22
    1166:	7f 4f       	sbci	r23, 0xFF	; 255

00001168 <__divmodhi4_exit>:
    1168:	08 95       	ret

0000116a <__udivmodsi4>:
    116a:	a1 e2       	ldi	r26, 0x21	; 33
    116c:	1a 2e       	mov	r1, r26
    116e:	aa 1b       	sub	r26, r26
    1170:	bb 1b       	sub	r27, r27
    1172:	fd 01       	movw	r30, r26
    1174:	0d c0       	rjmp	.+26     	; 0x1190 <__udivmodsi4_ep>

00001176 <__udivmodsi4_loop>:
    1176:	aa 1f       	adc	r26, r26
    1178:	bb 1f       	adc	r27, r27
    117a:	ee 1f       	adc	r30, r30
    117c:	ff 1f       	adc	r31, r31
    117e:	a2 17       	cp	r26, r18
    1180:	b3 07       	cpc	r27, r19
    1182:	e4 07       	cpc	r30, r20
    1184:	f5 07       	cpc	r31, r21
    1186:	20 f0       	brcs	.+8      	; 0x1190 <__udivmodsi4_ep>
    1188:	a2 1b       	sub	r26, r18
    118a:	b3 0b       	sbc	r27, r19
    118c:	e4 0b       	sbc	r30, r20
    118e:	f5 0b       	sbc	r31, r21

00001190 <__udivmodsi4_ep>:
    1190:	66 1f       	adc	r22, r22
    1192:	77 1f       	adc	r23, r23
    1194:	88 1f       	adc	r24, r24
    1196:	99 1f       	adc	r25, r25
    1198:	1a 94       	dec	r1
    119a:	69 f7       	brne	.-38     	; 0x1176 <__udivmodsi4_loop>
    119c:	60 95       	com	r22
    119e:	70 95       	com	r23
    11a0:	80 95       	com	r24
    11a2:	90 95       	com	r25
    11a4:	9b 01       	movw	r18, r22
    11a6:	ac 01       	movw	r20, r24
    11a8:	bd 01       	movw	r22, r26
    11aa:	cf 01       	movw	r24, r30
    11ac:	08 95       	ret

000011ae <__divmodsi4>:
    11ae:	05 2e       	mov	r0, r21
    11b0:	97 fb       	bst	r25, 7
    11b2:	1e f4       	brtc	.+6      	; 0x11ba <__divmodsi4+0xc>
    11b4:	00 94       	com	r0
    11b6:	0e 94 ee 08 	call	0x11dc	; 0x11dc <__negsi2>
    11ba:	57 fd       	sbrc	r21, 7
    11bc:	07 d0       	rcall	.+14     	; 0x11cc <__divmodsi4_neg2>
    11be:	0e 94 b5 08 	call	0x116a	; 0x116a <__udivmodsi4>
    11c2:	07 fc       	sbrc	r0, 7
    11c4:	03 d0       	rcall	.+6      	; 0x11cc <__divmodsi4_neg2>
    11c6:	4e f4       	brtc	.+18     	; 0x11da <__divmodsi4_exit>
    11c8:	0c 94 ee 08 	jmp	0x11dc	; 0x11dc <__negsi2>

000011cc <__divmodsi4_neg2>:
    11cc:	50 95       	com	r21
    11ce:	40 95       	com	r20
    11d0:	30 95       	com	r19
    11d2:	21 95       	neg	r18
    11d4:	3f 4f       	sbci	r19, 0xFF	; 255
    11d6:	4f 4f       	sbci	r20, 0xFF	; 255
    11d8:	5f 4f       	sbci	r21, 0xFF	; 255

000011da <__divmodsi4_exit>:
    11da:	08 95       	ret

000011dc <__negsi2>:
    11dc:	90 95       	com	r25
    11de:	80 95       	com	r24
    11e0:	70 95       	com	r23
    11e2:	61 95       	neg	r22
    11e4:	7f 4f       	sbci	r23, 0xFF	; 255
    11e6:	8f 4f       	sbci	r24, 0xFF	; 255
    11e8:	9f 4f       	sbci	r25, 0xFF	; 255
    11ea:	08 95       	ret

000011ec <__umulhisi3>:
    11ec:	a2 9f       	mul	r26, r18
    11ee:	b0 01       	movw	r22, r0
    11f0:	b3 9f       	mul	r27, r19
    11f2:	c0 01       	movw	r24, r0
    11f4:	a3 9f       	mul	r26, r19
    11f6:	70 0d       	add	r23, r0
    11f8:	81 1d       	adc	r24, r1
    11fa:	11 24       	eor	r1, r1
    11fc:	91 1d       	adc	r25, r1
    11fe:	b2 9f       	mul	r27, r18
    1200:	70 0d       	add	r23, r0
    1202:	81 1d       	adc	r24, r1
    1204:	11 24       	eor	r1, r1
    1206:	91 1d       	adc	r25, r1
    1208:	08 95       	ret

0000120a <__ashldi3>:
    120a:	0f 93       	push	r16
    120c:	08 30       	cpi	r16, 0x08	; 8
    120e:	90 f0       	brcs	.+36     	; 0x1234 <__ashldi3+0x2a>
    1210:	98 2f       	mov	r25, r24
    1212:	87 2f       	mov	r24, r23
    1214:	76 2f       	mov	r23, r22
    1216:	65 2f       	mov	r22, r21
    1218:	54 2f       	mov	r21, r20
    121a:	43 2f       	mov	r20, r19
    121c:	32 2f       	mov	r19, r18
    121e:	22 27       	eor	r18, r18
    1220:	08 50       	subi	r16, 0x08	; 8
    1222:	f4 cf       	rjmp	.-24     	; 0x120c <__ashldi3+0x2>
    1224:	22 0f       	add	r18, r18
    1226:	33 1f       	adc	r19, r19
    1228:	44 1f       	adc	r20, r20
    122a:	55 1f       	adc	r21, r21
    122c:	66 1f       	adc	r22, r22
    122e:	77 1f       	adc	r23, r23
    1230:	88 1f       	adc	r24, r24
    1232:	99 1f       	adc	r25, r25
    1234:	0a 95       	dec	r16
    1236:	b2 f7       	brpl	.-20     	; 0x1224 <__ashldi3+0x1a>
    1238:	0f 91       	pop	r16
    123a:	08 95       	ret

0000123c <__ashrdi3>:
    123c:	97 fb       	bst	r25, 7
    123e:	10 f8       	bld	r1, 0

00001240 <__lshrdi3>:
    1240:	16 94       	lsr	r1
    1242:	00 08       	sbc	r0, r0
    1244:	0f 93       	push	r16
    1246:	08 30       	cpi	r16, 0x08	; 8
    1248:	98 f0       	brcs	.+38     	; 0x1270 <__lshrdi3+0x30>
    124a:	08 50       	subi	r16, 0x08	; 8
    124c:	23 2f       	mov	r18, r19
    124e:	34 2f       	mov	r19, r20
    1250:	45 2f       	mov	r20, r21
    1252:	56 2f       	mov	r21, r22
    1254:	67 2f       	mov	r22, r23
    1256:	78 2f       	mov	r23, r24
    1258:	89 2f       	mov	r24, r25
    125a:	90 2d       	mov	r25, r0
    125c:	f4 cf       	rjmp	.-24     	; 0x1246 <__lshrdi3+0x6>
    125e:	05 94       	asr	r0
    1260:	97 95       	ror	r25
    1262:	87 95       	ror	r24
    1264:	77 95       	ror	r23
    1266:	67 95       	ror	r22
    1268:	57 95       	ror	r21
    126a:	47 95       	ror	r20
    126c:	37 95       	ror	r19
    126e:	27 95       	ror	r18
    1270:	0a 95       	dec	r16
    1272:	aa f7       	brpl	.-22     	; 0x125e <__lshrdi3+0x1e>
    1274:	0f 91       	pop	r16
    1276:	08 95       	ret

00001278 <__cmpdi2_s8>:
    1278:	00 24       	eor	r0, r0
    127a:	a7 fd       	sbrc	r26, 7
    127c:	00 94       	com	r0
    127e:	2a 17       	cp	r18, r26
    1280:	30 05       	cpc	r19, r0
    1282:	40 05       	cpc	r20, r0
    1284:	50 05       	cpc	r21, r0
    1286:	60 05       	cpc	r22, r0
    1288:	70 05       	cpc	r23, r0
    128a:	80 05       	cpc	r24, r0
    128c:	90 05       	cpc	r25, r0
    128e:	08 95       	ret

00001290 <__udivmodhi4>:
    1290:	aa 1b       	sub	r26, r26
    1292:	bb 1b       	sub	r27, r27
    1294:	51 e1       	ldi	r21, 0x11	; 17
    1296:	07 c0       	rjmp	.+14     	; 0x12a6 <__udivmodhi4_ep>

00001298 <__udivmodhi4_loop>:
    1298:	aa 1f       	adc	r26, r26
    129a:	bb 1f       	adc	r27, r27
    129c:	a6 17       	cp	r26, r22
    129e:	b7 07       	cpc	r27, r23
    12a0:	10 f0       	brcs	.+4      	; 0x12a6 <__udivmodhi4_ep>
    12a2:	a6 1b       	sub	r26, r22
    12a4:	b7 0b       	sbc	r27, r23

000012a6 <__udivmodhi4_ep>:
    12a6:	88 1f       	adc	r24, r24
    12a8:	99 1f       	adc	r25, r25
    12aa:	5a 95       	dec	r21
    12ac:	a9 f7       	brne	.-22     	; 0x1298 <__udivmodhi4_loop>
    12ae:	80 95       	com	r24
    12b0:	90 95       	com	r25
    12b2:	bc 01       	movw	r22, r24
    12b4:	cd 01       	movw	r24, r26
    12b6:	08 95       	ret

000012b8 <strtol>:
    12b8:	a0 e0       	ldi	r26, 0x00	; 0
    12ba:	b0 e0       	ldi	r27, 0x00	; 0
    12bc:	e2 e6       	ldi	r30, 0x62	; 98
    12be:	f9 e0       	ldi	r31, 0x09	; 9
    12c0:	0c 94 75 0d 	jmp	0x1aea	; 0x1aea <__prologue_saves__+0x2>
    12c4:	5c 01       	movw	r10, r24
    12c6:	6b 01       	movw	r12, r22
    12c8:	7a 01       	movw	r14, r20
    12ca:	61 15       	cp	r22, r1
    12cc:	71 05       	cpc	r23, r1
    12ce:	19 f0       	breq	.+6      	; 0x12d6 <strtol+0x1e>
    12d0:	fb 01       	movw	r30, r22
    12d2:	80 83       	st	Z, r24
    12d4:	91 83       	std	Z+1, r25	; 0x01
    12d6:	e1 14       	cp	r14, r1
    12d8:	f1 04       	cpc	r15, r1
    12da:	29 f0       	breq	.+10     	; 0x12e6 <strtol+0x2e>
    12dc:	c7 01       	movw	r24, r14
    12de:	02 97       	sbiw	r24, 0x02	; 2
    12e0:	83 97       	sbiw	r24, 0x23	; 35
    12e2:	08 f0       	brcs	.+2      	; 0x12e6 <strtol+0x2e>
    12e4:	e5 c0       	rjmp	.+458    	; 0x14b0 <strtol+0x1f8>
    12e6:	e5 01       	movw	r28, r10
    12e8:	21 96       	adiw	r28, 0x01	; 1
    12ea:	f5 01       	movw	r30, r10
    12ec:	10 81       	ld	r17, Z
    12ee:	81 2f       	mov	r24, r17
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	0e 94 72 0a 	call	0x14e4	; 0x14e4 <isspace>
    12f6:	89 2b       	or	r24, r25
    12f8:	11 f0       	breq	.+4      	; 0x12fe <strtol+0x46>
    12fa:	5e 01       	movw	r10, r28
    12fc:	f4 cf       	rjmp	.-24     	; 0x12e6 <strtol+0x2e>
    12fe:	1d 32       	cpi	r17, 0x2D	; 45
    1300:	29 f4       	brne	.+10     	; 0x130c <strtol+0x54>
    1302:	21 96       	adiw	r28, 0x01	; 1
    1304:	f5 01       	movw	r30, r10
    1306:	11 81       	ldd	r17, Z+1	; 0x01
    1308:	01 e0       	ldi	r16, 0x01	; 1
    130a:	07 c0       	rjmp	.+14     	; 0x131a <strtol+0x62>
    130c:	1b 32       	cpi	r17, 0x2B	; 43
    130e:	21 f4       	brne	.+8      	; 0x1318 <strtol+0x60>
    1310:	e5 01       	movw	r28, r10
    1312:	22 96       	adiw	r28, 0x02	; 2
    1314:	f5 01       	movw	r30, r10
    1316:	11 81       	ldd	r17, Z+1	; 0x01
    1318:	00 e0       	ldi	r16, 0x00	; 0
    131a:	e1 14       	cp	r14, r1
    131c:	f1 04       	cpc	r15, r1
    131e:	09 f1       	breq	.+66     	; 0x1362 <strtol+0xaa>
    1320:	f0 e1       	ldi	r31, 0x10	; 16
    1322:	ef 16       	cp	r14, r31
    1324:	f1 04       	cpc	r15, r1
    1326:	29 f4       	brne	.+10     	; 0x1332 <strtol+0x7a>
    1328:	3f c0       	rjmp	.+126    	; 0x13a8 <strtol+0xf0>
    132a:	10 e3       	ldi	r17, 0x30	; 48
    132c:	e1 14       	cp	r14, r1
    132e:	f1 04       	cpc	r15, r1
    1330:	21 f1       	breq	.+72     	; 0x137a <strtol+0xc2>
    1332:	28 e0       	ldi	r18, 0x08	; 8
    1334:	e2 16       	cp	r14, r18
    1336:	f1 04       	cpc	r15, r1
    1338:	01 f1       	breq	.+64     	; 0x137a <strtol+0xc2>
    133a:	54 f4       	brge	.+20     	; 0x1350 <strtol+0x98>
    133c:	e2 e0       	ldi	r30, 0x02	; 2
    133e:	ee 16       	cp	r14, r30
    1340:	f1 04       	cpc	r15, r1
    1342:	21 f5       	brne	.+72     	; 0x138c <strtol+0xd4>
    1344:	81 2c       	mov	r8, r1
    1346:	91 2c       	mov	r9, r1
    1348:	a1 2c       	mov	r10, r1
    134a:	b0 e4       	ldi	r27, 0x40	; 64
    134c:	bb 2e       	mov	r11, r27
    134e:	3e c0       	rjmp	.+124    	; 0x13cc <strtol+0x114>
    1350:	fa e0       	ldi	r31, 0x0A	; 10
    1352:	ef 16       	cp	r14, r31
    1354:	f1 04       	cpc	r15, r1
    1356:	39 f0       	breq	.+14     	; 0x1366 <strtol+0xae>
    1358:	20 e1       	ldi	r18, 0x10	; 16
    135a:	e2 16       	cp	r14, r18
    135c:	f1 04       	cpc	r15, r1
    135e:	b1 f4       	brne	.+44     	; 0x138c <strtol+0xd4>
    1360:	30 c0       	rjmp	.+96     	; 0x13c2 <strtol+0x10a>
    1362:	10 33       	cpi	r17, 0x30	; 48
    1364:	19 f1       	breq	.+70     	; 0x13ac <strtol+0xf4>
    1366:	fa e0       	ldi	r31, 0x0A	; 10
    1368:	ef 2e       	mov	r14, r31
    136a:	f1 2c       	mov	r15, r1
    136c:	ac ec       	ldi	r26, 0xCC	; 204
    136e:	8a 2e       	mov	r8, r26
    1370:	98 2c       	mov	r9, r8
    1372:	a8 2c       	mov	r10, r8
    1374:	ac e0       	ldi	r26, 0x0C	; 12
    1376:	ba 2e       	mov	r11, r26
    1378:	29 c0       	rjmp	.+82     	; 0x13cc <strtol+0x114>
    137a:	78 e0       	ldi	r23, 0x08	; 8
    137c:	e7 2e       	mov	r14, r23
    137e:	f1 2c       	mov	r15, r1
    1380:	81 2c       	mov	r8, r1
    1382:	91 2c       	mov	r9, r1
    1384:	a1 2c       	mov	r10, r1
    1386:	e0 e1       	ldi	r30, 0x10	; 16
    1388:	be 2e       	mov	r11, r30
    138a:	20 c0       	rjmp	.+64     	; 0x13cc <strtol+0x114>
    138c:	60 e0       	ldi	r22, 0x00	; 0
    138e:	70 e0       	ldi	r23, 0x00	; 0
    1390:	80 e0       	ldi	r24, 0x00	; 0
    1392:	90 e8       	ldi	r25, 0x80	; 128
    1394:	97 01       	movw	r18, r14
    1396:	0f 2c       	mov	r0, r15
    1398:	00 0c       	add	r0, r0
    139a:	44 0b       	sbc	r20, r20
    139c:	55 0b       	sbc	r21, r21
    139e:	0e 94 b5 08 	call	0x116a	; 0x116a <__udivmodsi4>
    13a2:	49 01       	movw	r8, r18
    13a4:	5a 01       	movw	r10, r20
    13a6:	12 c0       	rjmp	.+36     	; 0x13cc <strtol+0x114>
    13a8:	10 33       	cpi	r17, 0x30	; 48
    13aa:	59 f4       	brne	.+22     	; 0x13c2 <strtol+0x10a>
    13ac:	88 81       	ld	r24, Y
    13ae:	8f 7d       	andi	r24, 0xDF	; 223
    13b0:	88 35       	cpi	r24, 0x58	; 88
    13b2:	09 f0       	breq	.+2      	; 0x13b6 <strtol+0xfe>
    13b4:	ba cf       	rjmp	.-140    	; 0x132a <strtol+0x72>
    13b6:	19 81       	ldd	r17, Y+1	; 0x01
    13b8:	22 96       	adiw	r28, 0x02	; 2
    13ba:	02 60       	ori	r16, 0x02	; 2
    13bc:	80 e1       	ldi	r24, 0x10	; 16
    13be:	e8 2e       	mov	r14, r24
    13c0:	f1 2c       	mov	r15, r1
    13c2:	81 2c       	mov	r8, r1
    13c4:	91 2c       	mov	r9, r1
    13c6:	a1 2c       	mov	r10, r1
    13c8:	68 e0       	ldi	r22, 0x08	; 8
    13ca:	b6 2e       	mov	r11, r22
    13cc:	40 e0       	ldi	r20, 0x00	; 0
    13ce:	60 e0       	ldi	r22, 0x00	; 0
    13d0:	70 e0       	ldi	r23, 0x00	; 0
    13d2:	cb 01       	movw	r24, r22
    13d4:	27 01       	movw	r4, r14
    13d6:	0f 2c       	mov	r0, r15
    13d8:	00 0c       	add	r0, r0
    13da:	66 08       	sbc	r6, r6
    13dc:	77 08       	sbc	r7, r7
    13de:	fe 01       	movw	r30, r28
    13e0:	50 ed       	ldi	r21, 0xD0	; 208
    13e2:	35 2e       	mov	r3, r21
    13e4:	31 0e       	add	r3, r17
    13e6:	29 e0       	ldi	r18, 0x09	; 9
    13e8:	23 15       	cp	r18, r3
    13ea:	70 f4       	brcc	.+28     	; 0x1408 <strtol+0x150>
    13ec:	2f eb       	ldi	r18, 0xBF	; 191
    13ee:	21 0f       	add	r18, r17
    13f0:	2a 31       	cpi	r18, 0x1A	; 26
    13f2:	18 f4       	brcc	.+6      	; 0x13fa <strtol+0x142>
    13f4:	39 ec       	ldi	r19, 0xC9	; 201
    13f6:	33 2e       	mov	r3, r19
    13f8:	06 c0       	rjmp	.+12     	; 0x1406 <strtol+0x14e>
    13fa:	2f e9       	ldi	r18, 0x9F	; 159
    13fc:	21 0f       	add	r18, r17
    13fe:	2a 31       	cpi	r18, 0x1A	; 26
    1400:	18 f5       	brcc	.+70     	; 0x1448 <strtol+0x190>
    1402:	29 ea       	ldi	r18, 0xA9	; 169
    1404:	32 2e       	mov	r3, r18
    1406:	31 0e       	add	r3, r17
    1408:	23 2d       	mov	r18, r3
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	2e 15       	cp	r18, r14
    140e:	3f 05       	cpc	r19, r15
    1410:	dc f4       	brge	.+54     	; 0x1448 <strtol+0x190>
    1412:	47 fd       	sbrc	r20, 7
    1414:	16 c0       	rjmp	.+44     	; 0x1442 <strtol+0x18a>
    1416:	86 16       	cp	r8, r22
    1418:	97 06       	cpc	r9, r23
    141a:	a8 06       	cpc	r10, r24
    141c:	b9 06       	cpc	r11, r25
    141e:	70 f0       	brcs	.+28     	; 0x143c <strtol+0x184>
    1420:	a3 01       	movw	r20, r6
    1422:	92 01       	movw	r18, r4
    1424:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <__mulsi3>
    1428:	63 0d       	add	r22, r3
    142a:	71 1d       	adc	r23, r1
    142c:	81 1d       	adc	r24, r1
    142e:	91 1d       	adc	r25, r1
    1430:	61 30       	cpi	r22, 0x01	; 1
    1432:	71 05       	cpc	r23, r1
    1434:	81 05       	cpc	r24, r1
    1436:	20 e8       	ldi	r18, 0x80	; 128
    1438:	92 07       	cpc	r25, r18
    143a:	10 f0       	brcs	.+4      	; 0x1440 <strtol+0x188>
    143c:	4f ef       	ldi	r20, 0xFF	; 255
    143e:	01 c0       	rjmp	.+2      	; 0x1442 <strtol+0x18a>
    1440:	41 e0       	ldi	r20, 0x01	; 1
    1442:	21 96       	adiw	r28, 0x01	; 1
    1444:	10 81       	ld	r17, Z
    1446:	cb cf       	rjmp	.-106    	; 0x13de <strtol+0x126>
    1448:	20 2f       	mov	r18, r16
    144a:	21 70       	andi	r18, 0x01	; 1
    144c:	c1 14       	cp	r12, r1
    144e:	d1 04       	cpc	r13, r1
    1450:	71 f0       	breq	.+28     	; 0x146e <strtol+0x1b6>
    1452:	44 23       	and	r20, r20
    1454:	29 f0       	breq	.+10     	; 0x1460 <strtol+0x1a8>
    1456:	21 97       	sbiw	r28, 0x01	; 1
    1458:	f6 01       	movw	r30, r12
    145a:	c0 83       	st	Z, r28
    145c:	d1 83       	std	Z+1, r29	; 0x01
    145e:	07 c0       	rjmp	.+14     	; 0x146e <strtol+0x1b6>
    1460:	01 ff       	sbrs	r16, 1
    1462:	19 c0       	rjmp	.+50     	; 0x1496 <strtol+0x1de>
    1464:	22 97       	sbiw	r28, 0x02	; 2
    1466:	f6 01       	movw	r30, r12
    1468:	c0 83       	st	Z, r28
    146a:	d1 83       	std	Z+1, r29	; 0x01
    146c:	14 c0       	rjmp	.+40     	; 0x1496 <strtol+0x1de>
    146e:	47 ff       	sbrs	r20, 7
    1470:	12 c0       	rjmp	.+36     	; 0x1496 <strtol+0x1de>
    1472:	22 23       	and	r18, r18
    1474:	29 f0       	breq	.+10     	; 0x1480 <strtol+0x1c8>
    1476:	60 e0       	ldi	r22, 0x00	; 0
    1478:	70 e0       	ldi	r23, 0x00	; 0
    147a:	80 e0       	ldi	r24, 0x00	; 0
    147c:	90 e8       	ldi	r25, 0x80	; 128
    147e:	04 c0       	rjmp	.+8      	; 0x1488 <strtol+0x1d0>
    1480:	6f ef       	ldi	r22, 0xFF	; 255
    1482:	7f ef       	ldi	r23, 0xFF	; 255
    1484:	8f ef       	ldi	r24, 0xFF	; 255
    1486:	9f e7       	ldi	r25, 0x7F	; 127
    1488:	22 e2       	ldi	r18, 0x22	; 34
    148a:	30 e0       	ldi	r19, 0x00	; 0
    148c:	20 93 a0 64 	sts	0x64A0, r18	; 0x8064a0 <errno>
    1490:	30 93 a1 64 	sts	0x64A1, r19	; 0x8064a1 <errno+0x1>
    1494:	09 c0       	rjmp	.+18     	; 0x14a8 <strtol+0x1f0>
    1496:	22 23       	and	r18, r18
    1498:	81 f0       	breq	.+32     	; 0x14ba <strtol+0x202>
    149a:	90 95       	com	r25
    149c:	80 95       	com	r24
    149e:	70 95       	com	r23
    14a0:	61 95       	neg	r22
    14a2:	7f 4f       	sbci	r23, 0xFF	; 255
    14a4:	8f 4f       	sbci	r24, 0xFF	; 255
    14a6:	9f 4f       	sbci	r25, 0xFF	; 255
    14a8:	46 2f       	mov	r20, r22
    14aa:	37 2f       	mov	r19, r23
    14ac:	28 2f       	mov	r18, r24
    14ae:	12 c0       	rjmp	.+36     	; 0x14d4 <strtol+0x21c>
    14b0:	40 e0       	ldi	r20, 0x00	; 0
    14b2:	30 e0       	ldi	r19, 0x00	; 0
    14b4:	20 e0       	ldi	r18, 0x00	; 0
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	0d c0       	rjmp	.+26     	; 0x14d4 <strtol+0x21c>
    14ba:	97 ff       	sbrs	r25, 7
    14bc:	f5 cf       	rjmp	.-22     	; 0x14a8 <strtol+0x1f0>
    14be:	82 e2       	ldi	r24, 0x22	; 34
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	80 93 a0 64 	sts	0x64A0, r24	; 0x8064a0 <errno>
    14c6:	90 93 a1 64 	sts	0x64A1, r25	; 0x8064a1 <errno+0x1>
    14ca:	6f ef       	ldi	r22, 0xFF	; 255
    14cc:	7f ef       	ldi	r23, 0xFF	; 255
    14ce:	8f ef       	ldi	r24, 0xFF	; 255
    14d0:	9f e7       	ldi	r25, 0x7F	; 127
    14d2:	ea cf       	rjmp	.-44     	; 0x14a8 <strtol+0x1f0>
    14d4:	64 2f       	mov	r22, r20
    14d6:	73 2f       	mov	r23, r19
    14d8:	82 2f       	mov	r24, r18
    14da:	cd b7       	in	r28, 0x3d	; 61
    14dc:	de b7       	in	r29, 0x3e	; 62
    14de:	e1 e1       	ldi	r30, 0x11	; 17
    14e0:	0c 94 8e 0d 	jmp	0x1b1c	; 0x1b1c <__epilogue_restores__+0x2>

000014e4 <isspace>:
    14e4:	91 11       	cpse	r25, r1
    14e6:	0c 94 a0 0c 	jmp	0x1940	; 0x1940 <__ctype_isfalse>
    14ea:	80 32       	cpi	r24, 0x20	; 32
    14ec:	19 f0       	breq	.+6      	; 0x14f4 <isspace+0x10>
    14ee:	89 50       	subi	r24, 0x09	; 9
    14f0:	85 50       	subi	r24, 0x05	; 5
    14f2:	c8 f7       	brcc	.-14     	; 0x14e6 <isspace+0x2>
    14f4:	08 95       	ret

000014f6 <memcpy>:
    14f6:	fb 01       	movw	r30, r22
    14f8:	dc 01       	movw	r26, r24
    14fa:	02 c0       	rjmp	.+4      	; 0x1500 <memcpy+0xa>
    14fc:	01 90       	ld	r0, Z+
    14fe:	0d 92       	st	X+, r0
    1500:	41 50       	subi	r20, 0x01	; 1
    1502:	50 40       	sbci	r21, 0x00	; 0
    1504:	d8 f7       	brcc	.-10     	; 0x14fc <memcpy+0x6>
    1506:	08 95       	ret

00001508 <strncpy>:
    1508:	fb 01       	movw	r30, r22
    150a:	dc 01       	movw	r26, r24
    150c:	41 50       	subi	r20, 0x01	; 1
    150e:	50 40       	sbci	r21, 0x00	; 0
    1510:	48 f0       	brcs	.+18     	; 0x1524 <strncpy+0x1c>
    1512:	01 90       	ld	r0, Z+
    1514:	0d 92       	st	X+, r0
    1516:	00 20       	and	r0, r0
    1518:	c9 f7       	brne	.-14     	; 0x150c <strncpy+0x4>
    151a:	01 c0       	rjmp	.+2      	; 0x151e <strncpy+0x16>
    151c:	1d 92       	st	X+, r1
    151e:	41 50       	subi	r20, 0x01	; 1
    1520:	50 40       	sbci	r21, 0x00	; 0
    1522:	e0 f7       	brcc	.-8      	; 0x151c <strncpy+0x14>
    1524:	08 95       	ret

00001526 <vsnprintf>:
    1526:	ae e0       	ldi	r26, 0x0E	; 14
    1528:	b0 e0       	ldi	r27, 0x00	; 0
    152a:	e9 e9       	ldi	r30, 0x99	; 153
    152c:	fa e0       	ldi	r31, 0x0A	; 10
    152e:	0c 94 82 0d 	jmp	0x1b04	; 0x1b04 <__prologue_saves__+0x1c>
    1532:	8c 01       	movw	r16, r24
    1534:	fa 01       	movw	r30, r20
    1536:	86 e0       	ldi	r24, 0x06	; 6
    1538:	8c 83       	std	Y+4, r24	; 0x04
    153a:	09 83       	std	Y+1, r16	; 0x01
    153c:	1a 83       	std	Y+2, r17	; 0x02
    153e:	77 ff       	sbrs	r23, 7
    1540:	02 c0       	rjmp	.+4      	; 0x1546 <vsnprintf+0x20>
    1542:	60 e0       	ldi	r22, 0x00	; 0
    1544:	70 e8       	ldi	r23, 0x80	; 128
    1546:	cb 01       	movw	r24, r22
    1548:	01 97       	sbiw	r24, 0x01	; 1
    154a:	8d 83       	std	Y+5, r24	; 0x05
    154c:	9e 83       	std	Y+6, r25	; 0x06
    154e:	a9 01       	movw	r20, r18
    1550:	bf 01       	movw	r22, r30
    1552:	ce 01       	movw	r24, r28
    1554:	01 96       	adiw	r24, 0x01	; 1
    1556:	0e 94 bf 0a 	call	0x157e	; 0x157e <vfprintf>
    155a:	4d 81       	ldd	r20, Y+5	; 0x05
    155c:	5e 81       	ldd	r21, Y+6	; 0x06
    155e:	57 fd       	sbrc	r21, 7
    1560:	0a c0       	rjmp	.+20     	; 0x1576 <vsnprintf+0x50>
    1562:	2f 81       	ldd	r18, Y+7	; 0x07
    1564:	38 85       	ldd	r19, Y+8	; 0x08
    1566:	42 17       	cp	r20, r18
    1568:	53 07       	cpc	r21, r19
    156a:	0c f4       	brge	.+2      	; 0x156e <vsnprintf+0x48>
    156c:	9a 01       	movw	r18, r20
    156e:	f8 01       	movw	r30, r16
    1570:	e2 0f       	add	r30, r18
    1572:	f3 1f       	adc	r31, r19
    1574:	10 82       	st	Z, r1
    1576:	2e 96       	adiw	r28, 0x0e	; 14
    1578:	e4 e0       	ldi	r30, 0x04	; 4
    157a:	0c 94 9b 0d 	jmp	0x1b36	; 0x1b36 <__epilogue_restores__+0x1c>

0000157e <vfprintf>:
    157e:	ab e0       	ldi	r26, 0x0B	; 11
    1580:	b0 e0       	ldi	r27, 0x00	; 0
    1582:	e5 ec       	ldi	r30, 0xC5	; 197
    1584:	fa e0       	ldi	r31, 0x0A	; 10
    1586:	0c 94 74 0d 	jmp	0x1ae8	; 0x1ae8 <__prologue_saves__>
    158a:	6c 01       	movw	r12, r24
    158c:	7b 01       	movw	r14, r22
    158e:	8a 01       	movw	r16, r20
    1590:	fc 01       	movw	r30, r24
    1592:	16 82       	std	Z+6, r1	; 0x06
    1594:	17 82       	std	Z+7, r1	; 0x07
    1596:	83 81       	ldd	r24, Z+3	; 0x03
    1598:	81 ff       	sbrs	r24, 1
    159a:	cc c1       	rjmp	.+920    	; 0x1934 <vfprintf+0x3b6>
    159c:	ce 01       	movw	r24, r28
    159e:	01 96       	adiw	r24, 0x01	; 1
    15a0:	3c 01       	movw	r6, r24
    15a2:	f6 01       	movw	r30, r12
    15a4:	93 81       	ldd	r25, Z+3	; 0x03
    15a6:	f7 01       	movw	r30, r14
    15a8:	93 fd       	sbrc	r25, 3
    15aa:	85 91       	lpm	r24, Z+
    15ac:	93 ff       	sbrs	r25, 3
    15ae:	81 91       	ld	r24, Z+
    15b0:	7f 01       	movw	r14, r30
    15b2:	88 23       	and	r24, r24
    15b4:	09 f4       	brne	.+2      	; 0x15b8 <vfprintf+0x3a>
    15b6:	ba c1       	rjmp	.+884    	; 0x192c <vfprintf+0x3ae>
    15b8:	85 32       	cpi	r24, 0x25	; 37
    15ba:	39 f4       	brne	.+14     	; 0x15ca <vfprintf+0x4c>
    15bc:	93 fd       	sbrc	r25, 3
    15be:	85 91       	lpm	r24, Z+
    15c0:	93 ff       	sbrs	r25, 3
    15c2:	81 91       	ld	r24, Z+
    15c4:	7f 01       	movw	r14, r30
    15c6:	85 32       	cpi	r24, 0x25	; 37
    15c8:	29 f4       	brne	.+10     	; 0x15d4 <vfprintf+0x56>
    15ca:	b6 01       	movw	r22, r12
    15cc:	90 e0       	ldi	r25, 0x00	; 0
    15ce:	0e 94 b9 0c 	call	0x1972	; 0x1972 <fputc>
    15d2:	e7 cf       	rjmp	.-50     	; 0x15a2 <vfprintf+0x24>
    15d4:	91 2c       	mov	r9, r1
    15d6:	21 2c       	mov	r2, r1
    15d8:	31 2c       	mov	r3, r1
    15da:	ff e1       	ldi	r31, 0x1F	; 31
    15dc:	f3 15       	cp	r31, r3
    15de:	d8 f0       	brcs	.+54     	; 0x1616 <vfprintf+0x98>
    15e0:	8b 32       	cpi	r24, 0x2B	; 43
    15e2:	79 f0       	breq	.+30     	; 0x1602 <vfprintf+0x84>
    15e4:	38 f4       	brcc	.+14     	; 0x15f4 <vfprintf+0x76>
    15e6:	80 32       	cpi	r24, 0x20	; 32
    15e8:	79 f0       	breq	.+30     	; 0x1608 <vfprintf+0x8a>
    15ea:	83 32       	cpi	r24, 0x23	; 35
    15ec:	a1 f4       	brne	.+40     	; 0x1616 <vfprintf+0x98>
    15ee:	23 2d       	mov	r18, r3
    15f0:	20 61       	ori	r18, 0x10	; 16
    15f2:	1d c0       	rjmp	.+58     	; 0x162e <vfprintf+0xb0>
    15f4:	8d 32       	cpi	r24, 0x2D	; 45
    15f6:	61 f0       	breq	.+24     	; 0x1610 <vfprintf+0x92>
    15f8:	80 33       	cpi	r24, 0x30	; 48
    15fa:	69 f4       	brne	.+26     	; 0x1616 <vfprintf+0x98>
    15fc:	23 2d       	mov	r18, r3
    15fe:	21 60       	ori	r18, 0x01	; 1
    1600:	16 c0       	rjmp	.+44     	; 0x162e <vfprintf+0xb0>
    1602:	83 2d       	mov	r24, r3
    1604:	82 60       	ori	r24, 0x02	; 2
    1606:	38 2e       	mov	r3, r24
    1608:	e3 2d       	mov	r30, r3
    160a:	e4 60       	ori	r30, 0x04	; 4
    160c:	3e 2e       	mov	r3, r30
    160e:	2a c0       	rjmp	.+84     	; 0x1664 <vfprintf+0xe6>
    1610:	f3 2d       	mov	r31, r3
    1612:	f8 60       	ori	r31, 0x08	; 8
    1614:	1d c0       	rjmp	.+58     	; 0x1650 <vfprintf+0xd2>
    1616:	37 fc       	sbrc	r3, 7
    1618:	2d c0       	rjmp	.+90     	; 0x1674 <vfprintf+0xf6>
    161a:	20 ed       	ldi	r18, 0xD0	; 208
    161c:	28 0f       	add	r18, r24
    161e:	2a 30       	cpi	r18, 0x0A	; 10
    1620:	40 f0       	brcs	.+16     	; 0x1632 <vfprintf+0xb4>
    1622:	8e 32       	cpi	r24, 0x2E	; 46
    1624:	b9 f4       	brne	.+46     	; 0x1654 <vfprintf+0xd6>
    1626:	36 fc       	sbrc	r3, 6
    1628:	81 c1       	rjmp	.+770    	; 0x192c <vfprintf+0x3ae>
    162a:	23 2d       	mov	r18, r3
    162c:	20 64       	ori	r18, 0x40	; 64
    162e:	32 2e       	mov	r3, r18
    1630:	19 c0       	rjmp	.+50     	; 0x1664 <vfprintf+0xe6>
    1632:	36 fe       	sbrs	r3, 6
    1634:	06 c0       	rjmp	.+12     	; 0x1642 <vfprintf+0xc4>
    1636:	8a e0       	ldi	r24, 0x0A	; 10
    1638:	98 9e       	mul	r9, r24
    163a:	20 0d       	add	r18, r0
    163c:	11 24       	eor	r1, r1
    163e:	92 2e       	mov	r9, r18
    1640:	11 c0       	rjmp	.+34     	; 0x1664 <vfprintf+0xe6>
    1642:	ea e0       	ldi	r30, 0x0A	; 10
    1644:	2e 9e       	mul	r2, r30
    1646:	20 0d       	add	r18, r0
    1648:	11 24       	eor	r1, r1
    164a:	22 2e       	mov	r2, r18
    164c:	f3 2d       	mov	r31, r3
    164e:	f0 62       	ori	r31, 0x20	; 32
    1650:	3f 2e       	mov	r3, r31
    1652:	08 c0       	rjmp	.+16     	; 0x1664 <vfprintf+0xe6>
    1654:	8c 36       	cpi	r24, 0x6C	; 108
    1656:	21 f4       	brne	.+8      	; 0x1660 <vfprintf+0xe2>
    1658:	83 2d       	mov	r24, r3
    165a:	80 68       	ori	r24, 0x80	; 128
    165c:	38 2e       	mov	r3, r24
    165e:	02 c0       	rjmp	.+4      	; 0x1664 <vfprintf+0xe6>
    1660:	88 36       	cpi	r24, 0x68	; 104
    1662:	41 f4       	brne	.+16     	; 0x1674 <vfprintf+0xf6>
    1664:	f7 01       	movw	r30, r14
    1666:	93 fd       	sbrc	r25, 3
    1668:	85 91       	lpm	r24, Z+
    166a:	93 ff       	sbrs	r25, 3
    166c:	81 91       	ld	r24, Z+
    166e:	7f 01       	movw	r14, r30
    1670:	81 11       	cpse	r24, r1
    1672:	b3 cf       	rjmp	.-154    	; 0x15da <vfprintf+0x5c>
    1674:	98 2f       	mov	r25, r24
    1676:	9f 7d       	andi	r25, 0xDF	; 223
    1678:	95 54       	subi	r25, 0x45	; 69
    167a:	93 30       	cpi	r25, 0x03	; 3
    167c:	28 f4       	brcc	.+10     	; 0x1688 <vfprintf+0x10a>
    167e:	0c 5f       	subi	r16, 0xFC	; 252
    1680:	1f 4f       	sbci	r17, 0xFF	; 255
    1682:	9f e3       	ldi	r25, 0x3F	; 63
    1684:	99 83       	std	Y+1, r25	; 0x01
    1686:	0d c0       	rjmp	.+26     	; 0x16a2 <vfprintf+0x124>
    1688:	83 36       	cpi	r24, 0x63	; 99
    168a:	31 f0       	breq	.+12     	; 0x1698 <vfprintf+0x11a>
    168c:	83 37       	cpi	r24, 0x73	; 115
    168e:	71 f0       	breq	.+28     	; 0x16ac <vfprintf+0x12e>
    1690:	83 35       	cpi	r24, 0x53	; 83
    1692:	09 f0       	breq	.+2      	; 0x1696 <vfprintf+0x118>
    1694:	59 c0       	rjmp	.+178    	; 0x1748 <vfprintf+0x1ca>
    1696:	21 c0       	rjmp	.+66     	; 0x16da <vfprintf+0x15c>
    1698:	f8 01       	movw	r30, r16
    169a:	80 81       	ld	r24, Z
    169c:	89 83       	std	Y+1, r24	; 0x01
    169e:	0e 5f       	subi	r16, 0xFE	; 254
    16a0:	1f 4f       	sbci	r17, 0xFF	; 255
    16a2:	88 24       	eor	r8, r8
    16a4:	83 94       	inc	r8
    16a6:	91 2c       	mov	r9, r1
    16a8:	53 01       	movw	r10, r6
    16aa:	13 c0       	rjmp	.+38     	; 0x16d2 <vfprintf+0x154>
    16ac:	28 01       	movw	r4, r16
    16ae:	f2 e0       	ldi	r31, 0x02	; 2
    16b0:	4f 0e       	add	r4, r31
    16b2:	51 1c       	adc	r5, r1
    16b4:	f8 01       	movw	r30, r16
    16b6:	a0 80       	ld	r10, Z
    16b8:	b1 80       	ldd	r11, Z+1	; 0x01
    16ba:	36 fe       	sbrs	r3, 6
    16bc:	03 c0       	rjmp	.+6      	; 0x16c4 <vfprintf+0x146>
    16be:	69 2d       	mov	r22, r9
    16c0:	70 e0       	ldi	r23, 0x00	; 0
    16c2:	02 c0       	rjmp	.+4      	; 0x16c8 <vfprintf+0x14a>
    16c4:	6f ef       	ldi	r22, 0xFF	; 255
    16c6:	7f ef       	ldi	r23, 0xFF	; 255
    16c8:	c5 01       	movw	r24, r10
    16ca:	0e 94 ae 0c 	call	0x195c	; 0x195c <strnlen>
    16ce:	4c 01       	movw	r8, r24
    16d0:	82 01       	movw	r16, r4
    16d2:	f3 2d       	mov	r31, r3
    16d4:	ff 77       	andi	r31, 0x7F	; 127
    16d6:	3f 2e       	mov	r3, r31
    16d8:	16 c0       	rjmp	.+44     	; 0x1706 <vfprintf+0x188>
    16da:	28 01       	movw	r4, r16
    16dc:	22 e0       	ldi	r18, 0x02	; 2
    16de:	42 0e       	add	r4, r18
    16e0:	51 1c       	adc	r5, r1
    16e2:	f8 01       	movw	r30, r16
    16e4:	a0 80       	ld	r10, Z
    16e6:	b1 80       	ldd	r11, Z+1	; 0x01
    16e8:	36 fe       	sbrs	r3, 6
    16ea:	03 c0       	rjmp	.+6      	; 0x16f2 <vfprintf+0x174>
    16ec:	69 2d       	mov	r22, r9
    16ee:	70 e0       	ldi	r23, 0x00	; 0
    16f0:	02 c0       	rjmp	.+4      	; 0x16f6 <vfprintf+0x178>
    16f2:	6f ef       	ldi	r22, 0xFF	; 255
    16f4:	7f ef       	ldi	r23, 0xFF	; 255
    16f6:	c5 01       	movw	r24, r10
    16f8:	0e 94 a3 0c 	call	0x1946	; 0x1946 <strnlen_P>
    16fc:	4c 01       	movw	r8, r24
    16fe:	f3 2d       	mov	r31, r3
    1700:	f0 68       	ori	r31, 0x80	; 128
    1702:	3f 2e       	mov	r3, r31
    1704:	82 01       	movw	r16, r4
    1706:	33 fc       	sbrc	r3, 3
    1708:	1b c0       	rjmp	.+54     	; 0x1740 <vfprintf+0x1c2>
    170a:	82 2d       	mov	r24, r2
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	88 16       	cp	r8, r24
    1710:	99 06       	cpc	r9, r25
    1712:	b0 f4       	brcc	.+44     	; 0x1740 <vfprintf+0x1c2>
    1714:	b6 01       	movw	r22, r12
    1716:	80 e2       	ldi	r24, 0x20	; 32
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	0e 94 b9 0c 	call	0x1972	; 0x1972 <fputc>
    171e:	2a 94       	dec	r2
    1720:	f4 cf       	rjmp	.-24     	; 0x170a <vfprintf+0x18c>
    1722:	f5 01       	movw	r30, r10
    1724:	37 fc       	sbrc	r3, 7
    1726:	85 91       	lpm	r24, Z+
    1728:	37 fe       	sbrs	r3, 7
    172a:	81 91       	ld	r24, Z+
    172c:	5f 01       	movw	r10, r30
    172e:	b6 01       	movw	r22, r12
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	0e 94 b9 0c 	call	0x1972	; 0x1972 <fputc>
    1736:	21 10       	cpse	r2, r1
    1738:	2a 94       	dec	r2
    173a:	21 e0       	ldi	r18, 0x01	; 1
    173c:	82 1a       	sub	r8, r18
    173e:	91 08       	sbc	r9, r1
    1740:	81 14       	cp	r8, r1
    1742:	91 04       	cpc	r9, r1
    1744:	71 f7       	brne	.-36     	; 0x1722 <vfprintf+0x1a4>
    1746:	e8 c0       	rjmp	.+464    	; 0x1918 <vfprintf+0x39a>
    1748:	84 36       	cpi	r24, 0x64	; 100
    174a:	11 f0       	breq	.+4      	; 0x1750 <vfprintf+0x1d2>
    174c:	89 36       	cpi	r24, 0x69	; 105
    174e:	41 f5       	brne	.+80     	; 0x17a0 <vfprintf+0x222>
    1750:	f8 01       	movw	r30, r16
    1752:	37 fe       	sbrs	r3, 7
    1754:	07 c0       	rjmp	.+14     	; 0x1764 <vfprintf+0x1e6>
    1756:	60 81       	ld	r22, Z
    1758:	71 81       	ldd	r23, Z+1	; 0x01
    175a:	82 81       	ldd	r24, Z+2	; 0x02
    175c:	93 81       	ldd	r25, Z+3	; 0x03
    175e:	0c 5f       	subi	r16, 0xFC	; 252
    1760:	1f 4f       	sbci	r17, 0xFF	; 255
    1762:	08 c0       	rjmp	.+16     	; 0x1774 <vfprintf+0x1f6>
    1764:	60 81       	ld	r22, Z
    1766:	71 81       	ldd	r23, Z+1	; 0x01
    1768:	07 2e       	mov	r0, r23
    176a:	00 0c       	add	r0, r0
    176c:	88 0b       	sbc	r24, r24
    176e:	99 0b       	sbc	r25, r25
    1770:	0e 5f       	subi	r16, 0xFE	; 254
    1772:	1f 4f       	sbci	r17, 0xFF	; 255
    1774:	f3 2d       	mov	r31, r3
    1776:	ff 76       	andi	r31, 0x6F	; 111
    1778:	3f 2e       	mov	r3, r31
    177a:	97 ff       	sbrs	r25, 7
    177c:	09 c0       	rjmp	.+18     	; 0x1790 <vfprintf+0x212>
    177e:	90 95       	com	r25
    1780:	80 95       	com	r24
    1782:	70 95       	com	r23
    1784:	61 95       	neg	r22
    1786:	7f 4f       	sbci	r23, 0xFF	; 255
    1788:	8f 4f       	sbci	r24, 0xFF	; 255
    178a:	9f 4f       	sbci	r25, 0xFF	; 255
    178c:	f0 68       	ori	r31, 0x80	; 128
    178e:	3f 2e       	mov	r3, r31
    1790:	2a e0       	ldi	r18, 0x0A	; 10
    1792:	30 e0       	ldi	r19, 0x00	; 0
    1794:	a3 01       	movw	r20, r6
    1796:	0e 94 f5 0c 	call	0x19ea	; 0x19ea <__ultoa_invert>
    179a:	88 2e       	mov	r8, r24
    179c:	86 18       	sub	r8, r6
    179e:	45 c0       	rjmp	.+138    	; 0x182a <vfprintf+0x2ac>
    17a0:	85 37       	cpi	r24, 0x75	; 117
    17a2:	31 f4       	brne	.+12     	; 0x17b0 <vfprintf+0x232>
    17a4:	23 2d       	mov	r18, r3
    17a6:	2f 7e       	andi	r18, 0xEF	; 239
    17a8:	b2 2e       	mov	r11, r18
    17aa:	2a e0       	ldi	r18, 0x0A	; 10
    17ac:	30 e0       	ldi	r19, 0x00	; 0
    17ae:	25 c0       	rjmp	.+74     	; 0x17fa <vfprintf+0x27c>
    17b0:	93 2d       	mov	r25, r3
    17b2:	99 7f       	andi	r25, 0xF9	; 249
    17b4:	b9 2e       	mov	r11, r25
    17b6:	8f 36       	cpi	r24, 0x6F	; 111
    17b8:	c1 f0       	breq	.+48     	; 0x17ea <vfprintf+0x26c>
    17ba:	18 f4       	brcc	.+6      	; 0x17c2 <vfprintf+0x244>
    17bc:	88 35       	cpi	r24, 0x58	; 88
    17be:	79 f0       	breq	.+30     	; 0x17de <vfprintf+0x260>
    17c0:	b5 c0       	rjmp	.+362    	; 0x192c <vfprintf+0x3ae>
    17c2:	80 37       	cpi	r24, 0x70	; 112
    17c4:	19 f0       	breq	.+6      	; 0x17cc <vfprintf+0x24e>
    17c6:	88 37       	cpi	r24, 0x78	; 120
    17c8:	21 f0       	breq	.+8      	; 0x17d2 <vfprintf+0x254>
    17ca:	b0 c0       	rjmp	.+352    	; 0x192c <vfprintf+0x3ae>
    17cc:	e9 2f       	mov	r30, r25
    17ce:	e0 61       	ori	r30, 0x10	; 16
    17d0:	be 2e       	mov	r11, r30
    17d2:	b4 fe       	sbrs	r11, 4
    17d4:	0d c0       	rjmp	.+26     	; 0x17f0 <vfprintf+0x272>
    17d6:	fb 2d       	mov	r31, r11
    17d8:	f4 60       	ori	r31, 0x04	; 4
    17da:	bf 2e       	mov	r11, r31
    17dc:	09 c0       	rjmp	.+18     	; 0x17f0 <vfprintf+0x272>
    17de:	34 fe       	sbrs	r3, 4
    17e0:	0a c0       	rjmp	.+20     	; 0x17f6 <vfprintf+0x278>
    17e2:	29 2f       	mov	r18, r25
    17e4:	26 60       	ori	r18, 0x06	; 6
    17e6:	b2 2e       	mov	r11, r18
    17e8:	06 c0       	rjmp	.+12     	; 0x17f6 <vfprintf+0x278>
    17ea:	28 e0       	ldi	r18, 0x08	; 8
    17ec:	30 e0       	ldi	r19, 0x00	; 0
    17ee:	05 c0       	rjmp	.+10     	; 0x17fa <vfprintf+0x27c>
    17f0:	20 e1       	ldi	r18, 0x10	; 16
    17f2:	30 e0       	ldi	r19, 0x00	; 0
    17f4:	02 c0       	rjmp	.+4      	; 0x17fa <vfprintf+0x27c>
    17f6:	20 e1       	ldi	r18, 0x10	; 16
    17f8:	32 e0       	ldi	r19, 0x02	; 2
    17fa:	f8 01       	movw	r30, r16
    17fc:	b7 fe       	sbrs	r11, 7
    17fe:	07 c0       	rjmp	.+14     	; 0x180e <vfprintf+0x290>
    1800:	60 81       	ld	r22, Z
    1802:	71 81       	ldd	r23, Z+1	; 0x01
    1804:	82 81       	ldd	r24, Z+2	; 0x02
    1806:	93 81       	ldd	r25, Z+3	; 0x03
    1808:	0c 5f       	subi	r16, 0xFC	; 252
    180a:	1f 4f       	sbci	r17, 0xFF	; 255
    180c:	06 c0       	rjmp	.+12     	; 0x181a <vfprintf+0x29c>
    180e:	60 81       	ld	r22, Z
    1810:	71 81       	ldd	r23, Z+1	; 0x01
    1812:	80 e0       	ldi	r24, 0x00	; 0
    1814:	90 e0       	ldi	r25, 0x00	; 0
    1816:	0e 5f       	subi	r16, 0xFE	; 254
    1818:	1f 4f       	sbci	r17, 0xFF	; 255
    181a:	a3 01       	movw	r20, r6
    181c:	0e 94 f5 0c 	call	0x19ea	; 0x19ea <__ultoa_invert>
    1820:	88 2e       	mov	r8, r24
    1822:	86 18       	sub	r8, r6
    1824:	fb 2d       	mov	r31, r11
    1826:	ff 77       	andi	r31, 0x7F	; 127
    1828:	3f 2e       	mov	r3, r31
    182a:	36 fe       	sbrs	r3, 6
    182c:	0d c0       	rjmp	.+26     	; 0x1848 <vfprintf+0x2ca>
    182e:	23 2d       	mov	r18, r3
    1830:	2e 7f       	andi	r18, 0xFE	; 254
    1832:	a2 2e       	mov	r10, r18
    1834:	89 14       	cp	r8, r9
    1836:	58 f4       	brcc	.+22     	; 0x184e <vfprintf+0x2d0>
    1838:	34 fe       	sbrs	r3, 4
    183a:	0b c0       	rjmp	.+22     	; 0x1852 <vfprintf+0x2d4>
    183c:	32 fc       	sbrc	r3, 2
    183e:	09 c0       	rjmp	.+18     	; 0x1852 <vfprintf+0x2d4>
    1840:	83 2d       	mov	r24, r3
    1842:	8e 7e       	andi	r24, 0xEE	; 238
    1844:	a8 2e       	mov	r10, r24
    1846:	05 c0       	rjmp	.+10     	; 0x1852 <vfprintf+0x2d4>
    1848:	b8 2c       	mov	r11, r8
    184a:	a3 2c       	mov	r10, r3
    184c:	03 c0       	rjmp	.+6      	; 0x1854 <vfprintf+0x2d6>
    184e:	b8 2c       	mov	r11, r8
    1850:	01 c0       	rjmp	.+2      	; 0x1854 <vfprintf+0x2d6>
    1852:	b9 2c       	mov	r11, r9
    1854:	a4 fe       	sbrs	r10, 4
    1856:	0f c0       	rjmp	.+30     	; 0x1876 <vfprintf+0x2f8>
    1858:	fe 01       	movw	r30, r28
    185a:	e8 0d       	add	r30, r8
    185c:	f1 1d       	adc	r31, r1
    185e:	80 81       	ld	r24, Z
    1860:	80 33       	cpi	r24, 0x30	; 48
    1862:	21 f4       	brne	.+8      	; 0x186c <vfprintf+0x2ee>
    1864:	9a 2d       	mov	r25, r10
    1866:	99 7e       	andi	r25, 0xE9	; 233
    1868:	a9 2e       	mov	r10, r25
    186a:	09 c0       	rjmp	.+18     	; 0x187e <vfprintf+0x300>
    186c:	a2 fe       	sbrs	r10, 2
    186e:	06 c0       	rjmp	.+12     	; 0x187c <vfprintf+0x2fe>
    1870:	b3 94       	inc	r11
    1872:	b3 94       	inc	r11
    1874:	04 c0       	rjmp	.+8      	; 0x187e <vfprintf+0x300>
    1876:	8a 2d       	mov	r24, r10
    1878:	86 78       	andi	r24, 0x86	; 134
    187a:	09 f0       	breq	.+2      	; 0x187e <vfprintf+0x300>
    187c:	b3 94       	inc	r11
    187e:	a3 fc       	sbrc	r10, 3
    1880:	11 c0       	rjmp	.+34     	; 0x18a4 <vfprintf+0x326>
    1882:	a0 fe       	sbrs	r10, 0
    1884:	06 c0       	rjmp	.+12     	; 0x1892 <vfprintf+0x314>
    1886:	b2 14       	cp	r11, r2
    1888:	88 f4       	brcc	.+34     	; 0x18ac <vfprintf+0x32e>
    188a:	28 0c       	add	r2, r8
    188c:	92 2c       	mov	r9, r2
    188e:	9b 18       	sub	r9, r11
    1890:	0e c0       	rjmp	.+28     	; 0x18ae <vfprintf+0x330>
    1892:	b2 14       	cp	r11, r2
    1894:	60 f4       	brcc	.+24     	; 0x18ae <vfprintf+0x330>
    1896:	b6 01       	movw	r22, r12
    1898:	80 e2       	ldi	r24, 0x20	; 32
    189a:	90 e0       	ldi	r25, 0x00	; 0
    189c:	0e 94 b9 0c 	call	0x1972	; 0x1972 <fputc>
    18a0:	b3 94       	inc	r11
    18a2:	f7 cf       	rjmp	.-18     	; 0x1892 <vfprintf+0x314>
    18a4:	b2 14       	cp	r11, r2
    18a6:	18 f4       	brcc	.+6      	; 0x18ae <vfprintf+0x330>
    18a8:	2b 18       	sub	r2, r11
    18aa:	02 c0       	rjmp	.+4      	; 0x18b0 <vfprintf+0x332>
    18ac:	98 2c       	mov	r9, r8
    18ae:	21 2c       	mov	r2, r1
    18b0:	a4 fe       	sbrs	r10, 4
    18b2:	10 c0       	rjmp	.+32     	; 0x18d4 <vfprintf+0x356>
    18b4:	b6 01       	movw	r22, r12
    18b6:	80 e3       	ldi	r24, 0x30	; 48
    18b8:	90 e0       	ldi	r25, 0x00	; 0
    18ba:	0e 94 b9 0c 	call	0x1972	; 0x1972 <fputc>
    18be:	a2 fe       	sbrs	r10, 2
    18c0:	17 c0       	rjmp	.+46     	; 0x18f0 <vfprintf+0x372>
    18c2:	a1 fc       	sbrc	r10, 1
    18c4:	03 c0       	rjmp	.+6      	; 0x18cc <vfprintf+0x34e>
    18c6:	88 e7       	ldi	r24, 0x78	; 120
    18c8:	90 e0       	ldi	r25, 0x00	; 0
    18ca:	02 c0       	rjmp	.+4      	; 0x18d0 <vfprintf+0x352>
    18cc:	88 e5       	ldi	r24, 0x58	; 88
    18ce:	90 e0       	ldi	r25, 0x00	; 0
    18d0:	b6 01       	movw	r22, r12
    18d2:	0c c0       	rjmp	.+24     	; 0x18ec <vfprintf+0x36e>
    18d4:	8a 2d       	mov	r24, r10
    18d6:	86 78       	andi	r24, 0x86	; 134
    18d8:	59 f0       	breq	.+22     	; 0x18f0 <vfprintf+0x372>
    18da:	a1 fe       	sbrs	r10, 1
    18dc:	02 c0       	rjmp	.+4      	; 0x18e2 <vfprintf+0x364>
    18de:	8b e2       	ldi	r24, 0x2B	; 43
    18e0:	01 c0       	rjmp	.+2      	; 0x18e4 <vfprintf+0x366>
    18e2:	80 e2       	ldi	r24, 0x20	; 32
    18e4:	a7 fc       	sbrc	r10, 7
    18e6:	8d e2       	ldi	r24, 0x2D	; 45
    18e8:	b6 01       	movw	r22, r12
    18ea:	90 e0       	ldi	r25, 0x00	; 0
    18ec:	0e 94 b9 0c 	call	0x1972	; 0x1972 <fputc>
    18f0:	89 14       	cp	r8, r9
    18f2:	38 f4       	brcc	.+14     	; 0x1902 <vfprintf+0x384>
    18f4:	b6 01       	movw	r22, r12
    18f6:	80 e3       	ldi	r24, 0x30	; 48
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	0e 94 b9 0c 	call	0x1972	; 0x1972 <fputc>
    18fe:	9a 94       	dec	r9
    1900:	f7 cf       	rjmp	.-18     	; 0x18f0 <vfprintf+0x372>
    1902:	8a 94       	dec	r8
    1904:	f3 01       	movw	r30, r6
    1906:	e8 0d       	add	r30, r8
    1908:	f1 1d       	adc	r31, r1
    190a:	80 81       	ld	r24, Z
    190c:	b6 01       	movw	r22, r12
    190e:	90 e0       	ldi	r25, 0x00	; 0
    1910:	0e 94 b9 0c 	call	0x1972	; 0x1972 <fputc>
    1914:	81 10       	cpse	r8, r1
    1916:	f5 cf       	rjmp	.-22     	; 0x1902 <vfprintf+0x384>
    1918:	22 20       	and	r2, r2
    191a:	09 f4       	brne	.+2      	; 0x191e <vfprintf+0x3a0>
    191c:	42 ce       	rjmp	.-892    	; 0x15a2 <vfprintf+0x24>
    191e:	b6 01       	movw	r22, r12
    1920:	80 e2       	ldi	r24, 0x20	; 32
    1922:	90 e0       	ldi	r25, 0x00	; 0
    1924:	0e 94 b9 0c 	call	0x1972	; 0x1972 <fputc>
    1928:	2a 94       	dec	r2
    192a:	f6 cf       	rjmp	.-20     	; 0x1918 <vfprintf+0x39a>
    192c:	f6 01       	movw	r30, r12
    192e:	86 81       	ldd	r24, Z+6	; 0x06
    1930:	97 81       	ldd	r25, Z+7	; 0x07
    1932:	02 c0       	rjmp	.+4      	; 0x1938 <vfprintf+0x3ba>
    1934:	8f ef       	ldi	r24, 0xFF	; 255
    1936:	9f ef       	ldi	r25, 0xFF	; 255
    1938:	2b 96       	adiw	r28, 0x0b	; 11
    193a:	e2 e1       	ldi	r30, 0x12	; 18
    193c:	0c 94 8d 0d 	jmp	0x1b1a	; 0x1b1a <__epilogue_restores__>

00001940 <__ctype_isfalse>:
    1940:	99 27       	eor	r25, r25
    1942:	88 27       	eor	r24, r24

00001944 <__ctype_istrue>:
    1944:	08 95       	ret

00001946 <strnlen_P>:
    1946:	fc 01       	movw	r30, r24
    1948:	05 90       	lpm	r0, Z+
    194a:	61 50       	subi	r22, 0x01	; 1
    194c:	70 40       	sbci	r23, 0x00	; 0
    194e:	01 10       	cpse	r0, r1
    1950:	d8 f7       	brcc	.-10     	; 0x1948 <strnlen_P+0x2>
    1952:	80 95       	com	r24
    1954:	90 95       	com	r25
    1956:	8e 0f       	add	r24, r30
    1958:	9f 1f       	adc	r25, r31
    195a:	08 95       	ret

0000195c <strnlen>:
    195c:	fc 01       	movw	r30, r24
    195e:	61 50       	subi	r22, 0x01	; 1
    1960:	70 40       	sbci	r23, 0x00	; 0
    1962:	01 90       	ld	r0, Z+
    1964:	01 10       	cpse	r0, r1
    1966:	d8 f7       	brcc	.-10     	; 0x195e <strnlen+0x2>
    1968:	80 95       	com	r24
    196a:	90 95       	com	r25
    196c:	8e 0f       	add	r24, r30
    196e:	9f 1f       	adc	r25, r31
    1970:	08 95       	ret

00001972 <fputc>:
    1972:	0f 93       	push	r16
    1974:	1f 93       	push	r17
    1976:	cf 93       	push	r28
    1978:	df 93       	push	r29
    197a:	fb 01       	movw	r30, r22
    197c:	23 81       	ldd	r18, Z+3	; 0x03
    197e:	21 fd       	sbrc	r18, 1
    1980:	03 c0       	rjmp	.+6      	; 0x1988 <fputc+0x16>
    1982:	8f ef       	ldi	r24, 0xFF	; 255
    1984:	9f ef       	ldi	r25, 0xFF	; 255
    1986:	2c c0       	rjmp	.+88     	; 0x19e0 <fputc+0x6e>
    1988:	22 ff       	sbrs	r18, 2
    198a:	16 c0       	rjmp	.+44     	; 0x19b8 <fputc+0x46>
    198c:	46 81       	ldd	r20, Z+6	; 0x06
    198e:	57 81       	ldd	r21, Z+7	; 0x07
    1990:	24 81       	ldd	r18, Z+4	; 0x04
    1992:	35 81       	ldd	r19, Z+5	; 0x05
    1994:	42 17       	cp	r20, r18
    1996:	53 07       	cpc	r21, r19
    1998:	44 f4       	brge	.+16     	; 0x19aa <fputc+0x38>
    199a:	a0 81       	ld	r26, Z
    199c:	b1 81       	ldd	r27, Z+1	; 0x01
    199e:	9d 01       	movw	r18, r26
    19a0:	2f 5f       	subi	r18, 0xFF	; 255
    19a2:	3f 4f       	sbci	r19, 0xFF	; 255
    19a4:	20 83       	st	Z, r18
    19a6:	31 83       	std	Z+1, r19	; 0x01
    19a8:	8c 93       	st	X, r24
    19aa:	26 81       	ldd	r18, Z+6	; 0x06
    19ac:	37 81       	ldd	r19, Z+7	; 0x07
    19ae:	2f 5f       	subi	r18, 0xFF	; 255
    19b0:	3f 4f       	sbci	r19, 0xFF	; 255
    19b2:	26 83       	std	Z+6, r18	; 0x06
    19b4:	37 83       	std	Z+7, r19	; 0x07
    19b6:	14 c0       	rjmp	.+40     	; 0x19e0 <fputc+0x6e>
    19b8:	8b 01       	movw	r16, r22
    19ba:	ec 01       	movw	r28, r24
    19bc:	fb 01       	movw	r30, r22
    19be:	00 84       	ldd	r0, Z+8	; 0x08
    19c0:	f1 85       	ldd	r31, Z+9	; 0x09
    19c2:	e0 2d       	mov	r30, r0
    19c4:	09 95       	icall
    19c6:	89 2b       	or	r24, r25
    19c8:	e1 f6       	brne	.-72     	; 0x1982 <fputc+0x10>
    19ca:	d8 01       	movw	r26, r16
    19cc:	16 96       	adiw	r26, 0x06	; 6
    19ce:	8d 91       	ld	r24, X+
    19d0:	9c 91       	ld	r25, X
    19d2:	17 97       	sbiw	r26, 0x07	; 7
    19d4:	01 96       	adiw	r24, 0x01	; 1
    19d6:	16 96       	adiw	r26, 0x06	; 6
    19d8:	8d 93       	st	X+, r24
    19da:	9c 93       	st	X, r25
    19dc:	17 97       	sbiw	r26, 0x07	; 7
    19de:	ce 01       	movw	r24, r28
    19e0:	df 91       	pop	r29
    19e2:	cf 91       	pop	r28
    19e4:	1f 91       	pop	r17
    19e6:	0f 91       	pop	r16
    19e8:	08 95       	ret

000019ea <__ultoa_invert>:
    19ea:	fa 01       	movw	r30, r20
    19ec:	aa 27       	eor	r26, r26
    19ee:	28 30       	cpi	r18, 0x08	; 8
    19f0:	51 f1       	breq	.+84     	; 0x1a46 <__ultoa_invert+0x5c>
    19f2:	20 31       	cpi	r18, 0x10	; 16
    19f4:	81 f1       	breq	.+96     	; 0x1a56 <__ultoa_invert+0x6c>
    19f6:	e8 94       	clt
    19f8:	6f 93       	push	r22
    19fa:	6e 7f       	andi	r22, 0xFE	; 254
    19fc:	6e 5f       	subi	r22, 0xFE	; 254
    19fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1a00:	8f 4f       	sbci	r24, 0xFF	; 255
    1a02:	9f 4f       	sbci	r25, 0xFF	; 255
    1a04:	af 4f       	sbci	r26, 0xFF	; 255
    1a06:	b1 e0       	ldi	r27, 0x01	; 1
    1a08:	3e d0       	rcall	.+124    	; 0x1a86 <__ultoa_invert+0x9c>
    1a0a:	b4 e0       	ldi	r27, 0x04	; 4
    1a0c:	3c d0       	rcall	.+120    	; 0x1a86 <__ultoa_invert+0x9c>
    1a0e:	67 0f       	add	r22, r23
    1a10:	78 1f       	adc	r23, r24
    1a12:	89 1f       	adc	r24, r25
    1a14:	9a 1f       	adc	r25, r26
    1a16:	a1 1d       	adc	r26, r1
    1a18:	68 0f       	add	r22, r24
    1a1a:	79 1f       	adc	r23, r25
    1a1c:	8a 1f       	adc	r24, r26
    1a1e:	91 1d       	adc	r25, r1
    1a20:	a1 1d       	adc	r26, r1
    1a22:	6a 0f       	add	r22, r26
    1a24:	71 1d       	adc	r23, r1
    1a26:	81 1d       	adc	r24, r1
    1a28:	91 1d       	adc	r25, r1
    1a2a:	a1 1d       	adc	r26, r1
    1a2c:	20 d0       	rcall	.+64     	; 0x1a6e <__ultoa_invert+0x84>
    1a2e:	09 f4       	brne	.+2      	; 0x1a32 <__ultoa_invert+0x48>
    1a30:	68 94       	set
    1a32:	3f 91       	pop	r19
    1a34:	2a e0       	ldi	r18, 0x0A	; 10
    1a36:	26 9f       	mul	r18, r22
    1a38:	11 24       	eor	r1, r1
    1a3a:	30 19       	sub	r19, r0
    1a3c:	30 5d       	subi	r19, 0xD0	; 208
    1a3e:	31 93       	st	Z+, r19
    1a40:	de f6       	brtc	.-74     	; 0x19f8 <__ultoa_invert+0xe>
    1a42:	cf 01       	movw	r24, r30
    1a44:	08 95       	ret
    1a46:	46 2f       	mov	r20, r22
    1a48:	47 70       	andi	r20, 0x07	; 7
    1a4a:	40 5d       	subi	r20, 0xD0	; 208
    1a4c:	41 93       	st	Z+, r20
    1a4e:	b3 e0       	ldi	r27, 0x03	; 3
    1a50:	0f d0       	rcall	.+30     	; 0x1a70 <__ultoa_invert+0x86>
    1a52:	c9 f7       	brne	.-14     	; 0x1a46 <__ultoa_invert+0x5c>
    1a54:	f6 cf       	rjmp	.-20     	; 0x1a42 <__ultoa_invert+0x58>
    1a56:	46 2f       	mov	r20, r22
    1a58:	4f 70       	andi	r20, 0x0F	; 15
    1a5a:	40 5d       	subi	r20, 0xD0	; 208
    1a5c:	4a 33       	cpi	r20, 0x3A	; 58
    1a5e:	18 f0       	brcs	.+6      	; 0x1a66 <__ultoa_invert+0x7c>
    1a60:	49 5d       	subi	r20, 0xD9	; 217
    1a62:	31 fd       	sbrc	r19, 1
    1a64:	40 52       	subi	r20, 0x20	; 32
    1a66:	41 93       	st	Z+, r20
    1a68:	02 d0       	rcall	.+4      	; 0x1a6e <__ultoa_invert+0x84>
    1a6a:	a9 f7       	brne	.-22     	; 0x1a56 <__ultoa_invert+0x6c>
    1a6c:	ea cf       	rjmp	.-44     	; 0x1a42 <__ultoa_invert+0x58>
    1a6e:	b4 e0       	ldi	r27, 0x04	; 4
    1a70:	a6 95       	lsr	r26
    1a72:	97 95       	ror	r25
    1a74:	87 95       	ror	r24
    1a76:	77 95       	ror	r23
    1a78:	67 95       	ror	r22
    1a7a:	ba 95       	dec	r27
    1a7c:	c9 f7       	brne	.-14     	; 0x1a70 <__ultoa_invert+0x86>
    1a7e:	00 97       	sbiw	r24, 0x00	; 0
    1a80:	61 05       	cpc	r22, r1
    1a82:	71 05       	cpc	r23, r1
    1a84:	08 95       	ret
    1a86:	9b 01       	movw	r18, r22
    1a88:	ac 01       	movw	r20, r24
    1a8a:	0a 2e       	mov	r0, r26
    1a8c:	06 94       	lsr	r0
    1a8e:	57 95       	ror	r21
    1a90:	47 95       	ror	r20
    1a92:	37 95       	ror	r19
    1a94:	27 95       	ror	r18
    1a96:	ba 95       	dec	r27
    1a98:	c9 f7       	brne	.-14     	; 0x1a8c <__ultoa_invert+0xa2>
    1a9a:	62 0f       	add	r22, r18
    1a9c:	73 1f       	adc	r23, r19
    1a9e:	84 1f       	adc	r24, r20
    1aa0:	95 1f       	adc	r25, r21
    1aa2:	a0 1d       	adc	r26, r0
    1aa4:	08 95       	ret

00001aa6 <ccp_write_io>:
    1aa6:	dc 01       	movw	r26, r24
    1aa8:	28 ed       	ldi	r18, 0xD8	; 216
    1aaa:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x7f0034>
    1aae:	6c 93       	st	X, r22
    1ab0:	08 95       	ret

00001ab2 <__mulsi3>:
    1ab2:	db 01       	movw	r26, r22
    1ab4:	8f 93       	push	r24
    1ab6:	9f 93       	push	r25
    1ab8:	0e 94 69 0d 	call	0x1ad2	; 0x1ad2 <__muluhisi3>
    1abc:	bf 91       	pop	r27
    1abe:	af 91       	pop	r26
    1ac0:	a2 9f       	mul	r26, r18
    1ac2:	80 0d       	add	r24, r0
    1ac4:	91 1d       	adc	r25, r1
    1ac6:	a3 9f       	mul	r26, r19
    1ac8:	90 0d       	add	r25, r0
    1aca:	b2 9f       	mul	r27, r18
    1acc:	90 0d       	add	r25, r0
    1ace:	11 24       	eor	r1, r1
    1ad0:	08 95       	ret

00001ad2 <__muluhisi3>:
    1ad2:	0e 94 f6 08 	call	0x11ec	; 0x11ec <__umulhisi3>
    1ad6:	a5 9f       	mul	r26, r21
    1ad8:	90 0d       	add	r25, r0
    1ada:	b4 9f       	mul	r27, r20
    1adc:	90 0d       	add	r25, r0
    1ade:	a4 9f       	mul	r26, r20
    1ae0:	80 0d       	add	r24, r0
    1ae2:	91 1d       	adc	r25, r1
    1ae4:	11 24       	eor	r1, r1
    1ae6:	08 95       	ret

00001ae8 <__prologue_saves__>:
    1ae8:	2f 92       	push	r2
    1aea:	3f 92       	push	r3
    1aec:	4f 92       	push	r4
    1aee:	5f 92       	push	r5
    1af0:	6f 92       	push	r6
    1af2:	7f 92       	push	r7
    1af4:	8f 92       	push	r8
    1af6:	9f 92       	push	r9
    1af8:	af 92       	push	r10
    1afa:	bf 92       	push	r11
    1afc:	cf 92       	push	r12
    1afe:	df 92       	push	r13
    1b00:	ef 92       	push	r14
    1b02:	ff 92       	push	r15
    1b04:	0f 93       	push	r16
    1b06:	1f 93       	push	r17
    1b08:	cf 93       	push	r28
    1b0a:	df 93       	push	r29
    1b0c:	cd b7       	in	r28, 0x3d	; 61
    1b0e:	de b7       	in	r29, 0x3e	; 62
    1b10:	ca 1b       	sub	r28, r26
    1b12:	db 0b       	sbc	r29, r27
    1b14:	cd bf       	out	0x3d, r28	; 61
    1b16:	de bf       	out	0x3e, r29	; 62
    1b18:	09 94       	ijmp

00001b1a <__epilogue_restores__>:
    1b1a:	2a 88       	ldd	r2, Y+18	; 0x12
    1b1c:	39 88       	ldd	r3, Y+17	; 0x11
    1b1e:	48 88       	ldd	r4, Y+16	; 0x10
    1b20:	5f 84       	ldd	r5, Y+15	; 0x0f
    1b22:	6e 84       	ldd	r6, Y+14	; 0x0e
    1b24:	7d 84       	ldd	r7, Y+13	; 0x0d
    1b26:	8c 84       	ldd	r8, Y+12	; 0x0c
    1b28:	9b 84       	ldd	r9, Y+11	; 0x0b
    1b2a:	aa 84       	ldd	r10, Y+10	; 0x0a
    1b2c:	b9 84       	ldd	r11, Y+9	; 0x09
    1b2e:	c8 84       	ldd	r12, Y+8	; 0x08
    1b30:	df 80       	ldd	r13, Y+7	; 0x07
    1b32:	ee 80       	ldd	r14, Y+6	; 0x06
    1b34:	fd 80       	ldd	r15, Y+5	; 0x05
    1b36:	0c 81       	ldd	r16, Y+4	; 0x04
    1b38:	1b 81       	ldd	r17, Y+3	; 0x03
    1b3a:	aa 81       	ldd	r26, Y+2	; 0x02
    1b3c:	b9 81       	ldd	r27, Y+1	; 0x01
    1b3e:	ce 0f       	add	r28, r30
    1b40:	d1 1d       	adc	r29, r1
    1b42:	cd bf       	out	0x3d, r28	; 61
    1b44:	de bf       	out	0x3e, r29	; 62
    1b46:	ed 01       	movw	r28, r26
    1b48:	08 95       	ret

00001b4a <_exit>:
    1b4a:	f8 94       	cli

00001b4c <__stop_program>:
    1b4c:	ff cf       	rjmp	.-2      	; 0x1b4c <__stop_program>
