Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_light_tb_behav xil_defaultlib.traffic_light_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'main_st' [C:/Users/danie/project_666/project_666.srcs/sim_1/new/demo_tb.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'cross_st' [C:/Users/danie/project_666/project_666.srcs/sim_1/new/demo_tb.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.oneHz_gen
Compiling module xil_defaultlib.sw_debounce
Compiling module xil_defaultlib.traffic_controller
Compiling module xil_defaultlib.traffic_light_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_light_tb_behav
