
TCC_W5500.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b38  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08006d08  08006d08  00007d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007164  08007164  000090b8  2**0
                  CONTENTS
  4 .ARM          00000008  08007164  08007164  00008164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800716c  0800716c  000090b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800716c  0800716c  0000816c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007170  08007170  00008170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08007174  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  200000b8  0800722c  000090b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000045c  0800722c  0000945c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000090b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000177a4  00000000  00000000  000090e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000365d  00000000  00000000  0002088c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d0  00000000  00000000  00023ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000104c  00000000  00000000  000253c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000517b  00000000  00000000  0002640c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b6d6  00000000  00000000  0002b587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8c60  00000000  00000000  00046c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013f8bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f54  00000000  00000000  0013f900  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00145854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b8 	.word	0x200000b8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006cf0 	.word	0x08006cf0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000bc 	.word	0x200000bc
 800020c:	08006cf0 	.word	0x08006cf0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b08c      	sub	sp, #48	@ 0x30
 80005a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a6:	f107 031c 	add.w	r3, r7, #28
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
 80005ae:	605a      	str	r2, [r3, #4]
 80005b0:	609a      	str	r2, [r3, #8]
 80005b2:	60da      	str	r2, [r3, #12]
 80005b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005b6:	4b41      	ldr	r3, [pc, #260]	@ (80006bc <MX_GPIO_Init+0x11c>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	4a40      	ldr	r2, [pc, #256]	@ (80006bc <MX_GPIO_Init+0x11c>)
 80005bc:	f043 0304 	orr.w	r3, r3, #4
 80005c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005c2:	4b3e      	ldr	r3, [pc, #248]	@ (80006bc <MX_GPIO_Init+0x11c>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	f003 0304 	and.w	r3, r3, #4
 80005ca:	61bb      	str	r3, [r7, #24]
 80005cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005ce:	4b3b      	ldr	r3, [pc, #236]	@ (80006bc <MX_GPIO_Init+0x11c>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	4a3a      	ldr	r2, [pc, #232]	@ (80006bc <MX_GPIO_Init+0x11c>)
 80005d4:	f043 0320 	orr.w	r3, r3, #32
 80005d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005da:	4b38      	ldr	r3, [pc, #224]	@ (80006bc <MX_GPIO_Init+0x11c>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005de:	f003 0320 	and.w	r3, r3, #32
 80005e2:	617b      	str	r3, [r7, #20]
 80005e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005e6:	4b35      	ldr	r3, [pc, #212]	@ (80006bc <MX_GPIO_Init+0x11c>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ea:	4a34      	ldr	r2, [pc, #208]	@ (80006bc <MX_GPIO_Init+0x11c>)
 80005ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005f2:	4b32      	ldr	r3, [pc, #200]	@ (80006bc <MX_GPIO_Init+0x11c>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005fa:	613b      	str	r3, [r7, #16]
 80005fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fe:	4b2f      	ldr	r3, [pc, #188]	@ (80006bc <MX_GPIO_Init+0x11c>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	4a2e      	ldr	r2, [pc, #184]	@ (80006bc <MX_GPIO_Init+0x11c>)
 8000604:	f043 0301 	orr.w	r3, r3, #1
 8000608:	6313      	str	r3, [r2, #48]	@ 0x30
 800060a:	4b2c      	ldr	r3, [pc, #176]	@ (80006bc <MX_GPIO_Init+0x11c>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060e:	f003 0301 	and.w	r3, r3, #1
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000616:	4b29      	ldr	r3, [pc, #164]	@ (80006bc <MX_GPIO_Init+0x11c>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a28      	ldr	r2, [pc, #160]	@ (80006bc <MX_GPIO_Init+0x11c>)
 800061c:	f043 0302 	orr.w	r3, r3, #2
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b26      	ldr	r3, [pc, #152]	@ (80006bc <MX_GPIO_Init+0x11c>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0302 	and.w	r3, r3, #2
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800062e:	4b23      	ldr	r3, [pc, #140]	@ (80006bc <MX_GPIO_Init+0x11c>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000632:	4a22      	ldr	r2, [pc, #136]	@ (80006bc <MX_GPIO_Init+0x11c>)
 8000634:	f043 0308 	orr.w	r3, r3, #8
 8000638:	6313      	str	r3, [r2, #48]	@ 0x30
 800063a:	4b20      	ldr	r3, [pc, #128]	@ (80006bc <MX_GPIO_Init+0x11c>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	f003 0308 	and.w	r3, r3, #8
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1G_Pin|LD3R_Pin|LD2B_Pin, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	f244 0181 	movw	r1, #16513	@ 0x4081
 800064c:	481c      	ldr	r0, [pc, #112]	@ (80006c0 <MX_GPIO_Init+0x120>)
 800064e:	f002 ff39 	bl	80034c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPI_CS_Pin|SPI_RST_Pin, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000658:	481a      	ldr	r0, [pc, #104]	@ (80006c4 <MX_GPIO_Init+0x124>)
 800065a:	f002 ff33 	bl	80034c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UserBot_Pin;
 800065e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000662:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000664:	2300      	movs	r3, #0
 8000666:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UserBot_GPIO_Port, &GPIO_InitStruct);
 800066c:	f107 031c 	add.w	r3, r7, #28
 8000670:	4619      	mov	r1, r3
 8000672:	4815      	ldr	r0, [pc, #84]	@ (80006c8 <MX_GPIO_Init+0x128>)
 8000674:	f002 fd7a 	bl	800316c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1G_Pin|LD3R_Pin|LD2B_Pin;
 8000678:	f244 0381 	movw	r3, #16513	@ 0x4081
 800067c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800067e:	2301      	movs	r3, #1
 8000680:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	2300      	movs	r3, #0
 8000684:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000686:	2300      	movs	r3, #0
 8000688:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	4619      	mov	r1, r3
 8000690:	480b      	ldr	r0, [pc, #44]	@ (80006c0 <MX_GPIO_Init+0x120>)
 8000692:	f002 fd6b 	bl	800316c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin|SPI_RST_Pin;
 8000696:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800069a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	2301      	movs	r3, #1
 800069e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a4:	2302      	movs	r3, #2
 80006a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006a8:	f107 031c 	add.w	r3, r7, #28
 80006ac:	4619      	mov	r1, r3
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_GPIO_Init+0x124>)
 80006b0:	f002 fd5c 	bl	800316c <HAL_GPIO_Init>

}
 80006b4:	bf00      	nop
 80006b6:	3730      	adds	r7, #48	@ 0x30
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40020400 	.word	0x40020400
 80006c4:	40020c00 	.word	0x40020c00
 80006c8:	40020800 	.word	0x40020800

080006cc <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80006d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000740 <MX_I2C2_Init+0x74>)
 80006d2:	4a1c      	ldr	r2, [pc, #112]	@ (8000744 <MX_I2C2_Init+0x78>)
 80006d4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 80006d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000740 <MX_I2C2_Init+0x74>)
 80006d8:	4a1b      	ldr	r2, [pc, #108]	@ (8000748 <MX_I2C2_Init+0x7c>)
 80006da:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80006dc:	4b18      	ldr	r3, [pc, #96]	@ (8000740 <MX_I2C2_Init+0x74>)
 80006de:	2200      	movs	r2, #0
 80006e0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006e2:	4b17      	ldr	r3, [pc, #92]	@ (8000740 <MX_I2C2_Init+0x74>)
 80006e4:	2201      	movs	r2, #1
 80006e6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006e8:	4b15      	ldr	r3, [pc, #84]	@ (8000740 <MX_I2C2_Init+0x74>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80006ee:	4b14      	ldr	r3, [pc, #80]	@ (8000740 <MX_I2C2_Init+0x74>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006f4:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <MX_I2C2_Init+0x74>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <MX_I2C2_Init+0x74>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000700:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <MX_I2C2_Init+0x74>)
 8000702:	2200      	movs	r2, #0
 8000704:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000706:	480e      	ldr	r0, [pc, #56]	@ (8000740 <MX_I2C2_Init+0x74>)
 8000708:	f002 ff10 	bl	800352c <HAL_I2C_Init>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000712:	f000 fb1d 	bl	8000d50 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000716:	2100      	movs	r1, #0
 8000718:	4809      	ldr	r0, [pc, #36]	@ (8000740 <MX_I2C2_Init+0x74>)
 800071a:	f002 ffa3 	bl	8003664 <HAL_I2CEx_ConfigAnalogFilter>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000724:	f000 fb14 	bl	8000d50 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000728:	2100      	movs	r1, #0
 800072a:	4805      	ldr	r0, [pc, #20]	@ (8000740 <MX_I2C2_Init+0x74>)
 800072c:	f002 ffe5 	bl	80036fa <HAL_I2CEx_ConfigDigitalFilter>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000736:	f000 fb0b 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	200000d4 	.word	0x200000d4
 8000744:	40005800 	.word	0x40005800
 8000748:	00707cbb 	.word	0x00707cbb

0800074c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b0aa      	sub	sp, #168	@ 0xa8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000754:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000764:	f107 0310 	add.w	r3, r7, #16
 8000768:	2284      	movs	r2, #132	@ 0x84
 800076a:	2100      	movs	r1, #0
 800076c:	4618      	mov	r0, r3
 800076e:	f005 fd33 	bl	80061d8 <memset>
  if(i2cHandle->Instance==I2C2)
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a21      	ldr	r2, [pc, #132]	@ (80007fc <HAL_I2C_MspInit+0xb0>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d13b      	bne.n	80007f4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800077c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000780:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000782:	2300      	movs	r3, #0
 8000784:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000786:	f107 0310 	add.w	r3, r7, #16
 800078a:	4618      	mov	r0, r3
 800078c:	f003 fc8c 	bl	80040a8 <HAL_RCCEx_PeriphCLKConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000796:	f000 fadb 	bl	8000d50 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800079a:	4b19      	ldr	r3, [pc, #100]	@ (8000800 <HAL_I2C_MspInit+0xb4>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4a18      	ldr	r2, [pc, #96]	@ (8000800 <HAL_I2C_MspInit+0xb4>)
 80007a0:	f043 0320 	orr.w	r3, r3, #32
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a6:	4b16      	ldr	r3, [pc, #88]	@ (8000800 <HAL_I2C_MspInit+0xb4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	f003 0320 	and.w	r3, r3, #32
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80007b2:	2303      	movs	r3, #3
 80007b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007b8:	2312      	movs	r3, #18
 80007ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	2300      	movs	r3, #0
 80007c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c4:	2303      	movs	r3, #3
 80007c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80007ca:	2304      	movs	r3, #4
 80007cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007d0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80007d4:	4619      	mov	r1, r3
 80007d6:	480b      	ldr	r0, [pc, #44]	@ (8000804 <HAL_I2C_MspInit+0xb8>)
 80007d8:	f002 fcc8 	bl	800316c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80007dc:	4b08      	ldr	r3, [pc, #32]	@ (8000800 <HAL_I2C_MspInit+0xb4>)
 80007de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e0:	4a07      	ldr	r2, [pc, #28]	@ (8000800 <HAL_I2C_MspInit+0xb4>)
 80007e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80007e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007e8:	4b05      	ldr	r3, [pc, #20]	@ (8000800 <HAL_I2C_MspInit+0xb4>)
 80007ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80007f4:	bf00      	nop
 80007f6:	37a8      	adds	r7, #168	@ 0xa8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40005800 	.word	0x40005800
 8000800:	40023800 	.word	0x40023800
 8000804:	40021400 	.word	0x40021400

08000808 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800080e:	f002 fb1a 	bl	8002e46 <HAL_Init>

  /* USER CODE BEGIN Init */
  setbuf(stdout, NULL); //para enviar a linha assim que for escrita sem bufferizacao
 8000812:	4bae      	ldr	r3, [pc, #696]	@ (8000acc <main+0x2c4>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	689b      	ldr	r3, [r3, #8]
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f005 fb48 	bl	8005eb0 <setbuf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000820:	f000 f988 	bl	8000b34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000824:	f7ff febc 	bl	80005a0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000828:	f000 fa98 	bl	8000d5c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800082c:	f000 fc9e 	bl	800116c <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8000830:	f7ff ff4c 	bl	80006cc <MX_I2C2_Init>
  MX_TIM2_Init();
 8000834:	f000 fc28 	bl	8001088 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8000838:	4ba5      	ldr	r3, [pc, #660]	@ (8000ad0 <main+0x2c8>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	4ba4      	ldr	r3, [pc, #656]	@ (8000ad0 <main+0x2c8>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000846:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim2);
 8000848:	48a2      	ldr	r0, [pc, #648]	@ (8000ad4 <main+0x2cc>)
 800084a:	f004 f91f 	bl	8004a8c <HAL_TIM_Base_Start_IT>

  printf("My W5500 Application!\r\n");
 800084e:	48a2      	ldr	r0, [pc, #648]	@ (8000ad8 <main+0x2d0>)
 8000850:	f005 fb26 	bl	8005ea0 <puts>

   W5500Init();
 8000854:	f001 fcce 	bl	80021f4 <W5500Init>

   ctlnetwork(CN_SET_NETINFO, (void*) &gWIZNETINFO);//envia os dados do adapatador definidos anteriormente para inicialializacao
 8000858:	49a0      	ldr	r1, [pc, #640]	@ (8000adc <main+0x2d4>)
 800085a:	2000      	movs	r0, #0
 800085c:	f001 fee4 	bl	8002628 <ctlnetwork>

   PHYStatusCheck();//checa a presenca da conexao pelo cabo ethernet ate que haja uma conexao
 8000860:	f000 f9f8 	bl	8000c54 <PHYStatusCheck>
   PrintPHYConf();//envia os dados da configuracao do adaptador
 8000864:	f000 fa1c 	bl	8000ca0 <PrintPHYConf>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//Return value of the send() function is the amount of data sent
	switch(getSn_SR(sn)) // Lê o Status Register do SockeT
 8000868:	4b9d      	ldr	r3, [pc, #628]	@ (8000ae0 <main+0x2d8>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	3301      	adds	r3, #1
 8000870:	00db      	lsls	r3, r3, #3
 8000872:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000876:	4618      	mov	r0, r3
 8000878:	f000 fd06 	bl	8001288 <WIZCHIP_READ>
 800087c:	4603      	mov	r3, r0
 800087e:	2b1c      	cmp	r3, #28
 8000880:	f200 80ff 	bhi.w	8000a82 <main+0x27a>
 8000884:	a201      	add	r2, pc, #4	@ (adr r2, 800088c <main+0x84>)
 8000886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800088a:	bf00      	nop
 800088c:	08000901 	.word	0x08000901
 8000890:	08000a83 	.word	0x08000a83
 8000894:	08000a83 	.word	0x08000a83
 8000898:	08000a83 	.word	0x08000a83
 800089c:	08000a83 	.word	0x08000a83
 80008a0:	08000a83 	.word	0x08000a83
 80008a4:	08000a83 	.word	0x08000a83
 80008a8:	08000a83 	.word	0x08000a83
 80008ac:	08000a83 	.word	0x08000a83
 80008b0:	08000a83 	.word	0x08000a83
 80008b4:	08000a83 	.word	0x08000a83
 80008b8:	08000a83 	.word	0x08000a83
 80008bc:	08000a83 	.word	0x08000a83
 80008c0:	08000a83 	.word	0x08000a83
 80008c4:	08000a83 	.word	0x08000a83
 80008c8:	08000a83 	.word	0x08000a83
 80008cc:	08000a83 	.word	0x08000a83
 80008d0:	08000a83 	.word	0x08000a83
 80008d4:	08000a83 	.word	0x08000a83
 80008d8:	08000947 	.word	0x08000947
 80008dc:	08000a83 	.word	0x08000a83
 80008e0:	08000a83 	.word	0x08000a83
 80008e4:	08000a83 	.word	0x08000a83
 80008e8:	080009f3 	.word	0x080009f3
 80008ec:	08000a83 	.word	0x08000a83
 80008f0:	08000a83 	.word	0x08000a83
 80008f4:	08000a83 	.word	0x08000a83
 80008f8:	08000a83 	.word	0x08000a83
 80008fc:	08000a5f 	.word	0x08000a5f
	{
	    case SOCK_CLOSED:
		// 1. Se o socket está FECHADO, precisamos abri-lo primeiro.
		// Se a conexão anterior falhou, o W5500 volta para cá automaticamente.
		printf("Socket Fechado. Reabrindo...\r\n");
 8000900:	4878      	ldr	r0, [pc, #480]	@ (8000ae4 <main+0x2dc>)
 8000902:	f005 facd 	bl	8005ea0 <puts>
		// Incrementa a porta para o servidor não confundir com a conexão anterior
		minha_porta_local++;
 8000906:	4b78      	ldr	r3, [pc, #480]	@ (8000ae8 <main+0x2e0>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	3301      	adds	r3, #1
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4b76      	ldr	r3, [pc, #472]	@ (8000ae8 <main+0x2e0>)
 8000910:	701a      	strb	r2, [r3, #0]
		if (minha_porta_local > 60000) minha_porta_local = 5000; // Reseta se ficar muito alto
		// Usa a porta variável
		if(socket(sn, Sn_MR_TCP, minha_porta_local, 0) == sn)
 8000912:	4b73      	ldr	r3, [pc, #460]	@ (8000ae0 <main+0x2d8>)
 8000914:	7818      	ldrb	r0, [r3, #0]
 8000916:	4b74      	ldr	r3, [pc, #464]	@ (8000ae8 <main+0x2e0>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	461a      	mov	r2, r3
 800091c:	2300      	movs	r3, #0
 800091e:	2101      	movs	r1, #1
 8000920:	f000 ff52 	bl	80017c8 <socket>
 8000924:	4603      	mov	r3, r0
 8000926:	461a      	mov	r2, r3
 8000928:	4b6d      	ldr	r3, [pc, #436]	@ (8000ae0 <main+0x2d8>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	429a      	cmp	r2, r3
 800092e:	d106      	bne.n	800093e <main+0x136>
		{
			printf("Socket Aberto na porta local: %d. Estado -> INIT\r\n", minha_porta_local);
 8000930:	4b6d      	ldr	r3, [pc, #436]	@ (8000ae8 <main+0x2e0>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	4619      	mov	r1, r3
 8000936:	486d      	ldr	r0, [pc, #436]	@ (8000aec <main+0x2e4>)
 8000938:	f005 fa4a 	bl	8005dd0 <iprintf>
		}
		else
		{
			printf("Falha ao criar socket.\r\n");
		}
		break;
 800093c:	e0a2      	b.n	8000a84 <main+0x27c>
			printf("Falha ao criar socket.\r\n");
 800093e:	486c      	ldr	r0, [pc, #432]	@ (8000af0 <main+0x2e8>)
 8000940:	f005 faae 	bl	8005ea0 <puts>
		break;
 8000944:	e09e      	b.n	8000a84 <main+0x27c>
		case SOCK_INIT:
			if(destination_ip[0] == 0)
 8000946:	4b6b      	ldr	r3, [pc, #428]	@ (8000af4 <main+0x2ec>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d103      	bne.n	8000956 <main+0x14e>
			{
				printf("ERRO: IP Zerado. Arrumando...\r\n");
 800094e:	486a      	ldr	r0, [pc, #424]	@ (8000af8 <main+0x2f0>)
 8000950:	f005 faa6 	bl	8005ea0 <puts>
				// Força o IP aqui se necessário, ou trava
				break;
 8000954:	e096      	b.n	8000a84 <main+0x27c>
			}
			// 2. Chama o connect
			printf("Enviando SYN para %d.%d.%d.%d...\r\n", destination_ip[0], destination_ip[1], destination_ip[2], destination_ip[3]);
 8000956:	4b67      	ldr	r3, [pc, #412]	@ (8000af4 <main+0x2ec>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	4619      	mov	r1, r3
 800095c:	4b65      	ldr	r3, [pc, #404]	@ (8000af4 <main+0x2ec>)
 800095e:	785b      	ldrb	r3, [r3, #1]
 8000960:	461a      	mov	r2, r3
 8000962:	4b64      	ldr	r3, [pc, #400]	@ (8000af4 <main+0x2ec>)
 8000964:	789b      	ldrb	r3, [r3, #2]
 8000966:	4618      	mov	r0, r3
 8000968:	4b62      	ldr	r3, [pc, #392]	@ (8000af4 <main+0x2ec>)
 800096a:	78db      	ldrb	r3, [r3, #3]
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	4603      	mov	r3, r0
 8000970:	4862      	ldr	r0, [pc, #392]	@ (8000afc <main+0x2f4>)
 8000972:	f005 fa2d 	bl	8005dd0 <iprintf>
			int8_t ret = connect(sn, destination_ip, destination_port);
 8000976:	4b5a      	ldr	r3, [pc, #360]	@ (8000ae0 <main+0x2d8>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	4a61      	ldr	r2, [pc, #388]	@ (8000b00 <main+0x2f8>)
 800097c:	8812      	ldrh	r2, [r2, #0]
 800097e:	495d      	ldr	r1, [pc, #372]	@ (8000af4 <main+0x2ec>)
 8000980:	4618      	mov	r0, r3
 8000982:	f001 f8a3 	bl	8001acc <connect>
 8000986:	4603      	mov	r3, r0
 8000988:	717b      	strb	r3, [r7, #5]
			// 3. Análise do Erro
			if (ret == SOCK_OK)
 800098a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800098e:	2b01      	cmp	r3, #1
 8000990:	d103      	bne.n	800099a <main+0x192>
			{
				printf("Comando aceito. Aguardando resposta do servidor...\r\n");
 8000992:	485c      	ldr	r0, [pc, #368]	@ (8000b04 <main+0x2fc>)
 8000994:	f005 fa84 	bl	8005ea0 <puts>
 8000998:	e026      	b.n	80009e8 <main+0x1e0>
			}
			else if (ret == -13) { // SOCKERR_TIMEOUT
 800099a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800099e:	f113 0f0d 	cmn.w	r3, #13
 80009a2:	d108      	bne.n	80009b6 <main+0x1ae>
				printf("ERRO -13: TIMEOUT! O PC nao respondeu. Verifique Firewall e Cabo.\r\n");
 80009a4:	4858      	ldr	r0, [pc, #352]	@ (8000b08 <main+0x300>)
 80009a6:	f005 fa7b 	bl	8005ea0 <puts>
				close(sn); // Fecha para tentar de novo
 80009aa:	4b4d      	ldr	r3, [pc, #308]	@ (8000ae0 <main+0x2d8>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	4618      	mov	r0, r3
 80009b0:	f001 f81e 	bl	80019f0 <close>
 80009b4:	e018      	b.n	80009e8 <main+0x1e0>
				}
			else if (ret == -4) { // SOCKERR_SOCKCLOSED
 80009b6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80009ba:	f113 0f04 	cmn.w	r3, #4
 80009be:	d108      	bne.n	80009d2 <main+0x1ca>
				printf("ERRO -4: Socket Fechado! O comando socket() anterior falhou ou foi lento.\r\n");
 80009c0:	4852      	ldr	r0, [pc, #328]	@ (8000b0c <main+0x304>)
 80009c2:	f005 fa6d 	bl	8005ea0 <puts>
				close(sn); // Reinicia o ciclo
 80009c6:	4b46      	ldr	r3, [pc, #280]	@ (8000ae0 <main+0x2d8>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	4618      	mov	r0, r3
 80009cc:	f001 f810 	bl	80019f0 <close>
 80009d0:	e00a      	b.n	80009e8 <main+0x1e0>
				}
			else {
				printf("ERRO desconhecido: %d\r\n", ret);
 80009d2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80009d6:	4619      	mov	r1, r3
 80009d8:	484d      	ldr	r0, [pc, #308]	@ (8000b10 <main+0x308>)
 80009da:	f005 f9f9 	bl	8005dd0 <iprintf>
				close(sn);
 80009de:	4b40      	ldr	r3, [pc, #256]	@ (8000ae0 <main+0x2d8>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	4618      	mov	r0, r3
 80009e4:	f001 f804 	bl	80019f0 <close>
			}
			// DELAY CRUCIAL: Impede que o erro -4 aconteça em loop infinito
			HAL_Delay(1000);
 80009e8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009ec:	f002 fa88 	bl	8002f00 <HAL_Delay>
			break;
 80009f0:	e048      	b.n	8000a84 <main+0x27c>
			case SOCK_ESTABLISHED:
				// 3. Conexão feita! O servidor aceitou.
				// Verifique se tem dados chegando
				if(getSn_IR(sn) & Sn_IR_CON) {
 80009f2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ae0 <main+0x2d8>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	3301      	adds	r3, #1
 80009fa:	00db      	lsls	r3, r3, #3
 80009fc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000a00:	4618      	mov	r0, r3
 8000a02:	f000 fc41 	bl	8001288 <WIZCHIP_READ>
 8000a06:	4603      	mov	r3, r0
 8000a08:	f003 0301 	and.w	r3, r3, #1
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d00a      	beq.n	8000a26 <main+0x21e>
					setSn_IR(sn, Sn_IR_CON); // Limpa flag de interrupção de conexão
 8000a10:	4b33      	ldr	r3, [pc, #204]	@ (8000ae0 <main+0x2d8>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	3301      	adds	r3, #1
 8000a18:	00db      	lsls	r3, r3, #3
 8000a1a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000a1e:	2101      	movs	r1, #1
 8000a20:	4618      	mov	r0, r3
 8000a22:	f000 fc7d 	bl	8001320 <WIZCHIP_WRITE>
					// Pode acender um LED indicando conexão aqui
					}
				if(snaux == 0)
 8000a26:	4b3b      	ldr	r3, [pc, #236]	@ (8000b14 <main+0x30c>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d102      	bne.n	8000a34 <main+0x22c>
				{
					printf("\r\nConexao Realizada");
 8000a2e:	483a      	ldr	r0, [pc, #232]	@ (8000b18 <main+0x310>)
 8000a30:	f005 f9ce 	bl	8005dd0 <iprintf>
				}
				// Sua lógica de envio/recebimento de dados entra aqui
				uint16_t tamanho = getSn_RX_RSR(sn); // Verifica dados recebidos
 8000a34:	4b2a      	ldr	r3, [pc, #168]	@ (8000ae0 <main+0x2d8>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f000 fdc8 	bl	80015ce <getSn_RX_RSR>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	80fb      	strh	r3, [r7, #6]
				if(tamanho > 0) {
 8000a42:	88fb      	ldrh	r3, [r7, #6]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d006      	beq.n	8000a56 <main+0x24e>
					recv(sn, receive_buff, tamanho); // Lê os dados
 8000a48:	4b25      	ldr	r3, [pc, #148]	@ (8000ae0 <main+0x2d8>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	88fa      	ldrh	r2, [r7, #6]
 8000a4e:	4933      	ldr	r1, [pc, #204]	@ (8000b1c <main+0x314>)
 8000a50:	4618      	mov	r0, r3
 8000a52:	f001 fa85 	bl	8001f60 <recv>
					}
				snaux = 1;
 8000a56:	4b2f      	ldr	r3, [pc, #188]	@ (8000b14 <main+0x30c>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	701a      	strb	r2, [r3, #0]
				break;
 8000a5c:	e012      	b.n	8000a84 <main+0x27c>
			case SOCK_CLOSE_WAIT:
				// 4. O servidor mandou fechar a conexão (FIN).
				// Devemos desconectar e fechar o socket para reiniciar o ciclo.
				disconnect(sn);
 8000a5e:	4b20      	ldr	r3, [pc, #128]	@ (8000ae0 <main+0x2d8>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	4618      	mov	r0, r3
 8000a64:	f001 f90e 	bl	8001c84 <disconnect>
				close(sn);
 8000a68:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae0 <main+0x2d8>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f000 ffbf 	bl	80019f0 <close>
				snaux = 0;
 8000a72:	4b28      	ldr	r3, [pc, #160]	@ (8000b14 <main+0x30c>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	701a      	strb	r2, [r3, #0]
				HAL_Delay(1000);
 8000a78:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a7c:	f002 fa40 	bl	8002f00 <HAL_Delay>
				break;
 8000a80:	e000      	b.n	8000a84 <main+0x27c>
			default:
				// Tratamento de erros/timeouts
				// Se ficar travado em SYN_SENT (tentando conectar) por muito tempo, feche.
				break;
 8000a82:	bf00      	nop
	}
#endif
#if 1
	  if(snaux == 1 && tmaux == 1)
 8000a84:	4b23      	ldr	r3, [pc, #140]	@ (8000b14 <main+0x30c>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	f47f aeed 	bne.w	8000868 <main+0x60>
 8000a8e:	4b24      	ldr	r3, [pc, #144]	@ (8000b20 <main+0x318>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	f47f aee8 	bne.w	8000868 <main+0x60>
	  {
		  HAL_GPIO_TogglePin(LD1G_GPIO_Port,LD1G_Pin);
 8000a98:	2101      	movs	r1, #1
 8000a9a:	4822      	ldr	r0, [pc, #136]	@ (8000b24 <main+0x31c>)
 8000a9c:	f002 fd2b 	bl	80034f6 <HAL_GPIO_TogglePin>
		  if(send(sn, "Hello World!\r\n", 16)<=SOCK_ERROR) //envia o a mensagem para o servidor, sendo o segundo componente a mensagem e o terceiro o numero de caracteres
 8000aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <main+0x2d8>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2210      	movs	r2, #16
 8000aa6:	4920      	ldr	r1, [pc, #128]	@ (8000b28 <main+0x320>)
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f001 f961 	bl	8001d70 <send>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	dc04      	bgt.n	8000abe <main+0x2b6>
		  {
			  printf("\r\nSending Failed!");//envia que a mensagem nao foi enviada para a serial caso o servidor tenha sido fechado, gerando um erro no socket pois fechou a conexao
 8000ab4:	481d      	ldr	r0, [pc, #116]	@ (8000b2c <main+0x324>)
 8000ab6:	f005 f98b 	bl	8005dd0 <iprintf>
			  while(1);
 8000aba:	bf00      	nop
 8000abc:	e7fd      	b.n	8000aba <main+0x2b2>
		  }
		  else
		  {
			  printf("\r\nSending Success!"); //apensa um retorno pela serial que foi executado com sucesso o envio da mensagem
 8000abe:	481c      	ldr	r0, [pc, #112]	@ (8000b30 <main+0x328>)
 8000ac0:	f005 f986 	bl	8005dd0 <iprintf>
		  }
		  tmaux = 0;
 8000ac4:	4b16      	ldr	r3, [pc, #88]	@ (8000b20 <main+0x318>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
	switch(getSn_SR(sn)) // Lê o Status Register do SockeT
 8000aca:	e6cd      	b.n	8000868 <main+0x60>
 8000acc:	20000068 	.word	0x20000068
 8000ad0:	200001ac 	.word	0x200001ac
 8000ad4:	20000214 	.word	0x20000214
 8000ad8:	08006d08 	.word	0x08006d08
 8000adc:	20000000 	.word	0x20000000
 8000ae0:	2000001e 	.word	0x2000001e
 8000ae4:	08006d20 	.word	0x08006d20
 8000ae8:	2000001f 	.word	0x2000001f
 8000aec:	08006d40 	.word	0x08006d40
 8000af0:	08006d74 	.word	0x08006d74
 8000af4:	20000018 	.word	0x20000018
 8000af8:	08006d8c 	.word	0x08006d8c
 8000afc:	08006dac 	.word	0x08006dac
 8000b00:	2000001c 	.word	0x2000001c
 8000b04:	08006dd0 	.word	0x08006dd0
 8000b08:	08006e04 	.word	0x08006e04
 8000b0c:	08006e48 	.word	0x08006e48
 8000b10:	08006e94 	.word	0x08006e94
 8000b14:	200001a8 	.word	0x200001a8
 8000b18:	08006eac 	.word	0x08006eac
 8000b1c:	20000128 	.word	0x20000128
 8000b20:	200001a9 	.word	0x200001a9
 8000b24:	40020400 	.word	0x40020400
 8000b28:	08006ec0 	.word	0x08006ec0
 8000b2c:	08006ed0 	.word	0x08006ed0
 8000b30:	08006ee4 	.word	0x08006ee4

08000b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b094      	sub	sp, #80	@ 0x50
 8000b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b3a:	f107 0320 	add.w	r3, r7, #32
 8000b3e:	2230      	movs	r2, #48	@ 0x30
 8000b40:	2100      	movs	r1, #0
 8000b42:	4618      	mov	r0, r3
 8000b44:	f005 fb48 	bl	80061d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b48:	f107 030c 	add.w	r3, r7, #12
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	601a      	str	r2, [r3, #0]
 8000b50:	605a      	str	r2, [r3, #4]
 8000b52:	609a      	str	r2, [r3, #8]
 8000b54:	60da      	str	r2, [r3, #12]
 8000b56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b58:	4b28      	ldr	r3, [pc, #160]	@ (8000bfc <SystemClock_Config+0xc8>)
 8000b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b5c:	4a27      	ldr	r2, [pc, #156]	@ (8000bfc <SystemClock_Config+0xc8>)
 8000b5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b62:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b64:	4b25      	ldr	r3, [pc, #148]	@ (8000bfc <SystemClock_Config+0xc8>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b70:	4b23      	ldr	r3, [pc, #140]	@ (8000c00 <SystemClock_Config+0xcc>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b78:	4a21      	ldr	r2, [pc, #132]	@ (8000c00 <SystemClock_Config+0xcc>)
 8000b7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b7e:	6013      	str	r3, [r2, #0]
 8000b80:	4b1f      	ldr	r3, [pc, #124]	@ (8000c00 <SystemClock_Config+0xcc>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b88:	607b      	str	r3, [r7, #4]
 8000b8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b96:	2302      	movs	r3, #2
 8000b98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b9a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000ba0:	2319      	movs	r3, #25
 8000ba2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 128;
 8000ba4:	2380      	movs	r3, #128	@ 0x80
 8000ba6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000bac:	2302      	movs	r3, #2
 8000bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bb0:	f107 0320 	add.w	r3, r7, #32
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f002 fded 	bl	8003794 <HAL_RCC_OscConfig>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000bc0:	f000 f8c6 	bl	8000d50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc4:	230f      	movs	r3, #15
 8000bc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bdc:	f107 030c 	add.w	r3, r7, #12
 8000be0:	2102      	movs	r1, #2
 8000be2:	4618      	mov	r0, r3
 8000be4:	f003 f87a 	bl	8003cdc <HAL_RCC_ClockConfig>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000bee:	f000 f8af 	bl	8000d50 <Error_Handler>
  }
}
 8000bf2:	bf00      	nop
 8000bf4:	3750      	adds	r7, #80	@ 0x50
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40007000 	.word	0x40007000

08000c04 <UWriteData>:

/* USER CODE BEGIN 4 */
void UWriteData(const char data)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
	while(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE)==RESET);
 8000c0e:	bf00      	nop
 8000c10:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <UWriteData+0x30>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	69db      	ldr	r3, [r3, #28]
 8000c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c1a:	2b80      	cmp	r3, #128	@ 0x80
 8000c1c:	d1f8      	bne.n	8000c10 <UWriteData+0xc>

	huart2.Instance->TDR=data;
 8000c1e:	4b05      	ldr	r3, [pc, #20]	@ (8000c34 <UWriteData+0x30>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	79fa      	ldrb	r2, [r7, #7]
 8000c24:	629a      	str	r2, [r3, #40]	@ 0x28

}
 8000c26:	bf00      	nop
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	20000260 	.word	0x20000260

08000c38 <__io_putchar>:

int __io_putchar(int ch)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
	UWriteData(ch);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff ffdd 	bl	8000c04 <UWriteData>
	return ch;
 8000c4a:	687b      	ldr	r3, [r7, #4]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <PHYStatusCheck>:


void PHYStatusCheck(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
	uint8_t tmp;

	do
	{
		printf("\r\nChecking Ethernet Cable Presence ...");
 8000c5a:	480e      	ldr	r0, [pc, #56]	@ (8000c94 <PHYStatusCheck+0x40>)
 8000c5c:	f005 f8b8 	bl	8005dd0 <iprintf>
		ctlwizchip(CW_GET_PHYLINK, (void*) &tmp);
 8000c60:	1dfb      	adds	r3, r7, #7
 8000c62:	4619      	mov	r1, r3
 8000c64:	200f      	movs	r0, #15
 8000c66:	f001 fbff 	bl	8002468 <ctlwizchip>

		if(tmp == PHY_LINK_OFF)
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d106      	bne.n	8000c7e <PHYStatusCheck+0x2a>
		{
			printf("NO Cable Connected!");
 8000c70:	4809      	ldr	r0, [pc, #36]	@ (8000c98 <PHYStatusCheck+0x44>)
 8000c72:	f005 f8ad 	bl	8005dd0 <iprintf>
			HAL_Delay(1000);
 8000c76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c7a:	f002 f941 	bl	8002f00 <HAL_Delay>
		}
	}while(tmp == PHY_LINK_OFF);
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d0ea      	beq.n	8000c5a <PHYStatusCheck+0x6>

	printf("Good! Cable got connected!");
 8000c84:	4805      	ldr	r0, [pc, #20]	@ (8000c9c <PHYStatusCheck+0x48>)
 8000c86:	f005 f8a3 	bl	8005dd0 <iprintf>

}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	08006ef8 	.word	0x08006ef8
 8000c98:	08006f20 	.word	0x08006f20
 8000c9c:	08006f34 	.word	0x08006f34

08000ca0 <PrintPHYConf>:

void PrintPHYConf(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
	wiz_PhyConf phyconf;

	ctlwizchip(CW_GET_PHYCONF, (void*) &phyconf);
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	4619      	mov	r1, r3
 8000caa:	200b      	movs	r0, #11
 8000cac:	f001 fbdc 	bl	8002468 <ctlwizchip>

	if(phyconf.by==PHY_CONFBY_HW)
 8000cb0:	793b      	ldrb	r3, [r7, #4]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d103      	bne.n	8000cbe <PrintPHYConf+0x1e>
	{
		printf("\n\rPHY Configured by Hardware Pins");
 8000cb6:	4814      	ldr	r0, [pc, #80]	@ (8000d08 <PrintPHYConf+0x68>)
 8000cb8:	f005 f88a 	bl	8005dd0 <iprintf>
 8000cbc:	e002      	b.n	8000cc4 <PrintPHYConf+0x24>
	}
	else
	{
		printf("\n\rPHY Configured by Registers");
 8000cbe:	4813      	ldr	r0, [pc, #76]	@ (8000d0c <PrintPHYConf+0x6c>)
 8000cc0:	f005 f886 	bl	8005dd0 <iprintf>
	}

	if(phyconf.mode==PHY_MODE_AUTONEGO)
 8000cc4:	797b      	ldrb	r3, [r7, #5]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d103      	bne.n	8000cd2 <PrintPHYConf+0x32>
	{
		printf("\n\rAutonegotiation Enabled");
 8000cca:	4811      	ldr	r0, [pc, #68]	@ (8000d10 <PrintPHYConf+0x70>)
 8000ccc:	f005 f880 	bl	8005dd0 <iprintf>
 8000cd0:	e002      	b.n	8000cd8 <PrintPHYConf+0x38>
	}
	else
	{
		printf("\n\rAutonegotiation NOT Enabled");
 8000cd2:	4810      	ldr	r0, [pc, #64]	@ (8000d14 <PrintPHYConf+0x74>)
 8000cd4:	f005 f87c 	bl	8005dd0 <iprintf>
	}

	if(phyconf.duplex==PHY_DUPLEX_FULL)
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d103      	bne.n	8000ce6 <PrintPHYConf+0x46>
	{
		printf("\n\rDuplex Mode: Full");
 8000cde:	480e      	ldr	r0, [pc, #56]	@ (8000d18 <PrintPHYConf+0x78>)
 8000ce0:	f005 f876 	bl	8005dd0 <iprintf>
 8000ce4:	e002      	b.n	8000cec <PrintPHYConf+0x4c>
	}
	else
	{
		printf("\n\rDuplex Mode: Half");
 8000ce6:	480d      	ldr	r0, [pc, #52]	@ (8000d1c <PrintPHYConf+0x7c>)
 8000ce8:	f005 f872 	bl	8005dd0 <iprintf>
	}

	if(phyconf.speed==PHY_SPEED_10)
 8000cec:	79bb      	ldrb	r3, [r7, #6]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d103      	bne.n	8000cfa <PrintPHYConf+0x5a>
	{
		printf("\n\rSpeed: 10Mbps");
 8000cf2:	480b      	ldr	r0, [pc, #44]	@ (8000d20 <PrintPHYConf+0x80>)
 8000cf4:	f005 f86c 	bl	8005dd0 <iprintf>
	}
	else
	{
		printf("\n\rSpeed: 100Mbps");
	}
}
 8000cf8:	e002      	b.n	8000d00 <PrintPHYConf+0x60>
		printf("\n\rSpeed: 100Mbps");
 8000cfa:	480a      	ldr	r0, [pc, #40]	@ (8000d24 <PrintPHYConf+0x84>)
 8000cfc:	f005 f868 	bl	8005dd0 <iprintf>
}
 8000d00:	bf00      	nop
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	08006f50 	.word	0x08006f50
 8000d0c:	08006f74 	.word	0x08006f74
 8000d10:	08006f94 	.word	0x08006f94
 8000d14:	08006fb0 	.word	0x08006fb0
 8000d18:	08006fd0 	.word	0x08006fd0
 8000d1c:	08006fe4 	.word	0x08006fe4
 8000d20:	08006ff8 	.word	0x08006ff8
 8000d24:	08007008 	.word	0x08007008

08000d28 <HAL_TIM_PeriodElapsedCallback>:

	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
    // Verifica se quem chamou foi realmente o TIM2 (caso tenha outros timers)
    if (htim->Instance == TIM2)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d38:	d102      	bne.n	8000d40 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        // AÇÃO 1: Piscar um LED para debug visual (opcional)
        tmaux = 1;
 8000d3a:	4b04      	ldr	r3, [pc, #16]	@ (8000d4c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	701a      	strb	r2, [r3, #0]
        // AÇÃO 3: Contador global (opcional)
        // segundos_totais++;
    }
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	200001a9 	.word	0x200001a9

08000d50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d54:	b672      	cpsid	i
}
 8000d56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <Error_Handler+0x8>

08000d5c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000d60:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000d62:	4a1c      	ldr	r2, [pc, #112]	@ (8000dd4 <MX_SPI1_Init+0x78>)
 8000d64:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d66:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000d68:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d6c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d6e:	4b18      	ldr	r3, [pc, #96]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d74:	4b16      	ldr	r3, [pc, #88]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000d76:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000d7a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d7c:	4b14      	ldr	r3, [pc, #80]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d82:	4b13      	ldr	r3, [pc, #76]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d88:	4b11      	ldr	r3, [pc, #68]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000d8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d8e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d90:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d96:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000da2:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000da8:	4b09      	ldr	r3, [pc, #36]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000daa:	2207      	movs	r2, #7
 8000dac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000dae:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000db4:	4b06      	ldr	r3, [pc, #24]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000db6:	2208      	movs	r2, #8
 8000db8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000dba:	4805      	ldr	r0, [pc, #20]	@ (8000dd0 <MX_SPI1_Init+0x74>)
 8000dbc:	f003 fd64 	bl	8004888 <HAL_SPI_Init>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000dc6:	f7ff ffc3 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	200001ac 	.word	0x200001ac
 8000dd4:	40013000 	.word	0x40013000

08000dd8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08a      	sub	sp, #40	@ 0x28
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a17      	ldr	r2, [pc, #92]	@ (8000e54 <HAL_SPI_MspInit+0x7c>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d127      	bne.n	8000e4a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dfa:	4b17      	ldr	r3, [pc, #92]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dfe:	4a16      	ldr	r2, [pc, #88]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000e00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e04:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e06:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e12:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	4a10      	ldr	r2, [pc, #64]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000e2a:	23e0      	movs	r3, #224	@ 0xe0
 8000e2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e36:	2303      	movs	r3, #3
 8000e38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e3a:	2305      	movs	r3, #5
 8000e3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	4619      	mov	r1, r3
 8000e44:	4805      	ldr	r0, [pc, #20]	@ (8000e5c <HAL_SPI_MspInit+0x84>)
 8000e46:	f002 f991 	bl	800316c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	3728      	adds	r7, #40	@ 0x28
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40013000 	.word	0x40013000
 8000e58:	40023800 	.word	0x40023800
 8000e5c:	40020000 	.word	0x40020000

08000e60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e66:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e70:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e72:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7e:	4b09      	ldr	r3, [pc, #36]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e82:	4a08      	ldr	r2, [pc, #32]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e88:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e96:	bf00      	nop
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	40023800 	.word	0x40023800

08000ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <NMI_Handler+0x4>

08000eb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <HardFault_Handler+0x4>

08000eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <MemManage_Handler+0x4>

08000ec0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <BusFault_Handler+0x4>

08000ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <UsageFault_Handler+0x4>

08000ed0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000efe:	f001 ffdf 	bl	8002ec0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
	...

08000f08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f0c:	4802      	ldr	r0, [pc, #8]	@ (8000f18 <TIM2_IRQHandler+0x10>)
 8000f0e:	f003 fe35 	bl	8004b7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000214 	.word	0x20000214

08000f1c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f28:	2300      	movs	r3, #0
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	e00a      	b.n	8000f44 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f2e:	f3af 8000 	nop.w
 8000f32:	4601      	mov	r1, r0
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	1c5a      	adds	r2, r3, #1
 8000f38:	60ba      	str	r2, [r7, #8]
 8000f3a:	b2ca      	uxtb	r2, r1
 8000f3c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	3301      	adds	r3, #1
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	697a      	ldr	r2, [r7, #20]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	dbf0      	blt.n	8000f2e <_read+0x12>
	}

return len;
 8000f4c:	687b      	ldr	r3, [r7, #4]
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b086      	sub	sp, #24
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	60f8      	str	r0, [r7, #12]
 8000f5e:	60b9      	str	r1, [r7, #8]
 8000f60:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f62:	2300      	movs	r3, #0
 8000f64:	617b      	str	r3, [r7, #20]
 8000f66:	e009      	b.n	8000f7c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	1c5a      	adds	r2, r3, #1
 8000f6c:	60ba      	str	r2, [r7, #8]
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff fe61 	bl	8000c38 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	697a      	ldr	r2, [r7, #20]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	dbf1      	blt.n	8000f68 <_write+0x12>
	}
	return len;
 8000f84:	687b      	ldr	r3, [r7, #4]
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3718      	adds	r7, #24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <_close>:

int _close(int file)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
	return -1;
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fb6:	605a      	str	r2, [r3, #4]
	return 0;
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <_isatty>:

int _isatty(int file)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
	return 1;
 8000fce:	2301      	movs	r3, #1
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
	return 0;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3714      	adds	r7, #20
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
	...

08000ff8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001000:	4a14      	ldr	r2, [pc, #80]	@ (8001054 <_sbrk+0x5c>)
 8001002:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <_sbrk+0x60>)
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800100c:	4b13      	ldr	r3, [pc, #76]	@ (800105c <_sbrk+0x64>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d102      	bne.n	800101a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001014:	4b11      	ldr	r3, [pc, #68]	@ (800105c <_sbrk+0x64>)
 8001016:	4a12      	ldr	r2, [pc, #72]	@ (8001060 <_sbrk+0x68>)
 8001018:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800101a:	4b10      	ldr	r3, [pc, #64]	@ (800105c <_sbrk+0x64>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4413      	add	r3, r2
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	429a      	cmp	r2, r3
 8001026:	d207      	bcs.n	8001038 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001028:	f005 f924 	bl	8006274 <__errno>
 800102c:	4603      	mov	r3, r0
 800102e:	220c      	movs	r2, #12
 8001030:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001032:	f04f 33ff 	mov.w	r3, #4294967295
 8001036:	e009      	b.n	800104c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001038:	4b08      	ldr	r3, [pc, #32]	@ (800105c <_sbrk+0x64>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800103e:	4b07      	ldr	r3, [pc, #28]	@ (800105c <_sbrk+0x64>)
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4413      	add	r3, r2
 8001046:	4a05      	ldr	r2, [pc, #20]	@ (800105c <_sbrk+0x64>)
 8001048:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800104a:	68fb      	ldr	r3, [r7, #12]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20050000 	.word	0x20050000
 8001058:	00000400 	.word	0x00000400
 800105c:	20000210 	.word	0x20000210
 8001060:	20000460 	.word	0x20000460

08001064 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <SystemInit+0x20>)
 800106a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800106e:	4a05      	ldr	r2, [pc, #20]	@ (8001084 <SystemInit+0x20>)
 8001070:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001074:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b088      	sub	sp, #32
 800108c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800108e:	f107 0310 	add.w	r3, r7, #16
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800109c:	1d3b      	adds	r3, r7, #4
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001120 <MX_TIM2_Init+0x98>)
 80010a8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010ac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 80010ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001120 <MX_TIM2_Init+0x98>)
 80010b0:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80010b4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001120 <MX_TIM2_Init+0x98>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80010bc:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <MX_TIM2_Init+0x98>)
 80010be:	f242 720f 	movw	r2, #9999	@ 0x270f
 80010c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010c4:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <MX_TIM2_Init+0x98>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ca:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <MX_TIM2_Init+0x98>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010d0:	4813      	ldr	r0, [pc, #76]	@ (8001120 <MX_TIM2_Init+0x98>)
 80010d2:	f003 fc84 	bl	80049de <HAL_TIM_Base_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80010dc:	f7ff fe38 	bl	8000d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010e4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010e6:	f107 0310 	add.w	r3, r7, #16
 80010ea:	4619      	mov	r1, r3
 80010ec:	480c      	ldr	r0, [pc, #48]	@ (8001120 <MX_TIM2_Init+0x98>)
 80010ee:	f003 fe4d 	bl	8004d8c <HAL_TIM_ConfigClockSource>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80010f8:	f7ff fe2a 	bl	8000d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010fc:	2300      	movs	r3, #0
 80010fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001100:	2300      	movs	r3, #0
 8001102:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	4619      	mov	r1, r3
 8001108:	4805      	ldr	r0, [pc, #20]	@ (8001120 <MX_TIM2_Init+0x98>)
 800110a:	f004 f877 	bl	80051fc <HAL_TIMEx_MasterConfigSynchronization>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001114:	f7ff fe1c 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001118:	bf00      	nop
 800111a:	3720      	adds	r7, #32
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000214 	.word	0x20000214

08001124 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001134:	d113      	bne.n	800115e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001136:	4b0c      	ldr	r3, [pc, #48]	@ (8001168 <HAL_TIM_Base_MspInit+0x44>)
 8001138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113a:	4a0b      	ldr	r2, [pc, #44]	@ (8001168 <HAL_TIM_Base_MspInit+0x44>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6413      	str	r3, [r2, #64]	@ 0x40
 8001142:	4b09      	ldr	r3, [pc, #36]	@ (8001168 <HAL_TIM_Base_MspInit+0x44>)
 8001144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	201c      	movs	r0, #28
 8001154:	f001 ffd3 	bl	80030fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001158:	201c      	movs	r0, #28
 800115a:	f001 ffec 	bl	8003136 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40023800 	.word	0x40023800

0800116c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001170:	4b14      	ldr	r3, [pc, #80]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 8001172:	4a15      	ldr	r2, [pc, #84]	@ (80011c8 <MX_USART2_UART_Init+0x5c>)
 8001174:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001176:	4b13      	ldr	r3, [pc, #76]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 8001178:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800117c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800117e:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001184:	4b0f      	ldr	r3, [pc, #60]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800118a:	4b0e      	ldr	r3, [pc, #56]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 800118c:	2200      	movs	r2, #0
 800118e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001190:	4b0c      	ldr	r3, [pc, #48]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 8001192:	220c      	movs	r2, #12
 8001194:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001196:	4b0b      	ldr	r3, [pc, #44]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800119c:	4b09      	ldr	r3, [pc, #36]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 800119e:	2200      	movs	r2, #0
 80011a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011a2:	4b08      	ldr	r3, [pc, #32]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011a8:	4b06      	ldr	r3, [pc, #24]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ae:	4805      	ldr	r0, [pc, #20]	@ (80011c4 <MX_USART2_UART_Init+0x58>)
 80011b0:	f004 f8d0 	bl	8005354 <HAL_UART_Init>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011ba:	f7ff fdc9 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000260 	.word	0x20000260
 80011c8:	40004400 	.word	0x40004400

080011cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b0aa      	sub	sp, #168	@ 0xa8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	2284      	movs	r2, #132	@ 0x84
 80011ea:	2100      	movs	r1, #0
 80011ec:	4618      	mov	r0, r3
 80011ee:	f004 fff3 	bl	80061d8 <memset>
  if(uartHandle->Instance==USART2)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a21      	ldr	r2, [pc, #132]	@ (800127c <HAL_UART_MspInit+0xb0>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d13a      	bne.n	8001272 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011fc:	2380      	movs	r3, #128	@ 0x80
 80011fe:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001200:	2300      	movs	r3, #0
 8001202:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001204:	f107 0310 	add.w	r3, r7, #16
 8001208:	4618      	mov	r0, r3
 800120a:	f002 ff4d 	bl	80040a8 <HAL_RCCEx_PeriphCLKConfig>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001214:	f7ff fd9c 	bl	8000d50 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001218:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <HAL_UART_MspInit+0xb4>)
 800121a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121c:	4a18      	ldr	r2, [pc, #96]	@ (8001280 <HAL_UART_MspInit+0xb4>)
 800121e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001222:	6413      	str	r3, [r2, #64]	@ 0x40
 8001224:	4b16      	ldr	r3, [pc, #88]	@ (8001280 <HAL_UART_MspInit+0xb4>)
 8001226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800122c:	60fb      	str	r3, [r7, #12]
 800122e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001230:	4b13      	ldr	r3, [pc, #76]	@ (8001280 <HAL_UART_MspInit+0xb4>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001234:	4a12      	ldr	r2, [pc, #72]	@ (8001280 <HAL_UART_MspInit+0xb4>)
 8001236:	f043 0308 	orr.w	r3, r3, #8
 800123a:	6313      	str	r3, [r2, #48]	@ 0x30
 800123c:	4b10      	ldr	r3, [pc, #64]	@ (8001280 <HAL_UART_MspInit+0xb4>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001240:	f003 0308 	and.w	r3, r3, #8
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001248:	2360      	movs	r3, #96	@ 0x60
 800124a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124e:	2302      	movs	r3, #2
 8001250:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001254:	2300      	movs	r3, #0
 8001256:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125a:	2303      	movs	r3, #3
 800125c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001260:	2307      	movs	r3, #7
 8001262:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001266:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800126a:	4619      	mov	r1, r3
 800126c:	4805      	ldr	r0, [pc, #20]	@ (8001284 <HAL_UART_MspInit+0xb8>)
 800126e:	f001 ff7d 	bl	800316c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001272:	bf00      	nop
 8001274:	37a8      	adds	r7, #168	@ 0xa8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40004400 	.word	0x40004400
 8001280:	40023800 	.word	0x40023800
 8001284:	40020c00 	.word	0x40020c00

08001288 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8001290:	4b22      	ldr	r3, [pc, #136]	@ (800131c <WIZCHIP_READ+0x94>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001296:	4b21      	ldr	r3, [pc, #132]	@ (800131c <WIZCHIP_READ+0x94>)
 8001298:	695b      	ldr	r3, [r3, #20]
 800129a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800129c:	4b1f      	ldr	r3, [pc, #124]	@ (800131c <WIZCHIP_READ+0x94>)
 800129e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d003      	beq.n	80012ac <WIZCHIP_READ+0x24>
 80012a4:	4b1d      	ldr	r3, [pc, #116]	@ (800131c <WIZCHIP_READ+0x94>)
 80012a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d114      	bne.n	80012d6 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80012ac:	4b1b      	ldr	r3, [pc, #108]	@ (800131c <WIZCHIP_READ+0x94>)
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	0c12      	lsrs	r2, r2, #16
 80012b4:	b2d2      	uxtb	r2, r2
 80012b6:	4610      	mov	r0, r2
 80012b8:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80012ba:	4b18      	ldr	r3, [pc, #96]	@ (800131c <WIZCHIP_READ+0x94>)
 80012bc:	6a1b      	ldr	r3, [r3, #32]
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	0a12      	lsrs	r2, r2, #8
 80012c2:	b2d2      	uxtb	r2, r2
 80012c4:	4610      	mov	r0, r2
 80012c6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80012c8:	4b14      	ldr	r3, [pc, #80]	@ (800131c <WIZCHIP_READ+0x94>)
 80012ca:	6a1b      	ldr	r3, [r3, #32]
 80012cc:	687a      	ldr	r2, [r7, #4]
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	4610      	mov	r0, r2
 80012d2:	4798      	blx	r3
 80012d4:	e011      	b.n	80012fa <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	0c1b      	lsrs	r3, r3, #16
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	0a1b      	lsrs	r3, r3, #8
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80012ec:	4b0b      	ldr	r3, [pc, #44]	@ (800131c <WIZCHIP_READ+0x94>)
 80012ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012f0:	f107 020c 	add.w	r2, r7, #12
 80012f4:	2103      	movs	r1, #3
 80012f6:	4610      	mov	r0, r2
 80012f8:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80012fa:	4b08      	ldr	r3, [pc, #32]	@ (800131c <WIZCHIP_READ+0x94>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	4798      	blx	r3
 8001300:	4603      	mov	r3, r0
 8001302:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8001304:	4b05      	ldr	r3, [pc, #20]	@ (800131c <WIZCHIP_READ+0x94>)
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800130a:	4b04      	ldr	r3, [pc, #16]	@ (800131c <WIZCHIP_READ+0x94>)
 800130c:	691b      	ldr	r3, [r3, #16]
 800130e:	4798      	blx	r3
   return ret;
 8001310:	7bfb      	ldrb	r3, [r7, #15]
}
 8001312:	4618      	mov	r0, r3
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000028 	.word	0x20000028

08001320 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 800132c:	4b22      	ldr	r3, [pc, #136]	@ (80013b8 <WIZCHIP_WRITE+0x98>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001332:	4b21      	ldr	r3, [pc, #132]	@ (80013b8 <WIZCHIP_WRITE+0x98>)
 8001334:	695b      	ldr	r3, [r3, #20]
 8001336:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f043 0304 	orr.w	r3, r3, #4
 800133e:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001340:	4b1d      	ldr	r3, [pc, #116]	@ (80013b8 <WIZCHIP_WRITE+0x98>)
 8001342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001344:	2b00      	cmp	r3, #0
 8001346:	d119      	bne.n	800137c <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001348:	4b1b      	ldr	r3, [pc, #108]	@ (80013b8 <WIZCHIP_WRITE+0x98>)
 800134a:	6a1b      	ldr	r3, [r3, #32]
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	0c12      	lsrs	r2, r2, #16
 8001350:	b2d2      	uxtb	r2, r2
 8001352:	4610      	mov	r0, r2
 8001354:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001356:	4b18      	ldr	r3, [pc, #96]	@ (80013b8 <WIZCHIP_WRITE+0x98>)
 8001358:	6a1b      	ldr	r3, [r3, #32]
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	0a12      	lsrs	r2, r2, #8
 800135e:	b2d2      	uxtb	r2, r2
 8001360:	4610      	mov	r0, r2
 8001362:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001364:	4b14      	ldr	r3, [pc, #80]	@ (80013b8 <WIZCHIP_WRITE+0x98>)
 8001366:	6a1b      	ldr	r3, [r3, #32]
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	b2d2      	uxtb	r2, r2
 800136c:	4610      	mov	r0, r2
 800136e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8001370:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <WIZCHIP_WRITE+0x98>)
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	78fa      	ldrb	r2, [r7, #3]
 8001376:	4610      	mov	r0, r2
 8001378:	4798      	blx	r3
 800137a:	e013      	b.n	80013a4 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	0c1b      	lsrs	r3, r3, #16
 8001380:	b2db      	uxtb	r3, r3
 8001382:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	0a1b      	lsrs	r3, r3, #8
 8001388:	b2db      	uxtb	r3, r3
 800138a:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	b2db      	uxtb	r3, r3
 8001390:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8001392:	78fb      	ldrb	r3, [r7, #3]
 8001394:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8001396:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <WIZCHIP_WRITE+0x98>)
 8001398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800139a:	f107 020c 	add.w	r2, r7, #12
 800139e:	2104      	movs	r1, #4
 80013a0:	4610      	mov	r0, r2
 80013a2:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80013a4:	4b04      	ldr	r3, [pc, #16]	@ (80013b8 <WIZCHIP_WRITE+0x98>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80013aa:	4b03      	ldr	r3, [pc, #12]	@ (80013b8 <WIZCHIP_WRITE+0x98>)
 80013ac:	691b      	ldr	r3, [r3, #16]
 80013ae:	4798      	blx	r3
}
 80013b0:	bf00      	nop
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000028 	.word	0x20000028

080013bc <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80013bc:	b590      	push	{r4, r7, lr}
 80013be:	b087      	sub	sp, #28
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	4613      	mov	r3, r2
 80013c8:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80013ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	4798      	blx	r3
   WIZCHIP.CS._select();
 80013d0:	4b29      	ldr	r3, [pc, #164]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 80013d2:	695b      	ldr	r3, [r3, #20]
 80013d4:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80013d6:	4b28      	ldr	r3, [pc, #160]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 80013d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <WIZCHIP_READ_BUF+0x2a>
 80013de:	4b26      	ldr	r3, [pc, #152]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 80013e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d126      	bne.n	8001434 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80013e6:	4b24      	ldr	r3, [pc, #144]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 80013e8:	6a1b      	ldr	r3, [r3, #32]
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	0c12      	lsrs	r2, r2, #16
 80013ee:	b2d2      	uxtb	r2, r2
 80013f0:	4610      	mov	r0, r2
 80013f2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80013f4:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 80013f6:	6a1b      	ldr	r3, [r3, #32]
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	0a12      	lsrs	r2, r2, #8
 80013fc:	b2d2      	uxtb	r2, r2
 80013fe:	4610      	mov	r0, r2
 8001400:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001402:	4b1d      	ldr	r3, [pc, #116]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 8001404:	6a1b      	ldr	r3, [r3, #32]
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	b2d2      	uxtb	r2, r2
 800140a:	4610      	mov	r0, r2
 800140c:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800140e:	2300      	movs	r3, #0
 8001410:	82fb      	strh	r3, [r7, #22]
 8001412:	e00a      	b.n	800142a <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8001414:	4b18      	ldr	r3, [pc, #96]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 8001416:	69db      	ldr	r3, [r3, #28]
 8001418:	8afa      	ldrh	r2, [r7, #22]
 800141a:	68b9      	ldr	r1, [r7, #8]
 800141c:	188c      	adds	r4, r1, r2
 800141e:	4798      	blx	r3
 8001420:	4603      	mov	r3, r0
 8001422:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8001424:	8afb      	ldrh	r3, [r7, #22]
 8001426:	3301      	adds	r3, #1
 8001428:	82fb      	strh	r3, [r7, #22]
 800142a:	8afa      	ldrh	r2, [r7, #22]
 800142c:	88fb      	ldrh	r3, [r7, #6]
 800142e:	429a      	cmp	r2, r3
 8001430:	d3f0      	bcc.n	8001414 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001432:	e017      	b.n	8001464 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	0c1b      	lsrs	r3, r3, #16
 8001438:	b2db      	uxtb	r3, r3
 800143a:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	0a1b      	lsrs	r3, r3, #8
 8001440:	b2db      	uxtb	r3, r3
 8001442:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	b2db      	uxtb	r3, r3
 8001448:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800144a:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 800144c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800144e:	f107 0210 	add.w	r2, r7, #16
 8001452:	2103      	movs	r1, #3
 8001454:	4610      	mov	r0, r2
 8001456:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8001458:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 800145a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800145c:	88fa      	ldrh	r2, [r7, #6]
 800145e:	4611      	mov	r1, r2
 8001460:	68b8      	ldr	r0, [r7, #8]
 8001462:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001464:	4b04      	ldr	r3, [pc, #16]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800146a:	4b03      	ldr	r3, [pc, #12]	@ (8001478 <WIZCHIP_READ_BUF+0xbc>)
 800146c:	691b      	ldr	r3, [r3, #16]
 800146e:	4798      	blx	r3
}
 8001470:	bf00      	nop
 8001472:	371c      	adds	r7, #28
 8001474:	46bd      	mov	sp, r7
 8001476:	bd90      	pop	{r4, r7, pc}
 8001478:	20000028 	.word	0x20000028

0800147c <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	4613      	mov	r3, r2
 8001488:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800148a:	4b2b      	ldr	r3, [pc, #172]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001490:	4b29      	ldr	r3, [pc, #164]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 8001492:	695b      	ldr	r3, [r3, #20]
 8001494:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800149e:	4b26      	ldr	r3, [pc, #152]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 80014a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d126      	bne.n	80014f4 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80014a6:	4b24      	ldr	r3, [pc, #144]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	68fa      	ldr	r2, [r7, #12]
 80014ac:	0c12      	lsrs	r2, r2, #16
 80014ae:	b2d2      	uxtb	r2, r2
 80014b0:	4610      	mov	r0, r2
 80014b2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80014b4:	4b20      	ldr	r3, [pc, #128]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 80014b6:	6a1b      	ldr	r3, [r3, #32]
 80014b8:	68fa      	ldr	r2, [r7, #12]
 80014ba:	0a12      	lsrs	r2, r2, #8
 80014bc:	b2d2      	uxtb	r2, r2
 80014be:	4610      	mov	r0, r2
 80014c0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80014c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 80014c4:	6a1b      	ldr	r3, [r3, #32]
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	4610      	mov	r0, r2
 80014cc:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80014ce:	2300      	movs	r3, #0
 80014d0:	82fb      	strh	r3, [r7, #22]
 80014d2:	e00a      	b.n	80014ea <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80014d4:	4b18      	ldr	r3, [pc, #96]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 80014d6:	6a1b      	ldr	r3, [r3, #32]
 80014d8:	8afa      	ldrh	r2, [r7, #22]
 80014da:	68b9      	ldr	r1, [r7, #8]
 80014dc:	440a      	add	r2, r1
 80014de:	7812      	ldrb	r2, [r2, #0]
 80014e0:	4610      	mov	r0, r2
 80014e2:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80014e4:	8afb      	ldrh	r3, [r7, #22]
 80014e6:	3301      	adds	r3, #1
 80014e8:	82fb      	strh	r3, [r7, #22]
 80014ea:	8afa      	ldrh	r2, [r7, #22]
 80014ec:	88fb      	ldrh	r3, [r7, #6]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d3f0      	bcc.n	80014d4 <WIZCHIP_WRITE_BUF+0x58>
 80014f2:	e017      	b.n	8001524 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	0c1b      	lsrs	r3, r3, #16
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	0a1b      	lsrs	r3, r3, #8
 8001500:	b2db      	uxtb	r3, r3
 8001502:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800150a:	4b0b      	ldr	r3, [pc, #44]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 800150c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800150e:	f107 0210 	add.w	r2, r7, #16
 8001512:	2103      	movs	r1, #3
 8001514:	4610      	mov	r0, r2
 8001516:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8001518:	4b07      	ldr	r3, [pc, #28]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 800151a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800151c:	88fa      	ldrh	r2, [r7, #6]
 800151e:	4611      	mov	r1, r2
 8001520:	68b8      	ldr	r0, [r7, #8]
 8001522:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001524:	4b04      	ldr	r3, [pc, #16]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800152a:	4b03      	ldr	r3, [pc, #12]	@ (8001538 <WIZCHIP_WRITE_BUF+0xbc>)
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	4798      	blx	r3
}
 8001530:	bf00      	nop
 8001532:	3718      	adds	r7, #24
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000028 	.word	0x20000028

0800153c <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001546:	2300      	movs	r3, #0
 8001548:	81fb      	strh	r3, [r7, #14]
 800154a:	2300      	movs	r3, #0
 800154c:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800154e:	79fb      	ldrb	r3, [r7, #7]
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	3301      	adds	r3, #1
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff fe94 	bl	8001288 <WIZCHIP_READ>
 8001560:	4603      	mov	r3, r0
 8001562:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001564:	89bb      	ldrh	r3, [r7, #12]
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	b29c      	uxth	r4, r3
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	3301      	adds	r3, #1
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fe86 	bl	8001288 <WIZCHIP_READ>
 800157c:	4603      	mov	r3, r0
 800157e:	4423      	add	r3, r4
 8001580:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001582:	89bb      	ldrh	r3, [r7, #12]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d019      	beq.n	80015bc <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	3301      	adds	r3, #1
 800158e:	00db      	lsls	r3, r3, #3
 8001590:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fe77 	bl	8001288 <WIZCHIP_READ>
 800159a:	4603      	mov	r3, r0
 800159c:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800159e:	89fb      	ldrh	r3, [r7, #14]
 80015a0:	021b      	lsls	r3, r3, #8
 80015a2:	b29c      	uxth	r4, r3
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	3301      	adds	r3, #1
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff fe69 	bl	8001288 <WIZCHIP_READ>
 80015b6:	4603      	mov	r3, r0
 80015b8:	4423      	add	r3, r4
 80015ba:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80015bc:	89fa      	ldrh	r2, [r7, #14]
 80015be:	89bb      	ldrh	r3, [r7, #12]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d1c4      	bne.n	800154e <getSn_TX_FSR+0x12>
   return val;
 80015c4:	89fb      	ldrh	r3, [r7, #14]
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd90      	pop	{r4, r7, pc}

080015ce <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80015ce:	b590      	push	{r4, r7, lr}
 80015d0:	b085      	sub	sp, #20
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	4603      	mov	r3, r0
 80015d6:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80015d8:	2300      	movs	r3, #0
 80015da:	81fb      	strh	r3, [r7, #14]
 80015dc:	2300      	movs	r3, #0
 80015de:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	3301      	adds	r3, #1
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff fe4b 	bl	8001288 <WIZCHIP_READ>
 80015f2:	4603      	mov	r3, r0
 80015f4:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80015f6:	89bb      	ldrh	r3, [r7, #12]
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	b29c      	uxth	r4, r3
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	3301      	adds	r3, #1
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fe3d 	bl	8001288 <WIZCHIP_READ>
 800160e:	4603      	mov	r3, r0
 8001610:	4423      	add	r3, r4
 8001612:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001614:	89bb      	ldrh	r3, [r7, #12]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d019      	beq.n	800164e <getSn_RX_RSR+0x80>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	3301      	adds	r3, #1
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff fe2e 	bl	8001288 <WIZCHIP_READ>
 800162c:	4603      	mov	r3, r0
 800162e:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8001630:	89fb      	ldrh	r3, [r7, #14]
 8001632:	021b      	lsls	r3, r3, #8
 8001634:	b29c      	uxth	r4, r3
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	3301      	adds	r3, #1
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fe20 	bl	8001288 <WIZCHIP_READ>
 8001648:	4603      	mov	r3, r0
 800164a:	4423      	add	r3, r4
 800164c:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800164e:	89fa      	ldrh	r2, [r7, #14]
 8001650:	89bb      	ldrh	r3, [r7, #12]
 8001652:	429a      	cmp	r2, r3
 8001654:	d1c4      	bne.n	80015e0 <getSn_RX_RSR+0x12>
   return val;
 8001656:	89fb      	ldrh	r3, [r7, #14]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3714      	adds	r7, #20
 800165c:	46bd      	mov	sp, r7
 800165e:	bd90      	pop	{r4, r7, pc}

08001660 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001660:	b590      	push	{r4, r7, lr}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	71fb      	strb	r3, [r7, #7]
 800166c:	4613      	mov	r3, r2
 800166e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8001670:	2300      	movs	r3, #0
 8001672:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8001678:	88bb      	ldrh	r3, [r7, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d046      	beq.n	800170c <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	3301      	adds	r3, #1
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800168a:	4618      	mov	r0, r3
 800168c:	f7ff fdfc 	bl	8001288 <WIZCHIP_READ>
 8001690:	4603      	mov	r3, r0
 8001692:	021b      	lsls	r3, r3, #8
 8001694:	b29c      	uxth	r4, r3
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	3301      	adds	r3, #1
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fdf0 	bl	8001288 <WIZCHIP_READ>
 80016a8:	4603      	mov	r3, r0
 80016aa:	4423      	add	r3, r4
 80016ac:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 80016ae:	89fb      	ldrh	r3, [r7, #14]
 80016b0:	021b      	lsls	r3, r3, #8
 80016b2:	79fa      	ldrb	r2, [r7, #7]
 80016b4:	0092      	lsls	r2, r2, #2
 80016b6:	3202      	adds	r2, #2
 80016b8:	00d2      	lsls	r2, r2, #3
 80016ba:	4413      	add	r3, r2
 80016bc:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 80016be:	88bb      	ldrh	r3, [r7, #4]
 80016c0:	461a      	mov	r2, r3
 80016c2:	6839      	ldr	r1, [r7, #0]
 80016c4:	68b8      	ldr	r0, [r7, #8]
 80016c6:	f7ff fed9 	bl	800147c <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 80016ca:	89fa      	ldrh	r2, [r7, #14]
 80016cc:	88bb      	ldrh	r3, [r7, #4]
 80016ce:	4413      	add	r3, r2
 80016d0:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	3301      	adds	r3, #1
 80016d8:	00db      	lsls	r3, r3, #3
 80016da:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80016de:	461a      	mov	r2, r3
 80016e0:	89fb      	ldrh	r3, [r7, #14]
 80016e2:	0a1b      	lsrs	r3, r3, #8
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	4619      	mov	r1, r3
 80016ea:	4610      	mov	r0, r2
 80016ec:	f7ff fe18 	bl	8001320 <WIZCHIP_WRITE>
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	3301      	adds	r3, #1
 80016f6:	00db      	lsls	r3, r3, #3
 80016f8:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80016fc:	461a      	mov	r2, r3
 80016fe:	89fb      	ldrh	r3, [r7, #14]
 8001700:	b2db      	uxtb	r3, r3
 8001702:	4619      	mov	r1, r3
 8001704:	4610      	mov	r0, r2
 8001706:	f7ff fe0b 	bl	8001320 <WIZCHIP_WRITE>
 800170a:	e000      	b.n	800170e <wiz_send_data+0xae>
   if(len == 0)  return;
 800170c:	bf00      	nop
}
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	bd90      	pop	{r4, r7, pc}

08001714 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001714:	b590      	push	{r4, r7, lr}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	6039      	str	r1, [r7, #0]
 800171e:	71fb      	strb	r3, [r7, #7]
 8001720:	4613      	mov	r3, r2
 8001722:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 800172c:	88bb      	ldrh	r3, [r7, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d046      	beq.n	80017c0 <wiz_recv_data+0xac>
   ptr = getSn_RX_RD(sn);
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	3301      	adds	r3, #1
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff fda2 	bl	8001288 <WIZCHIP_READ>
 8001744:	4603      	mov	r3, r0
 8001746:	021b      	lsls	r3, r3, #8
 8001748:	b29c      	uxth	r4, r3
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	3301      	adds	r3, #1
 8001750:	00db      	lsls	r3, r3, #3
 8001752:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fd96 	bl	8001288 <WIZCHIP_READ>
 800175c:	4603      	mov	r3, r0
 800175e:	4423      	add	r3, r4
 8001760:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8001762:	89fb      	ldrh	r3, [r7, #14]
 8001764:	021b      	lsls	r3, r3, #8
 8001766:	79fa      	ldrb	r2, [r7, #7]
 8001768:	0092      	lsls	r2, r2, #2
 800176a:	3203      	adds	r2, #3
 800176c:	00d2      	lsls	r2, r2, #3
 800176e:	4413      	add	r3, r2
 8001770:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8001772:	88bb      	ldrh	r3, [r7, #4]
 8001774:	461a      	mov	r2, r3
 8001776:	6839      	ldr	r1, [r7, #0]
 8001778:	68b8      	ldr	r0, [r7, #8]
 800177a:	f7ff fe1f 	bl	80013bc <WIZCHIP_READ_BUF>
   ptr += len;
 800177e:	89fa      	ldrh	r2, [r7, #14]
 8001780:	88bb      	ldrh	r3, [r7, #4]
 8001782:	4413      	add	r3, r2
 8001784:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	3301      	adds	r3, #1
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8001792:	461a      	mov	r2, r3
 8001794:	89fb      	ldrh	r3, [r7, #14]
 8001796:	0a1b      	lsrs	r3, r3, #8
 8001798:	b29b      	uxth	r3, r3
 800179a:	b2db      	uxtb	r3, r3
 800179c:	4619      	mov	r1, r3
 800179e:	4610      	mov	r0, r2
 80017a0:	f7ff fdbe 	bl	8001320 <WIZCHIP_WRITE>
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	3301      	adds	r3, #1
 80017aa:	00db      	lsls	r3, r3, #3
 80017ac:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80017b0:	461a      	mov	r2, r3
 80017b2:	89fb      	ldrh	r3, [r7, #14]
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	4619      	mov	r1, r3
 80017b8:	4610      	mov	r0, r2
 80017ba:	f7ff fdb1 	bl	8001320 <WIZCHIP_WRITE>
 80017be:	e000      	b.n	80017c2 <wiz_recv_data+0xae>
   if(len == 0) return;
 80017c0:	bf00      	nop
}
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd90      	pop	{r4, r7, pc}

080017c8 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80017c8:	b590      	push	{r4, r7, lr}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4604      	mov	r4, r0
 80017d0:	4608      	mov	r0, r1
 80017d2:	4611      	mov	r1, r2
 80017d4:	461a      	mov	r2, r3
 80017d6:	4623      	mov	r3, r4
 80017d8:	71fb      	strb	r3, [r7, #7]
 80017da:	4603      	mov	r3, r0
 80017dc:	71bb      	strb	r3, [r7, #6]
 80017de:	460b      	mov	r3, r1
 80017e0:	80bb      	strh	r3, [r7, #4]
 80017e2:	4613      	mov	r3, r2
 80017e4:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2b08      	cmp	r3, #8
 80017ea:	d902      	bls.n	80017f2 <socket+0x2a>
 80017ec:	f04f 33ff 	mov.w	r3, #4294967295
 80017f0:	e0f0      	b.n	80019d4 <socket+0x20c>
	switch(protocol)
 80017f2:	79bb      	ldrb	r3, [r7, #6]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d005      	beq.n	8001804 <socket+0x3c>
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	dd11      	ble.n	8001820 <socket+0x58>
 80017fc:	3b02      	subs	r3, #2
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d80e      	bhi.n	8001820 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8001802:	e011      	b.n	8001828 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8001804:	f107 030c 	add.w	r3, r7, #12
 8001808:	2204      	movs	r2, #4
 800180a:	4619      	mov	r1, r3
 800180c:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001810:	f7ff fdd4 	bl	80013bc <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d105      	bne.n	8001826 <socket+0x5e>
 800181a:	f06f 0302 	mvn.w	r3, #2
 800181e:	e0d9      	b.n	80019d4 <socket+0x20c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8001820:	f06f 0304 	mvn.w	r3, #4
 8001824:	e0d6      	b.n	80019d4 <socket+0x20c>
	    break;
 8001826:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8001828:	78fb      	ldrb	r3, [r7, #3]
 800182a:	f003 0304 	and.w	r3, r3, #4
 800182e:	2b00      	cmp	r3, #0
 8001830:	d002      	beq.n	8001838 <socket+0x70>
 8001832:	f06f 0305 	mvn.w	r3, #5
 8001836:	e0cd      	b.n	80019d4 <socket+0x20c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8001838:	78fb      	ldrb	r3, [r7, #3]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d028      	beq.n	8001890 <socket+0xc8>
	{
   	switch(protocol)
 800183e:	79bb      	ldrb	r3, [r7, #6]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d002      	beq.n	800184a <socket+0x82>
 8001844:	2b02      	cmp	r3, #2
 8001846:	d008      	beq.n	800185a <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8001848:	e022      	b.n	8001890 <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 800184a:	78fb      	ldrb	r3, [r7, #3]
 800184c:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8001850:	2b00      	cmp	r3, #0
 8001852:	d11a      	bne.n	800188a <socket+0xc2>
 8001854:	f06f 0305 	mvn.w	r3, #5
 8001858:	e0bc      	b.n	80019d4 <socket+0x20c>
   	      if(flag & SF_IGMP_VER2)
 800185a:	78fb      	ldrb	r3, [r7, #3]
 800185c:	f003 0320 	and.w	r3, r3, #32
 8001860:	2b00      	cmp	r3, #0
 8001862:	d006      	beq.n	8001872 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8001864:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001868:	2b00      	cmp	r3, #0
 800186a:	db02      	blt.n	8001872 <socket+0xaa>
 800186c:	f06f 0305 	mvn.w	r3, #5
 8001870:	e0b0      	b.n	80019d4 <socket+0x20c>
      	      if(flag & SF_UNI_BLOCK)
 8001872:	78fb      	ldrb	r3, [r7, #3]
 8001874:	f003 0310 	and.w	r3, r3, #16
 8001878:	2b00      	cmp	r3, #0
 800187a:	d008      	beq.n	800188e <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 800187c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001880:	2b00      	cmp	r3, #0
 8001882:	db04      	blt.n	800188e <socket+0xc6>
 8001884:	f06f 0305 	mvn.w	r3, #5
 8001888:	e0a4      	b.n	80019d4 <socket+0x20c>
   	      break;
 800188a:	bf00      	nop
 800188c:	e000      	b.n	8001890 <socket+0xc8>
   	      break;
 800188e:	bf00      	nop
   	}
   }
	close(sn);
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	4618      	mov	r0, r3
 8001894:	f000 f8ac 	bl	80019f0 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	3301      	adds	r3, #1
 800189e:	00db      	lsls	r3, r3, #3
 80018a0:	4618      	mov	r0, r3
 80018a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018a6:	f023 030f 	bic.w	r3, r3, #15
 80018aa:	b25a      	sxtb	r2, r3
 80018ac:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	b25b      	sxtb	r3, r3
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	4619      	mov	r1, r3
 80018b8:	f7ff fd32 	bl	8001320 <WIZCHIP_WRITE>
    #endif
	if(!port)
 80018bc:	88bb      	ldrh	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d110      	bne.n	80018e4 <socket+0x11c>
	{
	   port = sock_any_port++;
 80018c2:	4b46      	ldr	r3, [pc, #280]	@ (80019dc <socket+0x214>)
 80018c4:	881b      	ldrh	r3, [r3, #0]
 80018c6:	1c5a      	adds	r2, r3, #1
 80018c8:	b291      	uxth	r1, r2
 80018ca:	4a44      	ldr	r2, [pc, #272]	@ (80019dc <socket+0x214>)
 80018cc:	8011      	strh	r1, [r2, #0]
 80018ce:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80018d0:	4b42      	ldr	r3, [pc, #264]	@ (80019dc <socket+0x214>)
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 80018d8:	4293      	cmp	r3, r2
 80018da:	d103      	bne.n	80018e4 <socket+0x11c>
 80018dc:	4b3f      	ldr	r3, [pc, #252]	@ (80019dc <socket+0x214>)
 80018de:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80018e2:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	3301      	adds	r3, #1
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80018f0:	461a      	mov	r2, r3
 80018f2:	88bb      	ldrh	r3, [r7, #4]
 80018f4:	0a1b      	lsrs	r3, r3, #8
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	4619      	mov	r1, r3
 80018fc:	4610      	mov	r0, r2
 80018fe:	f7ff fd0f 	bl	8001320 <WIZCHIP_WRITE>
 8001902:	79fb      	ldrb	r3, [r7, #7]
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	3301      	adds	r3, #1
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800190e:	461a      	mov	r2, r3
 8001910:	88bb      	ldrh	r3, [r7, #4]
 8001912:	b2db      	uxtb	r3, r3
 8001914:	4619      	mov	r1, r3
 8001916:	4610      	mov	r0, r2
 8001918:	f7ff fd02 	bl	8001320 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	3301      	adds	r3, #1
 8001922:	00db      	lsls	r3, r3, #3
 8001924:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001928:	2101      	movs	r1, #1
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff fcf8 	bl	8001320 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001930:	bf00      	nop
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	3301      	adds	r3, #1
 8001938:	00db      	lsls	r3, r3, #3
 800193a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fca2 	bl	8001288 <WIZCHIP_READ>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d1f3      	bne.n	8001932 <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	2201      	movs	r2, #1
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	b21b      	sxth	r3, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	b21a      	sxth	r2, r3
 8001958:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <socket+0x218>)
 800195a:	881b      	ldrh	r3, [r3, #0]
 800195c:	b21b      	sxth	r3, r3
 800195e:	4013      	ands	r3, r2
 8001960:	b21b      	sxth	r3, r3
 8001962:	b29a      	uxth	r2, r3
 8001964:	4b1e      	ldr	r3, [pc, #120]	@ (80019e0 <socket+0x218>)
 8001966:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8001968:	78fb      	ldrb	r3, [r7, #3]
 800196a:	f003 0201 	and.w	r2, r3, #1
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	b21a      	sxth	r2, r3
 8001976:	4b1a      	ldr	r3, [pc, #104]	@ (80019e0 <socket+0x218>)
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	b21b      	sxth	r3, r3
 800197c:	4313      	orrs	r3, r2
 800197e:	b21b      	sxth	r3, r3
 8001980:	b29a      	uxth	r2, r3
 8001982:	4b17      	ldr	r3, [pc, #92]	@ (80019e0 <socket+0x218>)
 8001984:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	2201      	movs	r2, #1
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	b21b      	sxth	r3, r3
 8001990:	43db      	mvns	r3, r3
 8001992:	b21a      	sxth	r2, r3
 8001994:	4b13      	ldr	r3, [pc, #76]	@ (80019e4 <socket+0x21c>)
 8001996:	881b      	ldrh	r3, [r3, #0]
 8001998:	b21b      	sxth	r3, r3
 800199a:	4013      	ands	r3, r2
 800199c:	b21b      	sxth	r3, r3
 800199e:	b29a      	uxth	r2, r3
 80019a0:	4b10      	ldr	r3, [pc, #64]	@ (80019e4 <socket+0x21c>)
 80019a2:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	4a10      	ldr	r2, [pc, #64]	@ (80019e8 <socket+0x220>)
 80019a8:	2100      	movs	r1, #0
 80019aa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	4a0e      	ldr	r2, [pc, #56]	@ (80019ec <socket+0x224>)
 80019b2:	2100      	movs	r1, #0
 80019b4:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 80019b6:	bf00      	nop
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	3301      	adds	r3, #1
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff fc5f 	bl	8001288 <WIZCHIP_READ>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d0f3      	beq.n	80019b8 <socket+0x1f0>
   return (int8_t)sn;
 80019d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 80019d4:	4618      	mov	r0, r3
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd90      	pop	{r4, r7, pc}
 80019dc:	20000024 	.word	0x20000024
 80019e0:	200002e8 	.word	0x200002e8
 80019e4:	200002ea 	.word	0x200002ea
 80019e8:	200002ec 	.word	0x200002ec
 80019ec:	200002fc 	.word	0x200002fc

080019f0 <close>:

int8_t close(uint8_t sn)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d902      	bls.n	8001a06 <close+0x16>
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
 8001a04:	e055      	b.n	8001ab2 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001a12:	2110      	movs	r1, #16
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff fc83 	bl	8001320 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8001a1a:	bf00      	nop
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	3301      	adds	r3, #1
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff fc2d 	bl	8001288 <WIZCHIP_READ>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1f3      	bne.n	8001a1c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	3301      	adds	r3, #1
 8001a3a:	00db      	lsls	r3, r3, #3
 8001a3c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001a40:	211f      	movs	r1, #31
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff fc6c 	bl	8001320 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	b21b      	sxth	r3, r3
 8001a52:	43db      	mvns	r3, r3
 8001a54:	b21a      	sxth	r2, r3
 8001a56:	4b19      	ldr	r3, [pc, #100]	@ (8001abc <close+0xcc>)
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	b21b      	sxth	r3, r3
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	b21b      	sxth	r3, r3
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	4b16      	ldr	r3, [pc, #88]	@ (8001abc <close+0xcc>)
 8001a64:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	2201      	movs	r2, #1
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	b21b      	sxth	r3, r3
 8001a70:	43db      	mvns	r3, r3
 8001a72:	b21a      	sxth	r2, r3
 8001a74:	4b12      	ldr	r3, [pc, #72]	@ (8001ac0 <close+0xd0>)
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	b21b      	sxth	r3, r3
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	b21b      	sxth	r3, r3
 8001a7e:	b29a      	uxth	r2, r3
 8001a80:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac0 <close+0xd0>)
 8001a82:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	4a0f      	ldr	r2, [pc, #60]	@ (8001ac4 <close+0xd4>)
 8001a88:	2100      	movs	r1, #0
 8001a8a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac8 <close+0xd8>)
 8001a92:	2100      	movs	r1, #0
 8001a94:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8001a96:	bf00      	nop
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	00db      	lsls	r3, r3, #3
 8001aa0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fbef 	bl	8001288 <WIZCHIP_READ>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1f3      	bne.n	8001a98 <close+0xa8>
	return SOCK_OK;
 8001ab0:	2301      	movs	r3, #1
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	200002e8 	.word	0x200002e8
 8001ac0:	200002ea 	.word	0x200002ea
 8001ac4:	200002ec 	.word	0x200002ec
 8001ac8:	200002fc 	.word	0x200002fc

08001acc <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	6039      	str	r1, [r7, #0]
 8001ad6:	71fb      	strb	r3, [r7, #7]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	2b08      	cmp	r3, #8
 8001ae0:	d902      	bls.n	8001ae8 <connect+0x1c>
 8001ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae6:	e0c6      	b.n	8001c76 <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	3301      	adds	r3, #1
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff fbc9 	bl	8001288 <WIZCHIP_READ>
 8001af6:	4603      	mov	r3, r0
 8001af8:	f003 030f 	and.w	r3, r3, #15
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d002      	beq.n	8001b06 <connect+0x3a>
 8001b00:	f06f 0304 	mvn.w	r3, #4
 8001b04:	e0b7      	b.n	8001c76 <connect+0x1aa>
   CHECK_SOCKINIT();
 8001b06:	79fb      	ldrb	r3, [r7, #7]
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fbb8 	bl	8001288 <WIZCHIP_READ>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b13      	cmp	r3, #19
 8001b1c:	d002      	beq.n	8001b24 <connect+0x58>
 8001b1e:	f06f 0302 	mvn.w	r3, #2
 8001b22:	e0a8      	b.n	8001c76 <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	021b      	lsls	r3, r3, #8
 8001b2e:	683a      	ldr	r2, [r7, #0]
 8001b30:	3201      	adds	r2, #1
 8001b32:	7812      	ldrb	r2, [r2, #0]
 8001b34:	4413      	add	r3, r2
 8001b36:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	021b      	lsls	r3, r3, #8
 8001b3c:	683a      	ldr	r2, [r7, #0]
 8001b3e:	3202      	adds	r2, #2
 8001b40:	7812      	ldrb	r2, [r2, #0]
 8001b42:	4413      	add	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	021b      	lsls	r3, r3, #8
 8001b4a:	683a      	ldr	r2, [r7, #0]
 8001b4c:	3203      	adds	r2, #3
 8001b4e:	7812      	ldrb	r2, [r2, #0]
 8001b50:	4413      	add	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b5a:	d002      	beq.n	8001b62 <connect+0x96>
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d102      	bne.n	8001b68 <connect+0x9c>
 8001b62:	f06f 030b 	mvn.w	r3, #11
 8001b66:	e086      	b.n	8001c76 <connect+0x1aa>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 8001b68:	88bb      	ldrh	r3, [r7, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d102      	bne.n	8001b74 <connect+0xa8>
 8001b6e:	f06f 030a 	mvn.w	r3, #10
 8001b72:	e080      	b.n	8001c76 <connect+0x1aa>
	setSn_DIPR(sn,addr);
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	3301      	adds	r3, #1
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8001b80:	2204      	movs	r2, #4
 8001b82:	6839      	ldr	r1, [r7, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff fc79 	bl	800147c <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 8001b8a:	79fb      	ldrb	r3, [r7, #7]
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	3301      	adds	r3, #1
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b96:	461a      	mov	r2, r3
 8001b98:	88bb      	ldrh	r3, [r7, #4]
 8001b9a:	0a1b      	lsrs	r3, r3, #8
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4610      	mov	r0, r2
 8001ba4:	f7ff fbbc 	bl	8001320 <WIZCHIP_WRITE>
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	3301      	adds	r3, #1
 8001bae:	00db      	lsls	r3, r3, #3
 8001bb0:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	88bb      	ldrh	r3, [r7, #4]
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	f7ff fbaf 	bl	8001320 <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	00db      	lsls	r3, r3, #3
 8001bca:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001bce:	2104      	movs	r1, #4
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff fba5 	bl	8001320 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001bd6:	bf00      	nop
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	3301      	adds	r3, #1
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff fb4f 	bl	8001288 <WIZCHIP_READ>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1f3      	bne.n	8001bd8 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001bf0:	4b23      	ldr	r3, [pc, #140]	@ (8001c80 <connect+0x1b4>)
 8001bf2:	881b      	ldrh	r3, [r3, #0]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	79fb      	ldrb	r3, [r7, #7]
 8001bf8:	fa42 f303 	asr.w	r3, r2, r3
 8001bfc:	f003 0301 	and.w	r3, r3, #1
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d02b      	beq.n	8001c5c <connect+0x190>
 8001c04:	2300      	movs	r3, #0
 8001c06:	e036      	b.n	8001c76 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	00db      	lsls	r3, r3, #3
 8001c10:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff fb37 	bl	8001288 <WIZCHIP_READ>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	f003 0308 	and.w	r3, r3, #8
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d00c      	beq.n	8001c3e <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	3301      	adds	r3, #1
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001c30:	2108      	movs	r1, #8
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff fb74 	bl	8001320 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 8001c38:	f06f 030c 	mvn.w	r3, #12
 8001c3c:	e01b      	b.n	8001c76 <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	3301      	adds	r3, #1
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fb1c 	bl	8001288 <WIZCHIP_READ>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d102      	bne.n	8001c5c <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8001c56:	f06f 0303 	mvn.w	r3, #3
 8001c5a:	e00c      	b.n	8001c76 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8001c5c:	79fb      	ldrb	r3, [r7, #7]
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	3301      	adds	r3, #1
 8001c62:	00db      	lsls	r3, r3, #3
 8001c64:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7ff fb0d 	bl	8001288 <WIZCHIP_READ>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b17      	cmp	r3, #23
 8001c72:	d1c9      	bne.n	8001c08 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8001c74:	2301      	movs	r3, #1
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	200002e8 	.word	0x200002e8

08001c84 <disconnect>:

int8_t disconnect(uint8_t sn)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	2b08      	cmp	r3, #8
 8001c92:	d902      	bls.n	8001c9a <disconnect+0x16>
 8001c94:	f04f 33ff 	mov.w	r3, #4294967295
 8001c98:	e062      	b.n	8001d60 <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	00db      	lsls	r3, r3, #3
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff faf0 	bl	8001288 <WIZCHIP_READ>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	f003 030f 	and.w	r3, r3, #15
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d002      	beq.n	8001cb8 <disconnect+0x34>
 8001cb2:	f06f 0304 	mvn.w	r3, #4
 8001cb6:	e053      	b.n	8001d60 <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001cc4:	2108      	movs	r1, #8
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff fb2a 	bl	8001320 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8001ccc:	bf00      	nop
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	00db      	lsls	r3, r3, #3
 8001cd6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff fad4 	bl	8001288 <WIZCHIP_READ>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f3      	bne.n	8001cce <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	b21b      	sxth	r3, r3
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	b21a      	sxth	r2, r3
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d68 <disconnect+0xe4>)
 8001cf6:	881b      	ldrh	r3, [r3, #0]
 8001cf8:	b21b      	sxth	r3, r3
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	b21b      	sxth	r3, r3
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	4b19      	ldr	r3, [pc, #100]	@ (8001d68 <disconnect+0xe4>)
 8001d02:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001d04:	4b19      	ldr	r3, [pc, #100]	@ (8001d6c <disconnect+0xe8>)
 8001d06:	881b      	ldrh	r3, [r3, #0]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	fa42 f303 	asr.w	r3, r2, r3
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d016      	beq.n	8001d46 <disconnect+0xc2>
 8001d18:	2300      	movs	r3, #0
 8001d1a:	e021      	b.n	8001d60 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8001d1c:	79fb      	ldrb	r3, [r7, #7]
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	3301      	adds	r3, #1
 8001d22:	00db      	lsls	r3, r3, #3
 8001d24:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff faad 	bl	8001288 <WIZCHIP_READ>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	f003 0308 	and.w	r3, r3, #8
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d006      	beq.n	8001d46 <disconnect+0xc2>
	   {
	      close(sn);
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff fe58 	bl	80019f0 <close>
	      return SOCKERR_TIMEOUT;
 8001d40:	f06f 030c 	mvn.w	r3, #12
 8001d44:	e00c      	b.n	8001d60 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff fa98 	bl	8001288 <WIZCHIP_READ>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1de      	bne.n	8001d1c <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8001d5e:	2301      	movs	r3, #1
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	200002ea 	.word	0x200002ea
 8001d6c:	200002e8 	.word	0x200002e8

08001d70 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	6039      	str	r1, [r7, #0]
 8001d7a:	71fb      	strb	r3, [r7, #7]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8001d84:	2300      	movs	r3, #0
 8001d86:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	2b08      	cmp	r3, #8
 8001d8c:	d902      	bls.n	8001d94 <send+0x24>
 8001d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d92:	e0dd      	b.n	8001f50 <send+0x1e0>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	3301      	adds	r3, #1
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fa73 	bl	8001288 <WIZCHIP_READ>
 8001da2:	4603      	mov	r3, r0
 8001da4:	f003 030f 	and.w	r3, r3, #15
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d002      	beq.n	8001db2 <send+0x42>
 8001dac:	f06f 0304 	mvn.w	r3, #4
 8001db0:	e0ce      	b.n	8001f50 <send+0x1e0>
   CHECK_SOCKDATA();
 8001db2:	88bb      	ldrh	r3, [r7, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d102      	bne.n	8001dbe <send+0x4e>
 8001db8:	f06f 030d 	mvn.w	r3, #13
 8001dbc:	e0c8      	b.n	8001f50 <send+0x1e0>
   tmp = getSn_SR(sn);
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	00db      	lsls	r3, r3, #3
 8001dc6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff fa5c 	bl	8001288 <WIZCHIP_READ>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
 8001dd6:	2b17      	cmp	r3, #23
 8001dd8:	d005      	beq.n	8001de6 <send+0x76>
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
 8001ddc:	2b1c      	cmp	r3, #28
 8001dde:	d002      	beq.n	8001de6 <send+0x76>
 8001de0:	f06f 0306 	mvn.w	r3, #6
 8001de4:	e0b4      	b.n	8001f50 <send+0x1e0>
   if( sock_is_sending & (1<<sn) )
 8001de6:	4b5c      	ldr	r3, [pc, #368]	@ (8001f58 <send+0x1e8>)
 8001de8:	881b      	ldrh	r3, [r3, #0]
 8001dea:	461a      	mov	r2, r3
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	fa42 f303 	asr.w	r3, r2, r3
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d039      	beq.n	8001e6e <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	3301      	adds	r3, #1
 8001e00:	00db      	lsls	r3, r3, #3
 8001e02:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff fa3e 	bl	8001288 <WIZCHIP_READ>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	f003 031f 	and.w	r3, r3, #31
 8001e12:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8001e14:	7bfb      	ldrb	r3, [r7, #15]
 8001e16:	f003 0310 	and.w	r3, r3, #16
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d019      	beq.n	8001e52 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	3301      	adds	r3, #1
 8001e24:	00db      	lsls	r3, r3, #3
 8001e26:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001e2a:	2110      	movs	r1, #16
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7ff fa77 	bl	8001320 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8001e32:	79fb      	ldrb	r3, [r7, #7]
 8001e34:	2201      	movs	r2, #1
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	b21b      	sxth	r3, r3
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	b21a      	sxth	r2, r3
 8001e40:	4b45      	ldr	r3, [pc, #276]	@ (8001f58 <send+0x1e8>)
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	b21b      	sxth	r3, r3
 8001e46:	4013      	ands	r3, r2
 8001e48:	b21b      	sxth	r3, r3
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	4b42      	ldr	r3, [pc, #264]	@ (8001f58 <send+0x1e8>)
 8001e4e:	801a      	strh	r2, [r3, #0]
 8001e50:	e00d      	b.n	8001e6e <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
 8001e54:	f003 0308 	and.w	r3, r3, #8
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d006      	beq.n	8001e6a <send+0xfa>
      {
         close(sn);
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff fdc6 	bl	80019f0 <close>
         return SOCKERR_TIMEOUT;
 8001e64:	f06f 030c 	mvn.w	r3, #12
 8001e68:	e072      	b.n	8001f50 <send+0x1e0>
      }
      else return SOCK_BUSY;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	e070      	b.n	8001f50 <send+0x1e0>
   }
   freesize = getSn_TxMAX(sn);
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	3301      	adds	r3, #1
 8001e74:	00db      	lsls	r3, r3, #3
 8001e76:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff fa04 	bl	8001288 <WIZCHIP_READ>
 8001e80:	4603      	mov	r3, r0
 8001e82:	029b      	lsls	r3, r3, #10
 8001e84:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8001e86:	88ba      	ldrh	r2, [r7, #4]
 8001e88:	89bb      	ldrh	r3, [r7, #12]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d901      	bls.n	8001e92 <send+0x122>
 8001e8e:	89bb      	ldrh	r3, [r7, #12]
 8001e90:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff fb51 	bl	800153c <getSn_TX_FSR>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff f9ec 	bl	8001288 <WIZCHIP_READ>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	2b17      	cmp	r3, #23
 8001eb8:	d009      	beq.n	8001ece <send+0x15e>
 8001eba:	7bfb      	ldrb	r3, [r7, #15]
 8001ebc:	2b1c      	cmp	r3, #28
 8001ebe:	d006      	beq.n	8001ece <send+0x15e>
      {
         close(sn);
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fd94 	bl	80019f0 <close>
         return SOCKERR_SOCKSTATUS;
 8001ec8:	f06f 0306 	mvn.w	r3, #6
 8001ecc:	e040      	b.n	8001f50 <send+0x1e0>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8001ece:	4b23      	ldr	r3, [pc, #140]	@ (8001f5c <send+0x1ec>)
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	fa42 f303 	asr.w	r3, r2, r3
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d005      	beq.n	8001eee <send+0x17e>
 8001ee2:	88ba      	ldrh	r2, [r7, #4]
 8001ee4:	89bb      	ldrh	r3, [r7, #12]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d901      	bls.n	8001eee <send+0x17e>
 8001eea:	2300      	movs	r3, #0
 8001eec:	e030      	b.n	8001f50 <send+0x1e0>
      if(len <= freesize) break;
 8001eee:	88ba      	ldrh	r2, [r7, #4]
 8001ef0:	89bb      	ldrh	r3, [r7, #12]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d900      	bls.n	8001ef8 <send+0x188>
      freesize = getSn_TX_FSR(sn);
 8001ef6:	e7cc      	b.n	8001e92 <send+0x122>
      if(len <= freesize) break;
 8001ef8:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8001efa:	88ba      	ldrh	r2, [r7, #4]
 8001efc:	79fb      	ldrb	r3, [r7, #7]
 8001efe:	6839      	ldr	r1, [r7, #0]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff fbad 	bl	8001660 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001f12:	2120      	movs	r1, #32
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff fa03 	bl	8001320 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8001f1a:	bf00      	nop
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	3301      	adds	r3, #1
 8001f22:	00db      	lsls	r3, r3, #3
 8001f24:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff f9ad 	bl	8001288 <WIZCHIP_READ>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d1f3      	bne.n	8001f1c <send+0x1ac>
   sock_is_sending |= (1 << sn);
 8001f34:	79fb      	ldrb	r3, [r7, #7]
 8001f36:	2201      	movs	r2, #1
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	b21a      	sxth	r2, r3
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <send+0x1e8>)
 8001f40:	881b      	ldrh	r3, [r3, #0]
 8001f42:	b21b      	sxth	r3, r3
 8001f44:	4313      	orrs	r3, r2
 8001f46:	b21b      	sxth	r3, r3
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	4b03      	ldr	r3, [pc, #12]	@ (8001f58 <send+0x1e8>)
 8001f4c:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8001f4e:	88bb      	ldrh	r3, [r7, #4]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3710      	adds	r7, #16
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	200002ea 	.word	0x200002ea
 8001f5c:	200002e8 	.word	0x200002e8

08001f60 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001f60:	b590      	push	{r4, r7, lr}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	6039      	str	r1, [r7, #0]
 8001f6a:	71fb      	strb	r3, [r7, #7]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8001f70:	2300      	movs	r3, #0
 8001f72:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8001f74:	2300      	movs	r3, #0
 8001f76:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8001f78:	79fb      	ldrb	r3, [r7, #7]
 8001f7a:	2b08      	cmp	r3, #8
 8001f7c:	d902      	bls.n	8001f84 <recv+0x24>
 8001f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f82:	e09b      	b.n	80020bc <recv+0x15c>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	3301      	adds	r3, #1
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7ff f97b 	bl	8001288 <WIZCHIP_READ>
 8001f92:	4603      	mov	r3, r0
 8001f94:	f003 030f 	and.w	r3, r3, #15
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d002      	beq.n	8001fa2 <recv+0x42>
 8001f9c:	f06f 0304 	mvn.w	r3, #4
 8001fa0:	e08c      	b.n	80020bc <recv+0x15c>
   CHECK_SOCKDATA();
 8001fa2:	88bb      	ldrh	r3, [r7, #4]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d102      	bne.n	8001fae <recv+0x4e>
 8001fa8:	f06f 030d 	mvn.w	r3, #13
 8001fac:	e086      	b.n	80020bc <recv+0x15c>
   
   recvsize = getSn_RxMAX(sn);
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff f964 	bl	8001288 <WIZCHIP_READ>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	029b      	lsls	r3, r3, #10
 8001fc4:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8001fc6:	89ba      	ldrh	r2, [r7, #12]
 8001fc8:	88bb      	ldrh	r3, [r7, #4]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d201      	bcs.n	8001fd2 <recv+0x72>
 8001fce:	89bb      	ldrh	r3, [r7, #12]
 8001fd0:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff fafa 	bl	80015ce <getSn_RX_RSR>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff f94c 	bl	8001288 <WIZCHIP_READ>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
 8001ff6:	2b17      	cmp	r3, #23
 8001ff8:	d026      	beq.n	8002048 <recv+0xe8>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
 8001ffc:	2b1c      	cmp	r3, #28
 8001ffe:	d11c      	bne.n	800203a <recv+0xda>
            {
               if(recvsize != 0) break;
 8002000:	89bb      	ldrh	r3, [r7, #12]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d133      	bne.n	800206e <recv+0x10e>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff fa97 	bl	800153c <getSn_TX_FSR>
 800200e:	4603      	mov	r3, r0
 8002010:	461c      	mov	r4, r3
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	3301      	adds	r3, #1
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff f932 	bl	8001288 <WIZCHIP_READ>
 8002024:	4603      	mov	r3, r0
 8002026:	029b      	lsls	r3, r3, #10
 8002028:	429c      	cmp	r4, r3
 800202a:	d10d      	bne.n	8002048 <recv+0xe8>
               {
                  close(sn);
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff fcde 	bl	80019f0 <close>
                  return SOCKERR_SOCKSTATUS;
 8002034:	f06f 0306 	mvn.w	r3, #6
 8002038:	e040      	b.n	80020bc <recv+0x15c>
               }
            }
            else
            {
               close(sn);
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff fcd7 	bl	80019f0 <close>
               return SOCKERR_SOCKSTATUS;
 8002042:	f06f 0306 	mvn.w	r3, #6
 8002046:	e039      	b.n	80020bc <recv+0x15c>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8002048:	4b1e      	ldr	r3, [pc, #120]	@ (80020c4 <recv+0x164>)
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	fa42 f303 	asr.w	r3, r2, r3
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	2b00      	cmp	r3, #0
 800205a:	d004      	beq.n	8002066 <recv+0x106>
 800205c:	89bb      	ldrh	r3, [r7, #12]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <recv+0x106>
 8002062:	2300      	movs	r3, #0
 8002064:	e02a      	b.n	80020bc <recv+0x15c>
         if(recvsize != 0) break;
 8002066:	89bb      	ldrh	r3, [r7, #12]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d102      	bne.n	8002072 <recv+0x112>
         recvsize = getSn_RX_RSR(sn);
 800206c:	e7b1      	b.n	8001fd2 <recv+0x72>
               if(recvsize != 0) break;
 800206e:	bf00      	nop
 8002070:	e000      	b.n	8002074 <recv+0x114>
         if(recvsize != 0) break;
 8002072:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8002074:	89ba      	ldrh	r2, [r7, #12]
 8002076:	88bb      	ldrh	r3, [r7, #4]
 8002078:	429a      	cmp	r2, r3
 800207a:	d201      	bcs.n	8002080 <recv+0x120>
 800207c:	89bb      	ldrh	r3, [r7, #12]
 800207e:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8002080:	88ba      	ldrh	r2, [r7, #4]
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	6839      	ldr	r1, [r7, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff fb44 	bl	8001714 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	3301      	adds	r3, #1
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002098:	2140      	movs	r1, #64	@ 0x40
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff f940 	bl	8001320 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80020a0:	bf00      	nop
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	3301      	adds	r3, #1
 80020a8:	00db      	lsls	r3, r3, #3
 80020aa:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff f8ea 	bl	8001288 <WIZCHIP_READ>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f3      	bne.n	80020a2 <recv+0x142>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80020ba:	88bb      	ldrh	r3, [r7, #4]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3714      	adds	r7, #20
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd90      	pop	{r4, r7, pc}
 80020c4:	200002e8 	.word	0x200002e8

080020c8 <SPIReadWrite>:
extern SPI_HandleTypeDef hspi1;

// Aqui complementamos funcoes as quais faltam para a operação do W5500 disponibilizado pela WizChip, pois sem essas funcoes o adaptador não funciona corretamente

uint8_t SPIReadWrite(uint8_t data)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
	//wait till FIFO has a free slot
	while((hspi1.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 80020d2:	bf00      	nop
 80020d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002114 <SPIReadWrite+0x4c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d1f8      	bne.n	80020d4 <SPIReadWrite+0xc>

	*(__IO uint8_t*)&hspi1.Instance->DR=data;
 80020e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002114 <SPIReadWrite+0x4c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	330c      	adds	r3, #12
 80020e8:	79fa      	ldrb	r2, [r7, #7]
 80020ea:	701a      	strb	r2, [r3, #0]

	//Now wait till data arrives
	while((hspi1.Instance->SR & SPI_FLAG_RXNE)!=SPI_FLAG_RXNE);
 80020ec:	bf00      	nop
 80020ee:	4b09      	ldr	r3, [pc, #36]	@ (8002114 <SPIReadWrite+0x4c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d1f8      	bne.n	80020ee <SPIReadWrite+0x26>

	return (*(__IO uint8_t*)&hspi1.Instance->DR);
 80020fc:	4b05      	ldr	r3, [pc, #20]	@ (8002114 <SPIReadWrite+0x4c>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	330c      	adds	r3, #12
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	b2db      	uxtb	r3, r3
}
 8002106:	4618      	mov	r0, r3
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	200001ac 	.word	0x200001ac

08002118 <wizchip_select>:

void  wizchip_select(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET); //ativa o chip select, as portas estao como SPI_CS pois foi o nome dado para o pino na inicializacao
 800211c:	2200      	movs	r2, #0
 800211e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002122:	4802      	ldr	r0, [pc, #8]	@ (800212c <wizchip_select+0x14>)
 8002124:	f001 f9ce 	bl	80034c4 <HAL_GPIO_WritePin>
}
 8002128:	bf00      	nop
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40020c00 	.word	0x40020c00

08002130 <wizchip_deselect>:

void  wizchip_deselect(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET); //desativa o chip select
 8002134:	2201      	movs	r2, #1
 8002136:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800213a:	4802      	ldr	r0, [pc, #8]	@ (8002144 <wizchip_deselect+0x14>)
 800213c:	f001 f9c2 	bl	80034c4 <HAL_GPIO_WritePin>
}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40020c00 	.word	0x40020c00

08002148 <wizchip_read>:

uint8_t wizchip_read()
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
	uint8_t rb;
	rb=SPIReadWrite(0x00);
 800214e:	2000      	movs	r0, #0
 8002150:	f7ff ffba 	bl	80020c8 <SPIReadWrite>
 8002154:	4603      	mov	r3, r0
 8002156:	71fb      	strb	r3, [r7, #7]
	return rb;
 8002158:	79fb      	ldrb	r3, [r7, #7]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <wizchip_write>:

void  wizchip_write(uint8_t wb)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
 8002168:	4603      	mov	r3, r0
 800216a:	71fb      	strb	r3, [r7, #7]
	SPIReadWrite(wb);
 800216c:	79fb      	ldrb	r3, [r7, #7]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff ffaa 	bl	80020c8 <SPIReadWrite>
}
 8002174:	bf00      	nop
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <wizchip_readburst>:

void wizchip_readburst(uint8_t* pBuf, uint16_t len)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	460b      	mov	r3, r1
 8002186:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0;i<len;i++)
 8002188:	2300      	movs	r3, #0
 800218a:	81fb      	strh	r3, [r7, #14]
 800218c:	e00c      	b.n	80021a8 <wizchip_readburst+0x2c>
	{
		*pBuf=SPIReadWrite(0x00);
 800218e:	2000      	movs	r0, #0
 8002190:	f7ff ff9a 	bl	80020c8 <SPIReadWrite>
 8002194:	4603      	mov	r3, r0
 8002196:	461a      	mov	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	701a      	strb	r2, [r3, #0]
		pBuf++;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3301      	adds	r3, #1
 80021a0:	607b      	str	r3, [r7, #4]
	for(uint16_t i=0;i<len;i++)
 80021a2:	89fb      	ldrh	r3, [r7, #14]
 80021a4:	3301      	adds	r3, #1
 80021a6:	81fb      	strh	r3, [r7, #14]
 80021a8:	89fa      	ldrh	r2, [r7, #14]
 80021aa:	887b      	ldrh	r3, [r7, #2]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d3ee      	bcc.n	800218e <wizchip_readburst+0x12>
	}
}
 80021b0:	bf00      	nop
 80021b2:	bf00      	nop
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <wizchip_writeburst>:

void  wizchip_writeburst(uint8_t* pBuf, uint16_t len)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b084      	sub	sp, #16
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
 80021c2:	460b      	mov	r3, r1
 80021c4:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0;i<len;i++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	81fb      	strh	r3, [r7, #14]
 80021ca:	e00a      	b.n	80021e2 <wizchip_writeburst+0x28>
	{
		SPIReadWrite(*pBuf);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff ff79 	bl	80020c8 <SPIReadWrite>
		pBuf++;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	3301      	adds	r3, #1
 80021da:	607b      	str	r3, [r7, #4]
	for(uint16_t i=0;i<len;i++)
 80021dc:	89fb      	ldrh	r3, [r7, #14]
 80021de:	3301      	adds	r3, #1
 80021e0:	81fb      	strh	r3, [r7, #14]
 80021e2:	89fa      	ldrh	r2, [r7, #14]
 80021e4:	887b      	ldrh	r3, [r7, #2]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d3f0      	bcc.n	80021cc <wizchip_writeburst+0x12>
	}
}
 80021ea:	bf00      	nop
 80021ec:	bf00      	nop
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <W5500Init>:


void W5500Init()
{
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b087      	sub	sp, #28
 80021f8:	af00      	add	r7, sp, #0
	uint8_t tmp;
	uint8_t memsize[2][8] = { { 2, 2, 2, 2, 2, 2, 2, 2 }, { 2, 2, 2, 2, 2, 2, 2, 2 } }; //alocacao de memoria do adaptador
 80021fa:	4b20      	ldr	r3, [pc, #128]	@ (800227c <W5500Init+0x88>)
 80021fc:	1d3c      	adds	r4, r7, #4
 80021fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002200:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);//CS high by default
 8002204:	2201      	movs	r2, #1
 8002206:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800220a:	481d      	ldr	r0, [pc, #116]	@ (8002280 <W5500Init+0x8c>)
 800220c:	f001 f95a 	bl	80034c4 <HAL_GPIO_WritePin>

	//Send a pulse on reset pin
	HAL_GPIO_WritePin(SPI_RST_GPIO_Port, SPI_RST_Pin, GPIO_PIN_RESET);
 8002210:	2200      	movs	r2, #0
 8002212:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002216:	481a      	ldr	r0, [pc, #104]	@ (8002280 <W5500Init+0x8c>)
 8002218:	f001 f954 	bl	80034c4 <HAL_GPIO_WritePin>
	tmp = 0xFF;
 800221c:	23ff      	movs	r3, #255	@ 0xff
 800221e:	75fb      	strb	r3, [r7, #23]
	while(tmp--);
 8002220:	bf00      	nop
 8002222:	7dfb      	ldrb	r3, [r7, #23]
 8002224:	1e5a      	subs	r2, r3, #1
 8002226:	75fa      	strb	r2, [r7, #23]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1fa      	bne.n	8002222 <W5500Init+0x2e>
	HAL_GPIO_WritePin(SPI_RST_GPIO_Port, SPI_RST_Pin, GPIO_PIN_SET);
 800222c:	2201      	movs	r2, #1
 800222e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002232:	4813      	ldr	r0, [pc, #76]	@ (8002280 <W5500Init+0x8c>)
 8002234:	f001 f946 	bl	80034c4 <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8002238:	4912      	ldr	r1, [pc, #72]	@ (8002284 <W5500Init+0x90>)
 800223a:	4813      	ldr	r0, [pc, #76]	@ (8002288 <W5500Init+0x94>)
 800223c:	f000 f896 	bl	800236c <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 8002240:	4912      	ldr	r1, [pc, #72]	@ (800228c <W5500Init+0x98>)
 8002242:	4813      	ldr	r0, [pc, #76]	@ (8002290 <W5500Init+0x9c>)
 8002244:	f000 f8b8 	bl	80023b8 <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 8002248:	4912      	ldr	r1, [pc, #72]	@ (8002294 <W5500Init+0xa0>)
 800224a:	4813      	ldr	r0, [pc, #76]	@ (8002298 <W5500Init+0xa4>)
 800224c:	f000 f8e0 	bl	8002410 <reg_wizchip_spiburst_cbfunc>

	/* WIZChip Initialize*/
	if (ctlwizchip(CW_INIT_WIZCHIP, (void*) memsize) == -1) {
 8002250:	1d3b      	adds	r3, r7, #4
 8002252:	4619      	mov	r1, r3
 8002254:	2001      	movs	r0, #1
 8002256:	f000 f907 	bl	8002468 <ctlwizchip>
 800225a:	4603      	mov	r3, r0
 800225c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002260:	d104      	bne.n	800226c <W5500Init+0x78>
		printf("WIZCHIP Initialized Failed.\r\n");
 8002262:	480e      	ldr	r0, [pc, #56]	@ (800229c <W5500Init+0xa8>)
 8002264:	f003 fe1c 	bl	8005ea0 <puts>
		while (1);
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <W5500Init+0x74>
	}
	printf("WIZCHIP Initialization Success.\r\n");
 800226c:	480c      	ldr	r0, [pc, #48]	@ (80022a0 <W5500Init+0xac>)
 800226e:	f003 fe17 	bl	8005ea0 <puts>
	do {
		if (ctlwizchip(CW_GET_PHYLINK, (void*) &tmp) == -1)
			printf("Unknown PHY Link stauts.\r\n");
	} while (tmp == PHY_LINK_OFF);
*/
}
 8002272:	bf00      	nop
 8002274:	371c      	adds	r7, #28
 8002276:	46bd      	mov	sp, r7
 8002278:	bd90      	pop	{r4, r7, pc}
 800227a:	bf00      	nop
 800227c:	08007108 	.word	0x08007108
 8002280:	40020c00 	.word	0x40020c00
 8002284:	08002131 	.word	0x08002131
 8002288:	08002119 	.word	0x08002119
 800228c:	08002163 	.word	0x08002163
 8002290:	08002149 	.word	0x08002149
 8002294:	080021bb 	.word	0x080021bb
 8002298:	0800217d 	.word	0x0800217d
 800229c:	080070c4 	.word	0x080070c4
 80022a0:	080070e4 	.word	0x080070e4

080022a4 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 80022b2:	b480      	push	{r7}
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	bf00      	nop
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 80022ce:	b480      	push	{r7}
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	bf00      	nop
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 80022f6:	b480      	push	{r7}
 80022f8:	b083      	sub	sp, #12
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
 80022fe:	460b      	mov	r3, r1
 8002300:	70fb      	strb	r3, [r7, #3]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	78fa      	ldrb	r2, [r7, #3]
 8002306:	701a      	strb	r2, [r3, #0]
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
 8002318:	2300      	movs	r3, #0
 800231a:	4618      	mov	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr

0800233a <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 800233a:	b480      	push	{r7}
 800233c:	b083      	sub	sp, #12
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
 8002342:	460b      	mov	r3, r1
 8002344:	807b      	strh	r3, [r7, #2]
 8002346:	bf00      	nop
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8002352:	b480      	push	{r7}
 8002354:	b083      	sub	sp, #12
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
 800235a:	460b      	mov	r3, r1
 800235c:	807b      	strh	r3, [r7, #2]
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
	...

0800236c <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d002      	beq.n	8002382 <reg_wizchip_cs_cbfunc+0x16>
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d106      	bne.n	8002390 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8002382:	4b0a      	ldr	r3, [pc, #40]	@ (80023ac <reg_wizchip_cs_cbfunc+0x40>)
 8002384:	4a0a      	ldr	r2, [pc, #40]	@ (80023b0 <reg_wizchip_cs_cbfunc+0x44>)
 8002386:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8002388:	4b08      	ldr	r3, [pc, #32]	@ (80023ac <reg_wizchip_cs_cbfunc+0x40>)
 800238a:	4a0a      	ldr	r2, [pc, #40]	@ (80023b4 <reg_wizchip_cs_cbfunc+0x48>)
 800238c:	619a      	str	r2, [r3, #24]
 800238e:	e006      	b.n	800239e <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8002390:	4a06      	ldr	r2, [pc, #24]	@ (80023ac <reg_wizchip_cs_cbfunc+0x40>)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8002396:	4a05      	ldr	r2, [pc, #20]	@ (80023ac <reg_wizchip_cs_cbfunc+0x40>)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	6193      	str	r3, [r2, #24]
   }
}
 800239c:	bf00      	nop
 800239e:	bf00      	nop
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	20000028 	.word	0x20000028
 80023b0:	080022c1 	.word	0x080022c1
 80023b4:	080022cf 	.word	0x080022cf

080023b8 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80023c2:	bf00      	nop
 80023c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002404 <reg_wizchip_spi_cbfunc+0x4c>)
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d0f9      	beq.n	80023c4 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d002      	beq.n	80023dc <reg_wizchip_spi_cbfunc+0x24>
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d106      	bne.n	80023ea <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 80023dc:	4b09      	ldr	r3, [pc, #36]	@ (8002404 <reg_wizchip_spi_cbfunc+0x4c>)
 80023de:	4a0a      	ldr	r2, [pc, #40]	@ (8002408 <reg_wizchip_spi_cbfunc+0x50>)
 80023e0:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 80023e2:	4b08      	ldr	r3, [pc, #32]	@ (8002404 <reg_wizchip_spi_cbfunc+0x4c>)
 80023e4:	4a09      	ldr	r2, [pc, #36]	@ (800240c <reg_wizchip_spi_cbfunc+0x54>)
 80023e6:	621a      	str	r2, [r3, #32]
 80023e8:	e006      	b.n	80023f8 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 80023ea:	4a06      	ldr	r2, [pc, #24]	@ (8002404 <reg_wizchip_spi_cbfunc+0x4c>)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 80023f0:	4a04      	ldr	r2, [pc, #16]	@ (8002404 <reg_wizchip_spi_cbfunc+0x4c>)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	6213      	str	r3, [r2, #32]
   }
}
 80023f6:	bf00      	nop
 80023f8:	bf00      	nop
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	20000028 	.word	0x20000028
 8002408:	08002315 	.word	0x08002315
 800240c:	08002325 	.word	0x08002325

08002410 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800241a:	bf00      	nop
 800241c:	4b0f      	ldr	r3, [pc, #60]	@ (800245c <reg_wizchip_spiburst_cbfunc+0x4c>)
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0f9      	beq.n	800241c <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d002      	beq.n	8002434 <reg_wizchip_spiburst_cbfunc+0x24>
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d106      	bne.n	8002442 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8002434:	4b09      	ldr	r3, [pc, #36]	@ (800245c <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002436:	4a0a      	ldr	r2, [pc, #40]	@ (8002460 <reg_wizchip_spiburst_cbfunc+0x50>)
 8002438:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 800243a:	4b08      	ldr	r3, [pc, #32]	@ (800245c <reg_wizchip_spiburst_cbfunc+0x4c>)
 800243c:	4a09      	ldr	r2, [pc, #36]	@ (8002464 <reg_wizchip_spiburst_cbfunc+0x54>)
 800243e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002440:	e006      	b.n	8002450 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8002442:	4a06      	ldr	r2, [pc, #24]	@ (800245c <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8002448:	4a04      	ldr	r2, [pc, #16]	@ (800245c <reg_wizchip_spiburst_cbfunc+0x4c>)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 800244e:	bf00      	nop
 8002450:	bf00      	nop
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	20000028 	.word	0x20000028
 8002460:	0800233b 	.word	0x0800233b
 8002464:	08002353 	.word	0x08002353

08002468 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8002468:	b590      	push	{r4, r7, lr}
 800246a:	b087      	sub	sp, #28
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	6039      	str	r1, [r7, #0]
 8002472:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8002474:	2300      	movs	r3, #0
 8002476:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8002478:	2300      	movs	r3, #0
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	2300      	movs	r3, #0
 800247e:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	2b0f      	cmp	r3, #15
 8002484:	f200 80c5 	bhi.w	8002612 <ctlwizchip+0x1aa>
 8002488:	a201      	add	r2, pc, #4	@ (adr r2, 8002490 <ctlwizchip+0x28>)
 800248a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800248e:	bf00      	nop
 8002490:	080024d1 	.word	0x080024d1
 8002494:	080024d7 	.word	0x080024d7
 8002498:	08002503 	.word	0x08002503
 800249c:	080024f7 	.word	0x080024f7
 80024a0:	08002511 	.word	0x08002511
 80024a4:	0800251d 	.word	0x0800251d
 80024a8:	0800252b 	.word	0x0800252b
 80024ac:	08002551 	.word	0x08002551
 80024b0:	08002573 	.word	0x08002573
 80024b4:	080025b7 	.word	0x080025b7
 80024b8:	080025bd 	.word	0x080025bd
 80024bc:	080025c5 	.word	0x080025c5
 80024c0:	08002619 	.word	0x08002619
 80024c4:	080025cd 	.word	0x080025cd
 80024c8:	080025db 	.word	0x080025db
 80024cc:	080025f7 	.word	0x080025f7
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 80024d0:	f000 f8e8 	bl	80026a4 <wizchip_sw_reset>
         break;
 80024d4:	e0a1      	b.n	800261a <ctlwizchip+0x1b2>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d004      	beq.n	80024e6 <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	3308      	adds	r3, #8
 80024e4:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	4611      	mov	r1, r2
 80024ec:	4618      	mov	r0, r3
 80024ee:	f000 f925 	bl	800273c <wizchip_init>
 80024f2:	4603      	mov	r3, r0
 80024f4:	e092      	b.n	800261c <ctlwizchip+0x1b4>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 f9aa 	bl	8002854 <wizchip_clrinterrupt>
         break;
 8002500:	e08b      	b.n	800261a <ctlwizchip+0x1b2>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002502:	f000 f9db 	bl	80028bc <wizchip_getinterrupt>
 8002506:	4603      	mov	r3, r0
 8002508:	461a      	mov	r2, r3
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	801a      	strh	r2, [r3, #0]
         break;
 800250e:	e084      	b.n	800261a <ctlwizchip+0x1b2>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	4618      	mov	r0, r3
 8002516:	f000 f9f6 	bl	8002906 <wizchip_setinterruptmask>
         break;         
 800251a:	e07e      	b.n	800261a <ctlwizchip+0x1b2>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 800251c:	f000 fa0e 	bl	800293c <wizchip_getinterruptmask>
 8002520:	4603      	mov	r3, r0
 8002522:	461a      	mov	r2, r3
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	801a      	strh	r2, [r3, #0]
         break;
 8002528:	e077      	b.n	800261a <ctlwizchip+0x1b2>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	881b      	ldrh	r3, [r3, #0]
 800252e:	0a1b      	lsrs	r3, r3, #8
 8002530:	b29b      	uxth	r3, r3
 8002532:	b2db      	uxtb	r3, r3
 8002534:	4619      	mov	r1, r3
 8002536:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 800253a:	f7fe fef1 	bl	8001320 <WIZCHIP_WRITE>
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	881b      	ldrh	r3, [r3, #0]
 8002542:	b2db      	uxtb	r3, r3
 8002544:	4619      	mov	r1, r3
 8002546:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 800254a:	f7fe fee9 	bl	8001320 <WIZCHIP_WRITE>
         break;
 800254e:	e064      	b.n	800261a <ctlwizchip+0x1b2>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8002550:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8002554:	f7fe fe98 	bl	8001288 <WIZCHIP_READ>
 8002558:	4603      	mov	r3, r0
 800255a:	021b      	lsls	r3, r3, #8
 800255c:	b29c      	uxth	r4, r3
 800255e:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8002562:	f7fe fe91 	bl	8001288 <WIZCHIP_READ>
 8002566:	4603      	mov	r3, r0
 8002568:	4423      	add	r3, r4
 800256a:	b29a      	uxth	r2, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	801a      	strh	r2, [r3, #0]
         break;
 8002570:	e053      	b.n	800261a <ctlwizchip+0x1b2>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002572:	4b2c      	ldr	r3, [pc, #176]	@ (8002624 <ctlwizchip+0x1bc>)
 8002574:	789a      	ldrb	r2, [r3, #2]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	3301      	adds	r3, #1
 800257e:	4a29      	ldr	r2, [pc, #164]	@ (8002624 <ctlwizchip+0x1bc>)
 8002580:	78d2      	ldrb	r2, [r2, #3]
 8002582:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	3302      	adds	r3, #2
 8002588:	4a26      	ldr	r2, [pc, #152]	@ (8002624 <ctlwizchip+0x1bc>)
 800258a:	7912      	ldrb	r2, [r2, #4]
 800258c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	3303      	adds	r3, #3
 8002592:	4a24      	ldr	r2, [pc, #144]	@ (8002624 <ctlwizchip+0x1bc>)
 8002594:	7952      	ldrb	r2, [r2, #5]
 8002596:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	3304      	adds	r3, #4
 800259c:	4a21      	ldr	r2, [pc, #132]	@ (8002624 <ctlwizchip+0x1bc>)
 800259e:	7992      	ldrb	r2, [r2, #6]
 80025a0:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	3305      	adds	r3, #5
 80025a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002624 <ctlwizchip+0x1bc>)
 80025a8:	79d2      	ldrb	r2, [r2, #7]
 80025aa:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	3306      	adds	r3, #6
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
         break;
 80025b4:	e031      	b.n	800261a <ctlwizchip+0x1b2>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 80025b6:	f000 fa13 	bl	80029e0 <wizphy_reset>
         break;
 80025ba:	e02e      	b.n	800261a <ctlwizchip+0x1b2>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 80025bc:	6838      	ldr	r0, [r7, #0]
 80025be:	f000 fa36 	bl	8002a2e <wizphy_setphyconf>
         break;
 80025c2:	e02a      	b.n	800261a <ctlwizchip+0x1b2>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 80025c4:	6838      	ldr	r0, [r7, #0]
 80025c6:	f000 fa75 	bl	8002ab4 <wizphy_getphyconf>
         break;
 80025ca:	e026      	b.n	800261a <ctlwizchip+0x1b2>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f000 fad9 	bl	8002b88 <wizphy_setphypmode>
 80025d6:	4603      	mov	r3, r0
 80025d8:	e020      	b.n	800261c <ctlwizchip+0x1b4>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 80025da:	f000 f9e8 	bl	80029ae <wizphy_getphypmode>
 80025de:	4603      	mov	r3, r0
 80025e0:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80025e2:	7dfb      	ldrb	r3, [r7, #23]
 80025e4:	2bff      	cmp	r3, #255	@ 0xff
 80025e6:	d102      	bne.n	80025ee <ctlwizchip+0x186>
 80025e8:	f04f 33ff 	mov.w	r3, #4294967295
 80025ec:	e016      	b.n	800261c <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	7dfa      	ldrb	r2, [r7, #23]
 80025f2:	701a      	strb	r2, [r3, #0]
         break;
 80025f4:	e011      	b.n	800261a <ctlwizchip+0x1b2>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 80025f6:	f000 f9c4 	bl	8002982 <wizphy_getphylink>
 80025fa:	4603      	mov	r3, r0
 80025fc:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80025fe:	7dfb      	ldrb	r3, [r7, #23]
 8002600:	2bff      	cmp	r3, #255	@ 0xff
 8002602:	d102      	bne.n	800260a <ctlwizchip+0x1a2>
 8002604:	f04f 33ff 	mov.w	r3, #4294967295
 8002608:	e008      	b.n	800261c <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	7dfa      	ldrb	r2, [r7, #23]
 800260e:	701a      	strb	r2, [r3, #0]
         break;
 8002610:	e003      	b.n	800261a <ctlwizchip+0x1b2>
   #endif      
      default:
         return -1;
 8002612:	f04f 33ff 	mov.w	r3, #4294967295
 8002616:	e001      	b.n	800261c <ctlwizchip+0x1b4>
         break;
 8002618:	bf00      	nop
   }
   return 0;
 800261a:	2300      	movs	r3, #0
}
 800261c:	4618      	mov	r0, r3
 800261e:	371c      	adds	r7, #28
 8002620:	46bd      	mov	sp, r7
 8002622:	bd90      	pop	{r4, r7, pc}
 8002624:	20000028 	.word	0x20000028

08002628 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	6039      	str	r1, [r7, #0]
 8002632:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 8002634:	79fb      	ldrb	r3, [r7, #7]
 8002636:	2b05      	cmp	r3, #5
 8002638:	d82c      	bhi.n	8002694 <ctlnetwork+0x6c>
 800263a:	a201      	add	r2, pc, #4	@ (adr r2, 8002640 <ctlnetwork+0x18>)
 800263c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002640:	08002659 	.word	0x08002659
 8002644:	08002661 	.word	0x08002661
 8002648:	08002669 	.word	0x08002669
 800264c:	08002677 	.word	0x08002677
 8002650:	08002685 	.word	0x08002685
 8002654:	0800268d 	.word	0x0800268d
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8002658:	6838      	ldr	r0, [r7, #0]
 800265a:	f000 fadf 	bl	8002c1c <wizchip_setnetinfo>
         break;
 800265e:	e01c      	b.n	800269a <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8002660:	6838      	ldr	r0, [r7, #0]
 8002662:	f000 fb1b 	bl	8002c9c <wizchip_getnetinfo>
         break;
 8002666:	e018      	b.n	800269a <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	4618      	mov	r0, r3
 800266e:	f000 fb55 	bl	8002d1c <wizchip_setnetmode>
 8002672:	4603      	mov	r3, r0
 8002674:	e012      	b.n	800269c <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8002676:	f000 fb73 	bl	8002d60 <wizchip_getnetmode>
 800267a:	4603      	mov	r3, r0
 800267c:	461a      	mov	r2, r3
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	701a      	strb	r2, [r3, #0]
         break;
 8002682:	e00a      	b.n	800269a <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 8002684:	6838      	ldr	r0, [r7, #0]
 8002686:	f000 fb73 	bl	8002d70 <wizchip_settimeout>
         break;
 800268a:	e006      	b.n	800269a <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 800268c:	6838      	ldr	r0, [r7, #0]
 800268e:	f000 fb90 	bl	8002db2 <wizchip_gettimeout>
         break;
 8002692:	e002      	b.n	800269a <ctlnetwork+0x72>
      default:
         return -1;
 8002694:	f04f 33ff 	mov.w	r3, #4294967295
 8002698:	e000      	b.n	800269c <ctlnetwork+0x74>
   }
   return 0;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80026aa:	1d3b      	adds	r3, r7, #4
 80026ac:	2206      	movs	r2, #6
 80026ae:	4619      	mov	r1, r3
 80026b0:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80026b4:	f7fe fe82 	bl	80013bc <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80026b8:	f107 0314 	add.w	r3, r7, #20
 80026bc:	2204      	movs	r2, #4
 80026be:	4619      	mov	r1, r3
 80026c0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80026c4:	f7fe fe7a 	bl	80013bc <WIZCHIP_READ_BUF>
 80026c8:	f107 0310 	add.w	r3, r7, #16
 80026cc:	2204      	movs	r2, #4
 80026ce:	4619      	mov	r1, r3
 80026d0:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80026d4:	f7fe fe72 	bl	80013bc <WIZCHIP_READ_BUF>
 80026d8:	f107 030c 	add.w	r3, r7, #12
 80026dc:	2204      	movs	r2, #4
 80026de:	4619      	mov	r1, r3
 80026e0:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80026e4:	f7fe fe6a 	bl	80013bc <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 80026e8:	2180      	movs	r1, #128	@ 0x80
 80026ea:	2000      	movs	r0, #0
 80026ec:	f7fe fe18 	bl	8001320 <WIZCHIP_WRITE>
   getMR(); // for delay
 80026f0:	2000      	movs	r0, #0
 80026f2:	f7fe fdc9 	bl	8001288 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 80026f6:	1d3b      	adds	r3, r7, #4
 80026f8:	2206      	movs	r2, #6
 80026fa:	4619      	mov	r1, r3
 80026fc:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002700:	f7fe febc 	bl	800147c <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002704:	f107 0314 	add.w	r3, r7, #20
 8002708:	2204      	movs	r2, #4
 800270a:	4619      	mov	r1, r3
 800270c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002710:	f7fe feb4 	bl	800147c <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002714:	f107 0310 	add.w	r3, r7, #16
 8002718:	2204      	movs	r2, #4
 800271a:	4619      	mov	r1, r3
 800271c:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002720:	f7fe feac 	bl	800147c <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002724:	f107 030c 	add.w	r3, r7, #12
 8002728:	2204      	movs	r2, #4
 800272a:	4619      	mov	r1, r3
 800272c:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002730:	f7fe fea4 	bl	800147c <WIZCHIP_WRITE_BUF>
}
 8002734:	bf00      	nop
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8002746:	2300      	movs	r3, #0
 8002748:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800274a:	f7ff ffab 	bl	80026a4 <wizchip_sw_reset>
   if(txsize)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d03b      	beq.n	80027cc <wizchip_init+0x90>
   {
      tmp = 0;
 8002754:	2300      	movs	r3, #0
 8002756:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002758:	2300      	movs	r3, #0
 800275a:	73fb      	strb	r3, [r7, #15]
 800275c:	e015      	b.n	800278a <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 800275e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	4413      	add	r3, r2
 8002766:	781a      	ldrb	r2, [r3, #0]
 8002768:	7bbb      	ldrb	r3, [r7, #14]
 800276a:	4413      	add	r3, r2
 800276c:	b2db      	uxtb	r3, r3
 800276e:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 8002770:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002774:	2b10      	cmp	r3, #16
 8002776:	dd02      	ble.n	800277e <wizchip_init+0x42>
 8002778:	f04f 33ff 	mov.w	r3, #4294967295
 800277c:	e066      	b.n	800284c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800277e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	3301      	adds	r3, #1
 8002786:	b2db      	uxtb	r3, r3
 8002788:	73fb      	strb	r3, [r7, #15]
 800278a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800278e:	2b07      	cmp	r3, #7
 8002790:	dde5      	ble.n	800275e <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002792:	2300      	movs	r3, #0
 8002794:	73fb      	strb	r3, [r7, #15]
 8002796:	e015      	b.n	80027c4 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8002798:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	3301      	adds	r3, #1
 80027a0:	00db      	lsls	r3, r3, #3
 80027a2:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80027a6:	4618      	mov	r0, r3
 80027a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	4413      	add	r3, r2
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	4619      	mov	r1, r3
 80027b4:	f7fe fdb4 	bl	8001320 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80027b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	3301      	adds	r3, #1
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	73fb      	strb	r3, [r7, #15]
 80027c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027c8:	2b07      	cmp	r3, #7
 80027ca:	dde5      	ble.n	8002798 <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d03b      	beq.n	800284a <wizchip_init+0x10e>
   {
      tmp = 0;
 80027d2:	2300      	movs	r3, #0
 80027d4:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80027d6:	2300      	movs	r3, #0
 80027d8:	73fb      	strb	r3, [r7, #15]
 80027da:	e015      	b.n	8002808 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 80027dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	4413      	add	r3, r2
 80027e4:	781a      	ldrb	r2, [r3, #0]
 80027e6:	7bbb      	ldrb	r3, [r7, #14]
 80027e8:	4413      	add	r3, r2
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 80027ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80027f2:	2b10      	cmp	r3, #16
 80027f4:	dd02      	ble.n	80027fc <wizchip_init+0xc0>
 80027f6:	f04f 33ff 	mov.w	r3, #4294967295
 80027fa:	e027      	b.n	800284c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80027fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002800:	b2db      	uxtb	r3, r3
 8002802:	3301      	adds	r3, #1
 8002804:	b2db      	uxtb	r3, r3
 8002806:	73fb      	strb	r3, [r7, #15]
 8002808:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800280c:	2b07      	cmp	r3, #7
 800280e:	dde5      	ble.n	80027dc <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002810:	2300      	movs	r3, #0
 8002812:	73fb      	strb	r3, [r7, #15]
 8002814:	e015      	b.n	8002842 <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8002816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	3301      	adds	r3, #1
 800281e:	00db      	lsls	r3, r3, #3
 8002820:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8002824:	4618      	mov	r0, r3
 8002826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	4413      	add	r3, r2
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	4619      	mov	r1, r3
 8002832:	f7fe fd75 	bl	8001320 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	3301      	adds	r3, #1
 800283e:	b2db      	uxtb	r3, r3
 8002840:	73fb      	strb	r3, [r7, #15]
 8002842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002846:	2b07      	cmp	r3, #7
 8002848:	dde5      	ble.n	8002816 <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	4603      	mov	r3, r0
 800285c:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 800285e:	88fb      	ldrh	r3, [r7, #6]
 8002860:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8002862:	88fb      	ldrh	r3, [r7, #6]
 8002864:	0a1b      	lsrs	r3, r3, #8
 8002866:	b29b      	uxth	r3, r3
 8002868:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 800286a:	7bfb      	ldrb	r3, [r7, #15]
 800286c:	f023 030f 	bic.w	r3, r3, #15
 8002870:	b2db      	uxtb	r3, r3
 8002872:	4619      	mov	r1, r3
 8002874:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002878:	f7fe fd52 	bl	8001320 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 800287c:	2300      	movs	r3, #0
 800287e:	73fb      	strb	r3, [r7, #15]
 8002880:	e014      	b.n	80028ac <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 8002882:	7bba      	ldrb	r2, [r7, #14]
 8002884:	7bfb      	ldrb	r3, [r7, #15]
 8002886:	fa42 f303 	asr.w	r3, r2, r3
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d009      	beq.n	80028a6 <wizchip_clrinterrupt+0x52>
 8002892:	7bfb      	ldrb	r3, [r7, #15]
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	3301      	adds	r3, #1
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800289e:	211f      	movs	r1, #31
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7fe fd3d 	bl	8001320 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80028a6:	7bfb      	ldrb	r3, [r7, #15]
 80028a8:	3301      	adds	r3, #1
 80028aa:	73fb      	strb	r3, [r7, #15]
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
 80028ae:	2b07      	cmp	r3, #7
 80028b0:	d9e7      	bls.n	8002882 <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80028b2:	bf00      	nop
 80028b4:	bf00      	nop
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80028c2:	2300      	movs	r3, #0
 80028c4:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80028ca:	2300      	movs	r3, #0
 80028cc:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 80028ce:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 80028d2:	f7fe fcd9 	bl	8001288 <WIZCHIP_READ>
 80028d6:	4603      	mov	r3, r0
 80028d8:	f023 030f 	bic.w	r3, r3, #15
 80028dc:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 80028de:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 80028e2:	f7fe fcd1 	bl	8001288 <WIZCHIP_READ>
 80028e6:	4603      	mov	r3, r0
 80028e8:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 80028ea:	79bb      	ldrb	r3, [r7, #6]
 80028ec:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 80028ee:	88bb      	ldrh	r3, [r7, #4]
 80028f0:	021b      	lsls	r3, r3, #8
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	79fb      	ldrb	r3, [r7, #7]
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	4413      	add	r3, r2
 80028fa:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80028fc:	88bb      	ldrh	r3, [r7, #4]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b084      	sub	sp, #16
 800290a:	af00      	add	r7, sp, #0
 800290c:	4603      	mov	r3, r0
 800290e:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8002910:	88fb      	ldrh	r3, [r7, #6]
 8002912:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8002914:	88fb      	ldrh	r3, [r7, #6]
 8002916:	0a1b      	lsrs	r3, r3, #8
 8002918:	b29b      	uxth	r3, r3
 800291a:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 800291c:	7bfb      	ldrb	r3, [r7, #15]
 800291e:	4619      	mov	r1, r3
 8002920:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8002924:	f7fe fcfc 	bl	8001320 <WIZCHIP_WRITE>
   setSIMR(simr);
 8002928:	7bbb      	ldrb	r3, [r7, #14]
 800292a:	4619      	mov	r1, r3
 800292c:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8002930:	f7fe fcf6 	bl	8001320 <WIZCHIP_WRITE>
#endif   
}
 8002934:	bf00      	nop
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8002942:	2300      	movs	r3, #0
 8002944:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8002946:	2300      	movs	r3, #0
 8002948:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 800294a:	2300      	movs	r3, #0
 800294c:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 800294e:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8002952:	f7fe fc99 	bl	8001288 <WIZCHIP_READ>
 8002956:	4603      	mov	r3, r0
 8002958:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 800295a:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 800295e:	f7fe fc93 	bl	8001288 <WIZCHIP_READ>
 8002962:	4603      	mov	r3, r0
 8002964:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8002966:	79bb      	ldrb	r3, [r7, #6]
 8002968:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 800296a:	88bb      	ldrh	r3, [r7, #4]
 800296c:	021b      	lsls	r3, r3, #8
 800296e:	b29a      	uxth	r2, r3
 8002970:	79fb      	ldrb	r3, [r7, #7]
 8002972:	b29b      	uxth	r3, r3
 8002974:	4413      	add	r3, r2
 8002976:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002978:	88bb      	ldrh	r3, [r7, #4]
}
 800297a:	4618      	mov	r0, r3
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b082      	sub	sp, #8
 8002986:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8002988:	2300      	movs	r3, #0
 800298a:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 800298c:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002990:	f7fe fc7a 	bl	8001288 <WIZCHIP_READ>
 8002994:	4603      	mov	r3, r0
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 800299e:	2301      	movs	r3, #1
 80029a0:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80029a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b082      	sub	sp, #8
 80029b2:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80029b4:	2300      	movs	r3, #0
 80029b6:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80029b8:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80029bc:	f7fe fc64 	bl	8001288 <WIZCHIP_READ>
 80029c0:	4603      	mov	r3, r0
 80029c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029c6:	2b30      	cmp	r3, #48	@ 0x30
 80029c8:	d102      	bne.n	80029d0 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80029ca:	2301      	movs	r3, #1
 80029cc:	71fb      	strb	r3, [r7, #7]
 80029ce:	e001      	b.n	80029d4 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 80029d0:	2300      	movs	r3, #0
 80029d2:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 80029d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 80029e6:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80029ea:	f7fe fc4d 	bl	8001288 <WIZCHIP_READ>
 80029ee:	4603      	mov	r3, r0
 80029f0:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029f8:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	4619      	mov	r1, r3
 80029fe:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002a02:	f7fe fc8d 	bl	8001320 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8002a06:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002a0a:	f7fe fc3d 	bl	8001288 <WIZCHIP_READ>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8002a12:	79fb      	ldrb	r3, [r7, #7]
 8002a14:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002a18:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002a22:	f7fe fc7d 	bl	8001320 <WIZCHIP_WRITE>
}
 8002a26:	bf00      	nop
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b084      	sub	sp, #16
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002a36:	2300      	movs	r3, #0
 8002a38:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d104      	bne.n	8002a4c <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8002a42:	7bfb      	ldrb	r3, [r7, #15]
 8002a44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a48:	73fb      	strb	r3, [r7, #15]
 8002a4a:	e003      	b.n	8002a54 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8002a4c:	7bfb      	ldrb	r3, [r7, #15]
 8002a4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a52:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	785b      	ldrb	r3, [r3, #1]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d104      	bne.n	8002a66 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002a5c:	7bfb      	ldrb	r3, [r7, #15]
 8002a5e:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002a62:	73fb      	strb	r3, [r7, #15]
 8002a64:	e019      	b.n	8002a9a <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	78db      	ldrb	r3, [r3, #3]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d10d      	bne.n	8002a8a <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	789b      	ldrb	r3, [r3, #2]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d104      	bne.n	8002a80 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
 8002a78:	f043 0318 	orr.w	r3, r3, #24
 8002a7c:	73fb      	strb	r3, [r7, #15]
 8002a7e:	e00c      	b.n	8002a9a <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
 8002a82:	f043 0308 	orr.w	r3, r3, #8
 8002a86:	73fb      	strb	r3, [r7, #15]
 8002a88:	e007      	b.n	8002a9a <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	789b      	ldrb	r3, [r3, #2]
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d103      	bne.n	8002a9a <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8002a92:	7bfb      	ldrb	r3, [r7, #15]
 8002a94:	f043 0310 	orr.w	r3, r3, #16
 8002a98:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8002a9a:	7bfb      	ldrb	r3, [r7, #15]
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002aa2:	f7fe fc3d 	bl	8001320 <WIZCHIP_WRITE>
   wizphy_reset();
 8002aa6:	f7ff ff9b 	bl	80029e0 <wizphy_reset>
}
 8002aaa:	bf00      	nop
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
	...

08002ab4 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002abc:	2300      	movs	r3, #0
 8002abe:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8002ac0:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002ac4:	f7fe fbe0 	bl	8001288 <WIZCHIP_READ>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	119b      	asrs	r3, r3, #6
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	b2da      	uxtb	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002adc:	7bfb      	ldrb	r3, [r7, #15]
 8002ade:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ae2:	2b20      	cmp	r3, #32
 8002ae4:	d001      	beq.n	8002aea <wizphy_getphyconf+0x36>
 8002ae6:	2b38      	cmp	r3, #56	@ 0x38
 8002ae8:	d103      	bne.n	8002af2 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	705a      	strb	r2, [r3, #1]
         break;
 8002af0:	e003      	b.n	8002afa <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	705a      	strb	r2, [r3, #1]
         break;
 8002af8:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002afa:	7bfb      	ldrb	r3, [r7, #15]
 8002afc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b00:	3b10      	subs	r3, #16
 8002b02:	2b10      	cmp	r3, #16
 8002b04:	bf8c      	ite	hi
 8002b06:	2201      	movhi	r2, #1
 8002b08:	2200      	movls	r2, #0
 8002b0a:	b2d2      	uxtb	r2, r2
 8002b0c:	2a00      	cmp	r2, #0
 8002b0e:	d10f      	bne.n	8002b30 <wizphy_getphyconf+0x7c>
 8002b10:	4a1b      	ldr	r2, [pc, #108]	@ (8002b80 <wizphy_getphyconf+0xcc>)
 8002b12:	fa22 f303 	lsr.w	r3, r2, r3
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	bf14      	ite	ne
 8002b1e:	2301      	movne	r3, #1
 8002b20:	2300      	moveq	r3, #0
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d003      	beq.n	8002b30 <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	709a      	strb	r2, [r3, #2]
         break;
 8002b2e:	e003      	b.n	8002b38 <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	709a      	strb	r2, [r3, #2]
         break;
 8002b36:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002b38:	7bfb      	ldrb	r3, [r7, #15]
 8002b3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b3e:	3b08      	subs	r3, #8
 8002b40:	2b18      	cmp	r3, #24
 8002b42:	bf8c      	ite	hi
 8002b44:	2201      	movhi	r2, #1
 8002b46:	2200      	movls	r2, #0
 8002b48:	b2d2      	uxtb	r2, r2
 8002b4a:	2a00      	cmp	r2, #0
 8002b4c:	d10f      	bne.n	8002b6e <wizphy_getphyconf+0xba>
 8002b4e:	4a0d      	ldr	r2, [pc, #52]	@ (8002b84 <wizphy_getphyconf+0xd0>)
 8002b50:	fa22 f303 	lsr.w	r3, r2, r3
 8002b54:	f003 0301 	and.w	r3, r3, #1
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	bf14      	ite	ne
 8002b5c:	2301      	movne	r3, #1
 8002b5e:	2300      	moveq	r3, #0
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	70da      	strb	r2, [r3, #3]
         break;
 8002b6c:	e003      	b.n	8002b76 <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	70da      	strb	r2, [r3, #3]
         break;
 8002b74:	bf00      	nop
   }
}
 8002b76:	bf00      	nop
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	00010101 	.word	0x00010101
 8002b84:	01010001 	.word	0x01010001

08002b88 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8002b92:	2300      	movs	r3, #0
 8002b94:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8002b96:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002b9a:	f7fe fb75 	bl	8001288 <WIZCHIP_READ>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8002ba2:	7bfb      	ldrb	r3, [r7, #15]
 8002ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d102      	bne.n	8002bb2 <wizphy_setphypmode+0x2a>
 8002bac:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb0:	e030      	b.n	8002c14 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 8002bb2:	7bfb      	ldrb	r3, [r7, #15]
 8002bb4:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002bb8:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8002bba:	79fb      	ldrb	r3, [r7, #7]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d104      	bne.n	8002bca <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8002bc0:	7bfb      	ldrb	r3, [r7, #15]
 8002bc2:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002bc6:	73fb      	strb	r3, [r7, #15]
 8002bc8:	e003      	b.n	8002bd2 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002bca:	7bfb      	ldrb	r3, [r7, #15]
 8002bcc:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002bd0:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8002bd2:	7bfb      	ldrb	r3, [r7, #15]
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002bda:	f7fe fba1 	bl	8001320 <WIZCHIP_WRITE>
   wizphy_reset();
 8002bde:	f7ff feff 	bl	80029e0 <wizphy_reset>
   tmp = getPHYCFGR();
 8002be2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002be6:	f7fe fb4f 	bl	8001288 <WIZCHIP_READ>
 8002bea:	4603      	mov	r3, r0
 8002bec:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8002bee:	79fb      	ldrb	r3, [r7, #7]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d106      	bne.n	8002c02 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d008      	beq.n	8002c10 <wizphy_setphypmode+0x88>
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e008      	b.n	8002c14 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
 8002c04:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <wizphy_setphypmode+0x88>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	e001      	b.n	8002c14 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8002c10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2206      	movs	r2, #6
 8002c28:	4619      	mov	r1, r3
 8002c2a:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002c2e:	f7fe fc25 	bl	800147c <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	330e      	adds	r3, #14
 8002c36:	2204      	movs	r2, #4
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002c3e:	f7fe fc1d 	bl	800147c <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	330a      	adds	r3, #10
 8002c46:	2204      	movs	r2, #4
 8002c48:	4619      	mov	r1, r3
 8002c4a:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002c4e:	f7fe fc15 	bl	800147c <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	3306      	adds	r3, #6
 8002c56:	2204      	movs	r2, #4
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002c5e:	f7fe fc0d 	bl	800147c <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	7c9a      	ldrb	r2, [r3, #18]
 8002c66:	4b0b      	ldr	r3, [pc, #44]	@ (8002c94 <wizchip_setnetinfo+0x78>)
 8002c68:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	7cda      	ldrb	r2, [r3, #19]
 8002c6e:	4b09      	ldr	r3, [pc, #36]	@ (8002c94 <wizchip_setnetinfo+0x78>)
 8002c70:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	7d1a      	ldrb	r2, [r3, #20]
 8002c76:	4b07      	ldr	r3, [pc, #28]	@ (8002c94 <wizchip_setnetinfo+0x78>)
 8002c78:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	7d5a      	ldrb	r2, [r3, #21]
 8002c7e:	4b05      	ldr	r3, [pc, #20]	@ (8002c94 <wizchip_setnetinfo+0x78>)
 8002c80:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	7d9a      	ldrb	r2, [r3, #22]
 8002c86:	4b04      	ldr	r3, [pc, #16]	@ (8002c98 <wizchip_setnetinfo+0x7c>)
 8002c88:	701a      	strb	r2, [r3, #0]
}
 8002c8a:	bf00      	nop
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	20000304 	.word	0x20000304
 8002c98:	20000308 	.word	0x20000308

08002c9c <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2206      	movs	r2, #6
 8002ca8:	4619      	mov	r1, r3
 8002caa:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002cae:	f7fe fb85 	bl	80013bc <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	330e      	adds	r3, #14
 8002cb6:	2204      	movs	r2, #4
 8002cb8:	4619      	mov	r1, r3
 8002cba:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002cbe:	f7fe fb7d 	bl	80013bc <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	330a      	adds	r3, #10
 8002cc6:	2204      	movs	r2, #4
 8002cc8:	4619      	mov	r1, r3
 8002cca:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002cce:	f7fe fb75 	bl	80013bc <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	3306      	adds	r3, #6
 8002cd6:	2204      	movs	r2, #4
 8002cd8:	4619      	mov	r1, r3
 8002cda:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002cde:	f7fe fb6d 	bl	80013bc <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8002ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8002d14 <wizchip_getnetinfo+0x78>)
 8002ce4:	781a      	ldrb	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8002cea:	4b0a      	ldr	r3, [pc, #40]	@ (8002d14 <wizchip_getnetinfo+0x78>)
 8002cec:	785a      	ldrb	r2, [r3, #1]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8002cf2:	4b08      	ldr	r3, [pc, #32]	@ (8002d14 <wizchip_getnetinfo+0x78>)
 8002cf4:	789a      	ldrb	r2, [r3, #2]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8002cfa:	4b06      	ldr	r3, [pc, #24]	@ (8002d14 <wizchip_getnetinfo+0x78>)
 8002cfc:	78da      	ldrb	r2, [r3, #3]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8002d02:	4b05      	ldr	r3, [pc, #20]	@ (8002d18 <wizchip_getnetinfo+0x7c>)
 8002d04:	781a      	ldrb	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	759a      	strb	r2, [r3, #22]
}
 8002d0a:	bf00      	nop
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20000304 	.word	0x20000304
 8002d18:	20000308 	.word	0x20000308

08002d1c <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	4603      	mov	r3, r0
 8002d24:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8002d26:	2300      	movs	r3, #0
 8002d28:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d002      	beq.n	8002d3a <wizchip_setnetmode+0x1e>
 8002d34:	f04f 33ff 	mov.w	r3, #4294967295
 8002d38:	e00e      	b.n	8002d58 <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8002d3a:	2000      	movs	r0, #0
 8002d3c:	f7fe faa4 	bl	8001288 <WIZCHIP_READ>
 8002d40:	4603      	mov	r3, r0
 8002d42:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8002d44:	7bfa      	ldrb	r2, [r7, #15]
 8002d46:	79fb      	ldrb	r3, [r7, #7]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8002d4c:	7bfb      	ldrb	r3, [r7, #15]
 8002d4e:	4619      	mov	r1, r3
 8002d50:	2000      	movs	r0, #0
 8002d52:	f7fe fae5 	bl	8001320 <WIZCHIP_WRITE>
   return 0;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8002d64:	2000      	movs	r0, #0
 8002d66:	f7fe fa8f 	bl	8001288 <WIZCHIP_READ>
 8002d6a:	4603      	mov	r3, r0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8002d82:	f7fe facd 	bl	8001320 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	885b      	ldrh	r3, [r3, #2]
 8002d8a:	0a1b      	lsrs	r3, r3, #8
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	4619      	mov	r1, r3
 8002d92:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8002d96:	f7fe fac3 	bl	8001320 <WIZCHIP_WRITE>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	885b      	ldrh	r3, [r3, #2]
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	4619      	mov	r1, r3
 8002da2:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8002da6:	f7fe fabb 	bl	8001320 <WIZCHIP_WRITE>
}
 8002daa:	bf00      	nop
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 8002db2:	b590      	push	{r4, r7, lr}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8002dba:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8002dbe:	f7fe fa63 	bl	8001288 <WIZCHIP_READ>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8002dca:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8002dce:	f7fe fa5b 	bl	8001288 <WIZCHIP_READ>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	021b      	lsls	r3, r3, #8
 8002dd6:	b29c      	uxth	r4, r3
 8002dd8:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8002ddc:	f7fe fa54 	bl	8001288 <WIZCHIP_READ>
 8002de0:	4603      	mov	r3, r0
 8002de2:	4423      	add	r3, r4
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	805a      	strh	r2, [r3, #2]
}
 8002dea:	bf00      	nop
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd90      	pop	{r4, r7, pc}
	...

08002df4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002df4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e2c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002df8:	f7fe f934 	bl	8001064 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002dfc:	480c      	ldr	r0, [pc, #48]	@ (8002e30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002dfe:	490d      	ldr	r1, [pc, #52]	@ (8002e34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e00:	4a0d      	ldr	r2, [pc, #52]	@ (8002e38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e04:	e002      	b.n	8002e0c <LoopCopyDataInit>

08002e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e0a:	3304      	adds	r3, #4

08002e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e10:	d3f9      	bcc.n	8002e06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e12:	4a0a      	ldr	r2, [pc, #40]	@ (8002e3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e14:	4c0a      	ldr	r4, [pc, #40]	@ (8002e40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e18:	e001      	b.n	8002e1e <LoopFillZerobss>

08002e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e1c:	3204      	adds	r2, #4

08002e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e20:	d3fb      	bcc.n	8002e1a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002e22:	f003 fa2d 	bl	8006280 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e26:	f7fd fcef 	bl	8000808 <main>
  bx  lr    
 8002e2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e2c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e34:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8002e38:	08007174 	.word	0x08007174
  ldr r2, =_sbss
 8002e3c:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8002e40:	2000045c 	.word	0x2000045c

08002e44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e44:	e7fe      	b.n	8002e44 <ADC_IRQHandler>

08002e46 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e4a:	2003      	movs	r0, #3
 8002e4c:	f000 f94c 	bl	80030e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e50:	200f      	movs	r0, #15
 8002e52:	f000 f805 	bl	8002e60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e56:	f7fe f803 	bl	8000e60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e68:	4b12      	ldr	r3, [pc, #72]	@ (8002eb4 <HAL_InitTick+0x54>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	4b12      	ldr	r3, [pc, #72]	@ (8002eb8 <HAL_InitTick+0x58>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	4619      	mov	r1, r3
 8002e72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e76:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f000 f967 	bl	8003152 <HAL_SYSTICK_Config>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e00e      	b.n	8002eac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b0f      	cmp	r3, #15
 8002e92:	d80a      	bhi.n	8002eaa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e94:	2200      	movs	r2, #0
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	f04f 30ff 	mov.w	r0, #4294967295
 8002e9c:	f000 f92f 	bl	80030fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ea0:	4a06      	ldr	r2, [pc, #24]	@ (8002ebc <HAL_InitTick+0x5c>)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	e000      	b.n	8002eac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	20000020 	.word	0x20000020
 8002eb8:	20000058 	.word	0x20000058
 8002ebc:	20000054 	.word	0x20000054

08002ec0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ec4:	4b06      	ldr	r3, [pc, #24]	@ (8002ee0 <HAL_IncTick+0x20>)
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	4b06      	ldr	r3, [pc, #24]	@ (8002ee4 <HAL_IncTick+0x24>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4413      	add	r3, r2
 8002ed0:	4a04      	ldr	r2, [pc, #16]	@ (8002ee4 <HAL_IncTick+0x24>)
 8002ed2:	6013      	str	r3, [r2, #0]
}
 8002ed4:	bf00      	nop
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	20000058 	.word	0x20000058
 8002ee4:	2000030c 	.word	0x2000030c

08002ee8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  return uwTick;
 8002eec:	4b03      	ldr	r3, [pc, #12]	@ (8002efc <HAL_GetTick+0x14>)
 8002eee:	681b      	ldr	r3, [r3, #0]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	2000030c 	.word	0x2000030c

08002f00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f08:	f7ff ffee 	bl	8002ee8 <HAL_GetTick>
 8002f0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f18:	d005      	beq.n	8002f26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f44 <HAL_Delay+0x44>)
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	461a      	mov	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4413      	add	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f26:	bf00      	nop
 8002f28:	f7ff ffde 	bl	8002ee8 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d8f7      	bhi.n	8002f28 <HAL_Delay+0x28>
  {
  }
}
 8002f38:	bf00      	nop
 8002f3a:	bf00      	nop
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	20000058 	.word	0x20000058

08002f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f003 0307 	and.w	r3, r3, #7
 8002f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f58:	4b0b      	ldr	r3, [pc, #44]	@ (8002f88 <__NVIC_SetPriorityGrouping+0x40>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f64:	4013      	ands	r3, r2
 8002f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002f70:	4b06      	ldr	r3, [pc, #24]	@ (8002f8c <__NVIC_SetPriorityGrouping+0x44>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f76:	4a04      	ldr	r2, [pc, #16]	@ (8002f88 <__NVIC_SetPriorityGrouping+0x40>)
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	60d3      	str	r3, [r2, #12]
}
 8002f7c:	bf00      	nop
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	e000ed00 	.word	0xe000ed00
 8002f8c:	05fa0000 	.word	0x05fa0000

08002f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f94:	4b04      	ldr	r3, [pc, #16]	@ (8002fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	0a1b      	lsrs	r3, r3, #8
 8002f9a:	f003 0307 	and.w	r3, r3, #7
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	e000ed00 	.word	0xe000ed00

08002fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	db0b      	blt.n	8002fd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	f003 021f 	and.w	r2, r3, #31
 8002fc4:	4907      	ldr	r1, [pc, #28]	@ (8002fe4 <__NVIC_EnableIRQ+0x38>)
 8002fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fca:	095b      	lsrs	r3, r3, #5
 8002fcc:	2001      	movs	r0, #1
 8002fce:	fa00 f202 	lsl.w	r2, r0, r2
 8002fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	e000e100 	.word	0xe000e100

08002fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	6039      	str	r1, [r7, #0]
 8002ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	db0a      	blt.n	8003012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	490c      	ldr	r1, [pc, #48]	@ (8003034 <__NVIC_SetPriority+0x4c>)
 8003002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003006:	0112      	lsls	r2, r2, #4
 8003008:	b2d2      	uxtb	r2, r2
 800300a:	440b      	add	r3, r1
 800300c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003010:	e00a      	b.n	8003028 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	b2da      	uxtb	r2, r3
 8003016:	4908      	ldr	r1, [pc, #32]	@ (8003038 <__NVIC_SetPriority+0x50>)
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	f003 030f 	and.w	r3, r3, #15
 800301e:	3b04      	subs	r3, #4
 8003020:	0112      	lsls	r2, r2, #4
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	440b      	add	r3, r1
 8003026:	761a      	strb	r2, [r3, #24]
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	e000e100 	.word	0xe000e100
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800303c:	b480      	push	{r7}
 800303e:	b089      	sub	sp, #36	@ 0x24
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f1c3 0307 	rsb	r3, r3, #7
 8003056:	2b04      	cmp	r3, #4
 8003058:	bf28      	it	cs
 800305a:	2304      	movcs	r3, #4
 800305c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	3304      	adds	r3, #4
 8003062:	2b06      	cmp	r3, #6
 8003064:	d902      	bls.n	800306c <NVIC_EncodePriority+0x30>
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	3b03      	subs	r3, #3
 800306a:	e000      	b.n	800306e <NVIC_EncodePriority+0x32>
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003070:	f04f 32ff 	mov.w	r2, #4294967295
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	43da      	mvns	r2, r3
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	401a      	ands	r2, r3
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003084:	f04f 31ff 	mov.w	r1, #4294967295
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	fa01 f303 	lsl.w	r3, r1, r3
 800308e:	43d9      	mvns	r1, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003094:	4313      	orrs	r3, r2
         );
}
 8003096:	4618      	mov	r0, r3
 8003098:	3724      	adds	r7, #36	@ 0x24
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
	...

080030a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030b4:	d301      	bcc.n	80030ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030b6:	2301      	movs	r3, #1
 80030b8:	e00f      	b.n	80030da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ba:	4a0a      	ldr	r2, [pc, #40]	@ (80030e4 <SysTick_Config+0x40>)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3b01      	subs	r3, #1
 80030c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030c2:	210f      	movs	r1, #15
 80030c4:	f04f 30ff 	mov.w	r0, #4294967295
 80030c8:	f7ff ff8e 	bl	8002fe8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030cc:	4b05      	ldr	r3, [pc, #20]	@ (80030e4 <SysTick_Config+0x40>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030d2:	4b04      	ldr	r3, [pc, #16]	@ (80030e4 <SysTick_Config+0x40>)
 80030d4:	2207      	movs	r2, #7
 80030d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	e000e010 	.word	0xe000e010

080030e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7ff ff29 	bl	8002f48 <__NVIC_SetPriorityGrouping>
}
 80030f6:	bf00      	nop
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030fe:	b580      	push	{r7, lr}
 8003100:	b086      	sub	sp, #24
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	60b9      	str	r1, [r7, #8]
 8003108:	607a      	str	r2, [r7, #4]
 800310a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800310c:	2300      	movs	r3, #0
 800310e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003110:	f7ff ff3e 	bl	8002f90 <__NVIC_GetPriorityGrouping>
 8003114:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	68b9      	ldr	r1, [r7, #8]
 800311a:	6978      	ldr	r0, [r7, #20]
 800311c:	f7ff ff8e 	bl	800303c <NVIC_EncodePriority>
 8003120:	4602      	mov	r2, r0
 8003122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003126:	4611      	mov	r1, r2
 8003128:	4618      	mov	r0, r3
 800312a:	f7ff ff5d 	bl	8002fe8 <__NVIC_SetPriority>
}
 800312e:	bf00      	nop
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b082      	sub	sp, #8
 800313a:	af00      	add	r7, sp, #0
 800313c:	4603      	mov	r3, r0
 800313e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff ff31 	bl	8002fac <__NVIC_EnableIRQ>
}
 800314a:	bf00      	nop
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b082      	sub	sp, #8
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f7ff ffa2 	bl	80030a4 <SysTick_Config>
 8003160:	4603      	mov	r3, r0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
	...

0800316c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800316c:	b480      	push	{r7}
 800316e:	b089      	sub	sp, #36	@ 0x24
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003176:	2300      	movs	r3, #0
 8003178:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800317a:	2300      	movs	r3, #0
 800317c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800317e:	2300      	movs	r3, #0
 8003180:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003182:	2300      	movs	r3, #0
 8003184:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003186:	2300      	movs	r3, #0
 8003188:	61fb      	str	r3, [r7, #28]
 800318a:	e175      	b.n	8003478 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800318c:	2201      	movs	r2, #1
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	4013      	ands	r3, r2
 800319e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80031a0:	693a      	ldr	r2, [r7, #16]
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	f040 8164 	bne.w	8003472 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d005      	beq.n	80031c2 <HAL_GPIO_Init+0x56>
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f003 0303 	and.w	r3, r3, #3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d130      	bne.n	8003224 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	2203      	movs	r2, #3
 80031ce:	fa02 f303 	lsl.w	r3, r2, r3
 80031d2:	43db      	mvns	r3, r3
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	4013      	ands	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	68da      	ldr	r2, [r3, #12]
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	fa02 f303 	lsl.w	r3, r2, r3
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	69ba      	ldr	r2, [r7, #24]
 80031f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031f8:	2201      	movs	r2, #1
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	43db      	mvns	r3, r3
 8003202:	69ba      	ldr	r2, [r7, #24]
 8003204:	4013      	ands	r3, r2
 8003206:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	091b      	lsrs	r3, r3, #4
 800320e:	f003 0201 	and.w	r2, r3, #1
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	69ba      	ldr	r2, [r7, #24]
 800321a:	4313      	orrs	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f003 0303 	and.w	r3, r3, #3
 800322c:	2b03      	cmp	r3, #3
 800322e:	d017      	beq.n	8003260 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	2203      	movs	r2, #3
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	43db      	mvns	r3, r3
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	4013      	ands	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	4313      	orrs	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f003 0303 	and.w	r3, r3, #3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d123      	bne.n	80032b4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	08da      	lsrs	r2, r3, #3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	3208      	adds	r2, #8
 8003274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003278:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	220f      	movs	r2, #15
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	43db      	mvns	r3, r3
 800328a:	69ba      	ldr	r2, [r7, #24]
 800328c:	4013      	ands	r3, r2
 800328e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	691a      	ldr	r2, [r3, #16]
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	08da      	lsrs	r2, r3, #3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	3208      	adds	r2, #8
 80032ae:	69b9      	ldr	r1, [r7, #24]
 80032b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	2203      	movs	r2, #3
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	43db      	mvns	r3, r3
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	4013      	ands	r3, r2
 80032ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f003 0203 	and.w	r2, r3, #3
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	fa02 f303 	lsl.w	r3, r2, r3
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	4313      	orrs	r3, r2
 80032e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	f000 80be 	beq.w	8003472 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032f6:	4b66      	ldr	r3, [pc, #408]	@ (8003490 <HAL_GPIO_Init+0x324>)
 80032f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fa:	4a65      	ldr	r2, [pc, #404]	@ (8003490 <HAL_GPIO_Init+0x324>)
 80032fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003300:	6453      	str	r3, [r2, #68]	@ 0x44
 8003302:	4b63      	ldr	r3, [pc, #396]	@ (8003490 <HAL_GPIO_Init+0x324>)
 8003304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003306:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800330e:	4a61      	ldr	r2, [pc, #388]	@ (8003494 <HAL_GPIO_Init+0x328>)
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	089b      	lsrs	r3, r3, #2
 8003314:	3302      	adds	r3, #2
 8003316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800331a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	f003 0303 	and.w	r3, r3, #3
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	220f      	movs	r2, #15
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43db      	mvns	r3, r3
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	4013      	ands	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a58      	ldr	r2, [pc, #352]	@ (8003498 <HAL_GPIO_Init+0x32c>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d037      	beq.n	80033aa <HAL_GPIO_Init+0x23e>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a57      	ldr	r2, [pc, #348]	@ (800349c <HAL_GPIO_Init+0x330>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d031      	beq.n	80033a6 <HAL_GPIO_Init+0x23a>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a56      	ldr	r2, [pc, #344]	@ (80034a0 <HAL_GPIO_Init+0x334>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d02b      	beq.n	80033a2 <HAL_GPIO_Init+0x236>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a55      	ldr	r2, [pc, #340]	@ (80034a4 <HAL_GPIO_Init+0x338>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d025      	beq.n	800339e <HAL_GPIO_Init+0x232>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a54      	ldr	r2, [pc, #336]	@ (80034a8 <HAL_GPIO_Init+0x33c>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d01f      	beq.n	800339a <HAL_GPIO_Init+0x22e>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a53      	ldr	r2, [pc, #332]	@ (80034ac <HAL_GPIO_Init+0x340>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d019      	beq.n	8003396 <HAL_GPIO_Init+0x22a>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a52      	ldr	r2, [pc, #328]	@ (80034b0 <HAL_GPIO_Init+0x344>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d013      	beq.n	8003392 <HAL_GPIO_Init+0x226>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a51      	ldr	r2, [pc, #324]	@ (80034b4 <HAL_GPIO_Init+0x348>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d00d      	beq.n	800338e <HAL_GPIO_Init+0x222>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a50      	ldr	r2, [pc, #320]	@ (80034b8 <HAL_GPIO_Init+0x34c>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d007      	beq.n	800338a <HAL_GPIO_Init+0x21e>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a4f      	ldr	r2, [pc, #316]	@ (80034bc <HAL_GPIO_Init+0x350>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d101      	bne.n	8003386 <HAL_GPIO_Init+0x21a>
 8003382:	2309      	movs	r3, #9
 8003384:	e012      	b.n	80033ac <HAL_GPIO_Init+0x240>
 8003386:	230a      	movs	r3, #10
 8003388:	e010      	b.n	80033ac <HAL_GPIO_Init+0x240>
 800338a:	2308      	movs	r3, #8
 800338c:	e00e      	b.n	80033ac <HAL_GPIO_Init+0x240>
 800338e:	2307      	movs	r3, #7
 8003390:	e00c      	b.n	80033ac <HAL_GPIO_Init+0x240>
 8003392:	2306      	movs	r3, #6
 8003394:	e00a      	b.n	80033ac <HAL_GPIO_Init+0x240>
 8003396:	2305      	movs	r3, #5
 8003398:	e008      	b.n	80033ac <HAL_GPIO_Init+0x240>
 800339a:	2304      	movs	r3, #4
 800339c:	e006      	b.n	80033ac <HAL_GPIO_Init+0x240>
 800339e:	2303      	movs	r3, #3
 80033a0:	e004      	b.n	80033ac <HAL_GPIO_Init+0x240>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e002      	b.n	80033ac <HAL_GPIO_Init+0x240>
 80033a6:	2301      	movs	r3, #1
 80033a8:	e000      	b.n	80033ac <HAL_GPIO_Init+0x240>
 80033aa:	2300      	movs	r3, #0
 80033ac:	69fa      	ldr	r2, [r7, #28]
 80033ae:	f002 0203 	and.w	r2, r2, #3
 80033b2:	0092      	lsls	r2, r2, #2
 80033b4:	4093      	lsls	r3, r2
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80033bc:	4935      	ldr	r1, [pc, #212]	@ (8003494 <HAL_GPIO_Init+0x328>)
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	089b      	lsrs	r3, r3, #2
 80033c2:	3302      	adds	r3, #2
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033ca:	4b3d      	ldr	r3, [pc, #244]	@ (80034c0 <HAL_GPIO_Init+0x354>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	43db      	mvns	r3, r3
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	4013      	ands	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033ee:	4a34      	ldr	r2, [pc, #208]	@ (80034c0 <HAL_GPIO_Init+0x354>)
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033f4:	4b32      	ldr	r3, [pc, #200]	@ (80034c0 <HAL_GPIO_Init+0x354>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	4313      	orrs	r3, r2
 8003416:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003418:	4a29      	ldr	r2, [pc, #164]	@ (80034c0 <HAL_GPIO_Init+0x354>)
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800341e:	4b28      	ldr	r3, [pc, #160]	@ (80034c0 <HAL_GPIO_Init+0x354>)
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	43db      	mvns	r3, r3
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	4013      	ands	r3, r2
 800342c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d003      	beq.n	8003442 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	4313      	orrs	r3, r2
 8003440:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003442:	4a1f      	ldr	r2, [pc, #124]	@ (80034c0 <HAL_GPIO_Init+0x354>)
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003448:	4b1d      	ldr	r3, [pc, #116]	@ (80034c0 <HAL_GPIO_Init+0x354>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	43db      	mvns	r3, r3
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	4013      	ands	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d003      	beq.n	800346c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	4313      	orrs	r3, r2
 800346a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800346c:	4a14      	ldr	r2, [pc, #80]	@ (80034c0 <HAL_GPIO_Init+0x354>)
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	3301      	adds	r3, #1
 8003476:	61fb      	str	r3, [r7, #28]
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	2b0f      	cmp	r3, #15
 800347c:	f67f ae86 	bls.w	800318c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003480:	bf00      	nop
 8003482:	bf00      	nop
 8003484:	3724      	adds	r7, #36	@ 0x24
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	40023800 	.word	0x40023800
 8003494:	40013800 	.word	0x40013800
 8003498:	40020000 	.word	0x40020000
 800349c:	40020400 	.word	0x40020400
 80034a0:	40020800 	.word	0x40020800
 80034a4:	40020c00 	.word	0x40020c00
 80034a8:	40021000 	.word	0x40021000
 80034ac:	40021400 	.word	0x40021400
 80034b0:	40021800 	.word	0x40021800
 80034b4:	40021c00 	.word	0x40021c00
 80034b8:	40022000 	.word	0x40022000
 80034bc:	40022400 	.word	0x40022400
 80034c0:	40013c00 	.word	0x40013c00

080034c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	460b      	mov	r3, r1
 80034ce:	807b      	strh	r3, [r7, #2]
 80034d0:	4613      	mov	r3, r2
 80034d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034d4:	787b      	ldrb	r3, [r7, #1]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034da:	887a      	ldrh	r2, [r7, #2]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80034e0:	e003      	b.n	80034ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80034e2:	887b      	ldrh	r3, [r7, #2]
 80034e4:	041a      	lsls	r2, r3, #16
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	619a      	str	r2, [r3, #24]
}
 80034ea:	bf00      	nop
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr

080034f6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b085      	sub	sp, #20
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
 80034fe:	460b      	mov	r3, r1
 8003500:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003508:	887a      	ldrh	r2, [r7, #2]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	4013      	ands	r3, r2
 800350e:	041a      	lsls	r2, r3, #16
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	43d9      	mvns	r1, r3
 8003514:	887b      	ldrh	r3, [r7, #2]
 8003516:	400b      	ands	r3, r1
 8003518:	431a      	orrs	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	619a      	str	r2, [r3, #24]
}
 800351e:	bf00      	nop
 8003520:	3714      	adds	r7, #20
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
	...

0800352c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e08b      	b.n	8003656 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	d106      	bne.n	8003558 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7fd f8fa 	bl	800074c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2224      	movs	r2, #36	@ 0x24
 800355c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0201 	bic.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800357c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689a      	ldr	r2, [r3, #8]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800358c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	2b01      	cmp	r3, #1
 8003594:	d107      	bne.n	80035a6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035a2:	609a      	str	r2, [r3, #8]
 80035a4:	e006      	b.n	80035b4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689a      	ldr	r2, [r3, #8]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80035b2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d108      	bne.n	80035ce <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035ca:	605a      	str	r2, [r3, #4]
 80035cc:	e007      	b.n	80035de <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6859      	ldr	r1, [r3, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003660 <HAL_I2C_Init+0x134>)
 80035ea:	430b      	orrs	r3, r1
 80035ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	691a      	ldr	r2, [r3, #16]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	430a      	orrs	r2, r1
 8003616:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	69d9      	ldr	r1, [r3, #28]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a1a      	ldr	r2, [r3, #32]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f042 0201 	orr.w	r2, r2, #1
 8003636:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2220      	movs	r2, #32
 8003642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	02008000 	.word	0x02008000

08003664 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b20      	cmp	r3, #32
 8003678:	d138      	bne.n	80036ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003684:	2302      	movs	r3, #2
 8003686:	e032      	b.n	80036ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2224      	movs	r2, #36	@ 0x24
 8003694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f022 0201 	bic.w	r2, r2, #1
 80036a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6819      	ldr	r1, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	683a      	ldr	r2, [r7, #0]
 80036c4:	430a      	orrs	r2, r1
 80036c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 0201 	orr.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80036e8:	2300      	movs	r3, #0
 80036ea:	e000      	b.n	80036ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80036ec:	2302      	movs	r3, #2
  }
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b085      	sub	sp, #20
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
 8003702:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b20      	cmp	r3, #32
 800370e:	d139      	bne.n	8003784 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003716:	2b01      	cmp	r3, #1
 8003718:	d101      	bne.n	800371e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800371a:	2302      	movs	r3, #2
 800371c:	e033      	b.n	8003786 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2201      	movs	r2, #1
 8003722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2224      	movs	r2, #36	@ 0x24
 800372a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 0201 	bic.w	r2, r2, #1
 800373c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800374c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	021b      	lsls	r3, r3, #8
 8003752:	68fa      	ldr	r2, [r7, #12]
 8003754:	4313      	orrs	r3, r2
 8003756:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68fa      	ldr	r2, [r7, #12]
 800375e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0201 	orr.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2220      	movs	r2, #32
 8003774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003780:	2300      	movs	r3, #0
 8003782:	e000      	b.n	8003786 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003784:	2302      	movs	r3, #2
  }
}
 8003786:	4618      	mov	r0, r3
 8003788:	3714      	adds	r7, #20
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
	...

08003794 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800379c:	2300      	movs	r3, #0
 800379e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e291      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f000 8087 	beq.w	80038c6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037b8:	4b96      	ldr	r3, [pc, #600]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f003 030c 	and.w	r3, r3, #12
 80037c0:	2b04      	cmp	r3, #4
 80037c2:	d00c      	beq.n	80037de <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037c4:	4b93      	ldr	r3, [pc, #588]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	f003 030c 	and.w	r3, r3, #12
 80037cc:	2b08      	cmp	r3, #8
 80037ce:	d112      	bne.n	80037f6 <HAL_RCC_OscConfig+0x62>
 80037d0:	4b90      	ldr	r3, [pc, #576]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037dc:	d10b      	bne.n	80037f6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037de:	4b8d      	ldr	r3, [pc, #564]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d06c      	beq.n	80038c4 <HAL_RCC_OscConfig+0x130>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d168      	bne.n	80038c4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e26b      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037fe:	d106      	bne.n	800380e <HAL_RCC_OscConfig+0x7a>
 8003800:	4b84      	ldr	r3, [pc, #528]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a83      	ldr	r2, [pc, #524]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003806:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800380a:	6013      	str	r3, [r2, #0]
 800380c:	e02e      	b.n	800386c <HAL_RCC_OscConfig+0xd8>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10c      	bne.n	8003830 <HAL_RCC_OscConfig+0x9c>
 8003816:	4b7f      	ldr	r3, [pc, #508]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a7e      	ldr	r2, [pc, #504]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 800381c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003820:	6013      	str	r3, [r2, #0]
 8003822:	4b7c      	ldr	r3, [pc, #496]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a7b      	ldr	r2, [pc, #492]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003828:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800382c:	6013      	str	r3, [r2, #0]
 800382e:	e01d      	b.n	800386c <HAL_RCC_OscConfig+0xd8>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003838:	d10c      	bne.n	8003854 <HAL_RCC_OscConfig+0xc0>
 800383a:	4b76      	ldr	r3, [pc, #472]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a75      	ldr	r2, [pc, #468]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003840:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003844:	6013      	str	r3, [r2, #0]
 8003846:	4b73      	ldr	r3, [pc, #460]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a72      	ldr	r2, [pc, #456]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 800384c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003850:	6013      	str	r3, [r2, #0]
 8003852:	e00b      	b.n	800386c <HAL_RCC_OscConfig+0xd8>
 8003854:	4b6f      	ldr	r3, [pc, #444]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a6e      	ldr	r2, [pc, #440]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 800385a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800385e:	6013      	str	r3, [r2, #0]
 8003860:	4b6c      	ldr	r3, [pc, #432]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a6b      	ldr	r2, [pc, #428]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003866:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800386a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d013      	beq.n	800389c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003874:	f7ff fb38 	bl	8002ee8 <HAL_GetTick>
 8003878:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800387a:	e008      	b.n	800388e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800387c:	f7ff fb34 	bl	8002ee8 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b64      	cmp	r3, #100	@ 0x64
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e21f      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800388e:	4b61      	ldr	r3, [pc, #388]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0f0      	beq.n	800387c <HAL_RCC_OscConfig+0xe8>
 800389a:	e014      	b.n	80038c6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389c:	f7ff fb24 	bl	8002ee8 <HAL_GetTick>
 80038a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038a2:	e008      	b.n	80038b6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038a4:	f7ff fb20 	bl	8002ee8 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b64      	cmp	r3, #100	@ 0x64
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e20b      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038b6:	4b57      	ldr	r3, [pc, #348]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f0      	bne.n	80038a4 <HAL_RCC_OscConfig+0x110>
 80038c2:	e000      	b.n	80038c6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d069      	beq.n	80039a6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038d2:	4b50      	ldr	r3, [pc, #320]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 030c 	and.w	r3, r3, #12
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00b      	beq.n	80038f6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038de:	4b4d      	ldr	r3, [pc, #308]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 030c 	and.w	r3, r3, #12
 80038e6:	2b08      	cmp	r3, #8
 80038e8:	d11c      	bne.n	8003924 <HAL_RCC_OscConfig+0x190>
 80038ea:	4b4a      	ldr	r3, [pc, #296]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d116      	bne.n	8003924 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038f6:	4b47      	ldr	r3, [pc, #284]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d005      	beq.n	800390e <HAL_RCC_OscConfig+0x17a>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d001      	beq.n	800390e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e1df      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800390e:	4b41      	ldr	r3, [pc, #260]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	691b      	ldr	r3, [r3, #16]
 800391a:	00db      	lsls	r3, r3, #3
 800391c:	493d      	ldr	r1, [pc, #244]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 800391e:	4313      	orrs	r3, r2
 8003920:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003922:	e040      	b.n	80039a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d023      	beq.n	8003974 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800392c:	4b39      	ldr	r3, [pc, #228]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a38      	ldr	r2, [pc, #224]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003932:	f043 0301 	orr.w	r3, r3, #1
 8003936:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003938:	f7ff fad6 	bl	8002ee8 <HAL_GetTick>
 800393c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800393e:	e008      	b.n	8003952 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003940:	f7ff fad2 	bl	8002ee8 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b02      	cmp	r3, #2
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e1bd      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003952:	4b30      	ldr	r3, [pc, #192]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0f0      	beq.n	8003940 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800395e:	4b2d      	ldr	r3, [pc, #180]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	00db      	lsls	r3, r3, #3
 800396c:	4929      	ldr	r1, [pc, #164]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 800396e:	4313      	orrs	r3, r2
 8003970:	600b      	str	r3, [r1, #0]
 8003972:	e018      	b.n	80039a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003974:	4b27      	ldr	r3, [pc, #156]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a26      	ldr	r2, [pc, #152]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 800397a:	f023 0301 	bic.w	r3, r3, #1
 800397e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003980:	f7ff fab2 	bl	8002ee8 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003988:	f7ff faae 	bl	8002ee8 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e199      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800399a:	4b1e      	ldr	r3, [pc, #120]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1f0      	bne.n	8003988 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0308 	and.w	r3, r3, #8
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d038      	beq.n	8003a24 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d019      	beq.n	80039ee <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039ba:	4b16      	ldr	r3, [pc, #88]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80039bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039be:	4a15      	ldr	r2, [pc, #84]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c6:	f7ff fa8f 	bl	8002ee8 <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039cc:	e008      	b.n	80039e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ce:	f7ff fa8b 	bl	8002ee8 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e176      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80039e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0f0      	beq.n	80039ce <HAL_RCC_OscConfig+0x23a>
 80039ec:	e01a      	b.n	8003a24 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039ee:	4b09      	ldr	r3, [pc, #36]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80039f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039f2:	4a08      	ldr	r2, [pc, #32]	@ (8003a14 <HAL_RCC_OscConfig+0x280>)
 80039f4:	f023 0301 	bic.w	r3, r3, #1
 80039f8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039fa:	f7ff fa75 	bl	8002ee8 <HAL_GetTick>
 80039fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a00:	e00a      	b.n	8003a18 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a02:	f7ff fa71 	bl	8002ee8 <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d903      	bls.n	8003a18 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e15c      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
 8003a14:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a18:	4b91      	ldr	r3, [pc, #580]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003a1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1ee      	bne.n	8003a02 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0304 	and.w	r3, r3, #4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 80a4 	beq.w	8003b7a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a32:	4b8b      	ldr	r3, [pc, #556]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10d      	bne.n	8003a5a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a3e:	4b88      	ldr	r3, [pc, #544]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a42:	4a87      	ldr	r2, [pc, #540]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003a44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a4a:	4b85      	ldr	r3, [pc, #532]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a52:	60bb      	str	r3, [r7, #8]
 8003a54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a56:	2301      	movs	r3, #1
 8003a58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a5a:	4b82      	ldr	r3, [pc, #520]	@ (8003c64 <HAL_RCC_OscConfig+0x4d0>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d118      	bne.n	8003a98 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003a66:	4b7f      	ldr	r3, [pc, #508]	@ (8003c64 <HAL_RCC_OscConfig+0x4d0>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a7e      	ldr	r2, [pc, #504]	@ (8003c64 <HAL_RCC_OscConfig+0x4d0>)
 8003a6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a72:	f7ff fa39 	bl	8002ee8 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a78:	e008      	b.n	8003a8c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a7a:	f7ff fa35 	bl	8002ee8 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b64      	cmp	r3, #100	@ 0x64
 8003a86:	d901      	bls.n	8003a8c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e120      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a8c:	4b75      	ldr	r3, [pc, #468]	@ (8003c64 <HAL_RCC_OscConfig+0x4d0>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d0f0      	beq.n	8003a7a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d106      	bne.n	8003aae <HAL_RCC_OscConfig+0x31a>
 8003aa0:	4b6f      	ldr	r3, [pc, #444]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003aa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa4:	4a6e      	ldr	r2, [pc, #440]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003aa6:	f043 0301 	orr.w	r3, r3, #1
 8003aaa:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aac:	e02d      	b.n	8003b0a <HAL_RCC_OscConfig+0x376>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10c      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x33c>
 8003ab6:	4b6a      	ldr	r3, [pc, #424]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aba:	4a69      	ldr	r2, [pc, #420]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003abc:	f023 0301 	bic.w	r3, r3, #1
 8003ac0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ac2:	4b67      	ldr	r3, [pc, #412]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac6:	4a66      	ldr	r2, [pc, #408]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003ac8:	f023 0304 	bic.w	r3, r3, #4
 8003acc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ace:	e01c      	b.n	8003b0a <HAL_RCC_OscConfig+0x376>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	2b05      	cmp	r3, #5
 8003ad6:	d10c      	bne.n	8003af2 <HAL_RCC_OscConfig+0x35e>
 8003ad8:	4b61      	ldr	r3, [pc, #388]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003adc:	4a60      	ldr	r2, [pc, #384]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003ade:	f043 0304 	orr.w	r3, r3, #4
 8003ae2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ae4:	4b5e      	ldr	r3, [pc, #376]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae8:	4a5d      	ldr	r2, [pc, #372]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003aea:	f043 0301 	orr.w	r3, r3, #1
 8003aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8003af0:	e00b      	b.n	8003b0a <HAL_RCC_OscConfig+0x376>
 8003af2:	4b5b      	ldr	r3, [pc, #364]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af6:	4a5a      	ldr	r2, [pc, #360]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003af8:	f023 0301 	bic.w	r3, r3, #1
 8003afc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003afe:	4b58      	ldr	r3, [pc, #352]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003b00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b02:	4a57      	ldr	r2, [pc, #348]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003b04:	f023 0304 	bic.w	r3, r3, #4
 8003b08:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d015      	beq.n	8003b3e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b12:	f7ff f9e9 	bl	8002ee8 <HAL_GetTick>
 8003b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b18:	e00a      	b.n	8003b30 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b1a:	f7ff f9e5 	bl	8002ee8 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e0ce      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b30:	4b4b      	ldr	r3, [pc, #300]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0ee      	beq.n	8003b1a <HAL_RCC_OscConfig+0x386>
 8003b3c:	e014      	b.n	8003b68 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b3e:	f7ff f9d3 	bl	8002ee8 <HAL_GetTick>
 8003b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b44:	e00a      	b.n	8003b5c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b46:	f7ff f9cf 	bl	8002ee8 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d901      	bls.n	8003b5c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e0b8      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b5c:	4b40      	ldr	r3, [pc, #256]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b60:	f003 0302 	and.w	r3, r3, #2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1ee      	bne.n	8003b46 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b68:	7dfb      	ldrb	r3, [r7, #23]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d105      	bne.n	8003b7a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b6e:	4b3c      	ldr	r3, [pc, #240]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b72:	4a3b      	ldr	r2, [pc, #236]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003b74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b78:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f000 80a4 	beq.w	8003ccc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b84:	4b36      	ldr	r3, [pc, #216]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f003 030c 	and.w	r3, r3, #12
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d06b      	beq.n	8003c68 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d149      	bne.n	8003c2c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b98:	4b31      	ldr	r3, [pc, #196]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a30      	ldr	r2, [pc, #192]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003b9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ba2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba4:	f7ff f9a0 	bl	8002ee8 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bac:	f7ff f99c 	bl	8002ee8 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e087      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bbe:	4b28      	ldr	r3, [pc, #160]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1f0      	bne.n	8003bac <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	69da      	ldr	r2, [r3, #28]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd8:	019b      	lsls	r3, r3, #6
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be0:	085b      	lsrs	r3, r3, #1
 8003be2:	3b01      	subs	r3, #1
 8003be4:	041b      	lsls	r3, r3, #16
 8003be6:	431a      	orrs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bec:	061b      	lsls	r3, r3, #24
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003bf2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003bf6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bf8:	4b19      	ldr	r3, [pc, #100]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a18      	ldr	r2, [pc, #96]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003bfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c04:	f7ff f970 	bl	8002ee8 <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c0a:	e008      	b.n	8003c1e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c0c:	f7ff f96c 	bl	8002ee8 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e057      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c1e:	4b10      	ldr	r3, [pc, #64]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d0f0      	beq.n	8003c0c <HAL_RCC_OscConfig+0x478>
 8003c2a:	e04f      	b.n	8003ccc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a0b      	ldr	r2, [pc, #44]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003c32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c38:	f7ff f956 	bl	8002ee8 <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c40:	f7ff f952 	bl	8002ee8 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e03d      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c52:	4b03      	ldr	r3, [pc, #12]	@ (8003c60 <HAL_RCC_OscConfig+0x4cc>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1f0      	bne.n	8003c40 <HAL_RCC_OscConfig+0x4ac>
 8003c5e:	e035      	b.n	8003ccc <HAL_RCC_OscConfig+0x538>
 8003c60:	40023800 	.word	0x40023800
 8003c64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003c68:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd8 <HAL_RCC_OscConfig+0x544>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d028      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d121      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d11a      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c98:	4013      	ands	r3, r2
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c9e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d111      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cae:	085b      	lsrs	r3, r3, #1
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d107      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d001      	beq.n	8003ccc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e000      	b.n	8003cce <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3718      	adds	r7, #24
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	40023800 	.word	0x40023800

08003cdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d101      	bne.n	8003cf4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e0d0      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cf4:	4b6a      	ldr	r3, [pc, #424]	@ (8003ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 030f 	and.w	r3, r3, #15
 8003cfc:	683a      	ldr	r2, [r7, #0]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d910      	bls.n	8003d24 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d02:	4b67      	ldr	r3, [pc, #412]	@ (8003ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f023 020f 	bic.w	r2, r3, #15
 8003d0a:	4965      	ldr	r1, [pc, #404]	@ (8003ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d12:	4b63      	ldr	r3, [pc, #396]	@ (8003ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 030f 	and.w	r3, r3, #15
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d001      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e0b8      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d020      	beq.n	8003d72 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0304 	and.w	r3, r3, #4
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d005      	beq.n	8003d48 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d3c:	4b59      	ldr	r3, [pc, #356]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	4a58      	ldr	r2, [pc, #352]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0308 	and.w	r3, r3, #8
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d005      	beq.n	8003d60 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d54:	4b53      	ldr	r3, [pc, #332]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	4a52      	ldr	r2, [pc, #328]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d5e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d60:	4b50      	ldr	r3, [pc, #320]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	494d      	ldr	r1, [pc, #308]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d040      	beq.n	8003e00 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d107      	bne.n	8003d96 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d86:	4b47      	ldr	r3, [pc, #284]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d115      	bne.n	8003dbe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e07f      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d107      	bne.n	8003dae <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d9e:	4b41      	ldr	r3, [pc, #260]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d109      	bne.n	8003dbe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e073      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dae:	4b3d      	ldr	r3, [pc, #244]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0302 	and.w	r3, r3, #2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e06b      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dbe:	4b39      	ldr	r3, [pc, #228]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f023 0203 	bic.w	r2, r3, #3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	4936      	ldr	r1, [pc, #216]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dd0:	f7ff f88a 	bl	8002ee8 <HAL_GetTick>
 8003dd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dd6:	e00a      	b.n	8003dee <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dd8:	f7ff f886 	bl	8002ee8 <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e053      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dee:	4b2d      	ldr	r3, [pc, #180]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 020c 	and.w	r2, r3, #12
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d1eb      	bne.n	8003dd8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e00:	4b27      	ldr	r3, [pc, #156]	@ (8003ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 030f 	and.w	r3, r3, #15
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d210      	bcs.n	8003e30 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e0e:	4b24      	ldr	r3, [pc, #144]	@ (8003ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f023 020f 	bic.w	r2, r3, #15
 8003e16:	4922      	ldr	r1, [pc, #136]	@ (8003ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e1e:	4b20      	ldr	r3, [pc, #128]	@ (8003ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	683a      	ldr	r2, [r7, #0]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d001      	beq.n	8003e30 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e032      	b.n	8003e96 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0304 	and.w	r3, r3, #4
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d008      	beq.n	8003e4e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e3c:	4b19      	ldr	r3, [pc, #100]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	4916      	ldr	r1, [pc, #88]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0308 	and.w	r3, r3, #8
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d009      	beq.n	8003e6e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e5a:	4b12      	ldr	r3, [pc, #72]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	00db      	lsls	r3, r3, #3
 8003e68:	490e      	ldr	r1, [pc, #56]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e6e:	f000 f821 	bl	8003eb4 <HAL_RCC_GetSysClockFreq>
 8003e72:	4602      	mov	r2, r0
 8003e74:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	091b      	lsrs	r3, r3, #4
 8003e7a:	f003 030f 	and.w	r3, r3, #15
 8003e7e:	490a      	ldr	r1, [pc, #40]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1cc>)
 8003e80:	5ccb      	ldrb	r3, [r1, r3]
 8003e82:	fa22 f303 	lsr.w	r3, r2, r3
 8003e86:	4a09      	ldr	r2, [pc, #36]	@ (8003eac <HAL_RCC_ClockConfig+0x1d0>)
 8003e88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e8a:	4b09      	ldr	r3, [pc, #36]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1d4>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fe ffe6 	bl	8002e60 <HAL_InitTick>

  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3710      	adds	r7, #16
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40023c00 	.word	0x40023c00
 8003ea4:	40023800 	.word	0x40023800
 8003ea8:	08007118 	.word	0x08007118
 8003eac:	20000020 	.word	0x20000020
 8003eb0:	20000054 	.word	0x20000054

08003eb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003eb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003eb8:	b090      	sub	sp, #64	@ 0x40
 8003eba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ecc:	4b59      	ldr	r3, [pc, #356]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f003 030c 	and.w	r3, r3, #12
 8003ed4:	2b08      	cmp	r3, #8
 8003ed6:	d00d      	beq.n	8003ef4 <HAL_RCC_GetSysClockFreq+0x40>
 8003ed8:	2b08      	cmp	r3, #8
 8003eda:	f200 80a1 	bhi.w	8004020 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d002      	beq.n	8003ee8 <HAL_RCC_GetSysClockFreq+0x34>
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d003      	beq.n	8003eee <HAL_RCC_GetSysClockFreq+0x3a>
 8003ee6:	e09b      	b.n	8004020 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ee8:	4b53      	ldr	r3, [pc, #332]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x184>)
 8003eea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003eec:	e09b      	b.n	8004026 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003eee:	4b53      	ldr	r3, [pc, #332]	@ (800403c <HAL_RCC_GetSysClockFreq+0x188>)
 8003ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ef2:	e098      	b.n	8004026 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ef4:	4b4f      	ldr	r3, [pc, #316]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003efc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003efe:	4b4d      	ldr	r3, [pc, #308]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d028      	beq.n	8003f5c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f0a:	4b4a      	ldr	r3, [pc, #296]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	099b      	lsrs	r3, r3, #6
 8003f10:	2200      	movs	r2, #0
 8003f12:	623b      	str	r3, [r7, #32]
 8003f14:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	4b47      	ldr	r3, [pc, #284]	@ (800403c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f20:	fb03 f201 	mul.w	r2, r3, r1
 8003f24:	2300      	movs	r3, #0
 8003f26:	fb00 f303 	mul.w	r3, r0, r3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	4a43      	ldr	r2, [pc, #268]	@ (800403c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f2e:	fba0 1202 	umull	r1, r2, r0, r2
 8003f32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f34:	460a      	mov	r2, r1
 8003f36:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003f38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f3a:	4413      	add	r3, r2
 8003f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f40:	2200      	movs	r2, #0
 8003f42:	61bb      	str	r3, [r7, #24]
 8003f44:	61fa      	str	r2, [r7, #28]
 8003f46:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f4a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003f4e:	f7fc f9af 	bl	80002b0 <__aeabi_uldivmod>
 8003f52:	4602      	mov	r2, r0
 8003f54:	460b      	mov	r3, r1
 8003f56:	4613      	mov	r3, r2
 8003f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f5a:	e053      	b.n	8004004 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f5c:	4b35      	ldr	r3, [pc, #212]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	099b      	lsrs	r3, r3, #6
 8003f62:	2200      	movs	r2, #0
 8003f64:	613b      	str	r3, [r7, #16]
 8003f66:	617a      	str	r2, [r7, #20]
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f6e:	f04f 0b00 	mov.w	fp, #0
 8003f72:	4652      	mov	r2, sl
 8003f74:	465b      	mov	r3, fp
 8003f76:	f04f 0000 	mov.w	r0, #0
 8003f7a:	f04f 0100 	mov.w	r1, #0
 8003f7e:	0159      	lsls	r1, r3, #5
 8003f80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f84:	0150      	lsls	r0, r2, #5
 8003f86:	4602      	mov	r2, r0
 8003f88:	460b      	mov	r3, r1
 8003f8a:	ebb2 080a 	subs.w	r8, r2, sl
 8003f8e:	eb63 090b 	sbc.w	r9, r3, fp
 8003f92:	f04f 0200 	mov.w	r2, #0
 8003f96:	f04f 0300 	mov.w	r3, #0
 8003f9a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f9e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003fa2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003fa6:	ebb2 0408 	subs.w	r4, r2, r8
 8003faa:	eb63 0509 	sbc.w	r5, r3, r9
 8003fae:	f04f 0200 	mov.w	r2, #0
 8003fb2:	f04f 0300 	mov.w	r3, #0
 8003fb6:	00eb      	lsls	r3, r5, #3
 8003fb8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fbc:	00e2      	lsls	r2, r4, #3
 8003fbe:	4614      	mov	r4, r2
 8003fc0:	461d      	mov	r5, r3
 8003fc2:	eb14 030a 	adds.w	r3, r4, sl
 8003fc6:	603b      	str	r3, [r7, #0]
 8003fc8:	eb45 030b 	adc.w	r3, r5, fp
 8003fcc:	607b      	str	r3, [r7, #4]
 8003fce:	f04f 0200 	mov.w	r2, #0
 8003fd2:	f04f 0300 	mov.w	r3, #0
 8003fd6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fda:	4629      	mov	r1, r5
 8003fdc:	028b      	lsls	r3, r1, #10
 8003fde:	4621      	mov	r1, r4
 8003fe0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fe4:	4621      	mov	r1, r4
 8003fe6:	028a      	lsls	r2, r1, #10
 8003fe8:	4610      	mov	r0, r2
 8003fea:	4619      	mov	r1, r3
 8003fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fee:	2200      	movs	r2, #0
 8003ff0:	60bb      	str	r3, [r7, #8]
 8003ff2:	60fa      	str	r2, [r7, #12]
 8003ff4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ff8:	f7fc f95a 	bl	80002b0 <__aeabi_uldivmod>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	460b      	mov	r3, r1
 8004000:	4613      	mov	r3, r2
 8004002:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004004:	4b0b      	ldr	r3, [pc, #44]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x180>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	0c1b      	lsrs	r3, r3, #16
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	3301      	adds	r3, #1
 8004010:	005b      	lsls	r3, r3, #1
 8004012:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004014:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004018:	fbb2 f3f3 	udiv	r3, r2, r3
 800401c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800401e:	e002      	b.n	8004026 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004020:	4b05      	ldr	r3, [pc, #20]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x184>)
 8004022:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004024:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004028:	4618      	mov	r0, r3
 800402a:	3740      	adds	r7, #64	@ 0x40
 800402c:	46bd      	mov	sp, r7
 800402e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004032:	bf00      	nop
 8004034:	40023800 	.word	0x40023800
 8004038:	00f42400 	.word	0x00f42400
 800403c:	017d7840 	.word	0x017d7840

08004040 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004044:	4b03      	ldr	r3, [pc, #12]	@ (8004054 <HAL_RCC_GetHCLKFreq+0x14>)
 8004046:	681b      	ldr	r3, [r3, #0]
}
 8004048:	4618      	mov	r0, r3
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	20000020 	.word	0x20000020

08004058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800405c:	f7ff fff0 	bl	8004040 <HAL_RCC_GetHCLKFreq>
 8004060:	4602      	mov	r2, r0
 8004062:	4b05      	ldr	r3, [pc, #20]	@ (8004078 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	0a9b      	lsrs	r3, r3, #10
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	4903      	ldr	r1, [pc, #12]	@ (800407c <HAL_RCC_GetPCLK1Freq+0x24>)
 800406e:	5ccb      	ldrb	r3, [r1, r3]
 8004070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004074:	4618      	mov	r0, r3
 8004076:	bd80      	pop	{r7, pc}
 8004078:	40023800 	.word	0x40023800
 800407c:	08007128 	.word	0x08007128

08004080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004084:	f7ff ffdc 	bl	8004040 <HAL_RCC_GetHCLKFreq>
 8004088:	4602      	mov	r2, r0
 800408a:	4b05      	ldr	r3, [pc, #20]	@ (80040a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	0b5b      	lsrs	r3, r3, #13
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	4903      	ldr	r1, [pc, #12]	@ (80040a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004096:	5ccb      	ldrb	r3, [r1, r3]
 8004098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800409c:	4618      	mov	r0, r3
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	40023800 	.word	0x40023800
 80040a4:	08007128 	.word	0x08007128

080040a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80040b0:	2300      	movs	r3, #0
 80040b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80040b4:	2300      	movs	r3, #0
 80040b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80040b8:	2300      	movs	r3, #0
 80040ba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80040bc:	2300      	movs	r3, #0
 80040be:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80040c0:	2300      	movs	r3, #0
 80040c2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0301 	and.w	r3, r3, #1
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d012      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80040d0:	4b69      	ldr	r3, [pc, #420]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	4a68      	ldr	r2, [pc, #416]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040d6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80040da:	6093      	str	r3, [r2, #8]
 80040dc:	4b66      	ldr	r3, [pc, #408]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040de:	689a      	ldr	r2, [r3, #8]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040e4:	4964      	ldr	r1, [pc, #400]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80040f2:	2301      	movs	r3, #1
 80040f4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d017      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004102:	4b5d      	ldr	r3, [pc, #372]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004104:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004108:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004110:	4959      	ldr	r1, [pc, #356]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004112:	4313      	orrs	r3, r2
 8004114:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800411c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004120:	d101      	bne.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004122:	2301      	movs	r3, #1
 8004124:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800412e:	2301      	movs	r3, #1
 8004130:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d017      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800413e:	4b4e      	ldr	r3, [pc, #312]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004140:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004144:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	494a      	ldr	r1, [pc, #296]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800414e:	4313      	orrs	r3, r2
 8004150:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004158:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800415c:	d101      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800415e:	2301      	movs	r3, #1
 8004160:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800416a:	2301      	movs	r3, #1
 800416c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800417a:	2301      	movs	r3, #1
 800417c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0320 	and.w	r3, r3, #32
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 808b 	beq.w	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800418c:	4b3a      	ldr	r3, [pc, #232]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800418e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004190:	4a39      	ldr	r2, [pc, #228]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004196:	6413      	str	r3, [r2, #64]	@ 0x40
 8004198:	4b37      	ldr	r3, [pc, #220]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800419a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041a0:	60bb      	str	r3, [r7, #8]
 80041a2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80041a4:	4b35      	ldr	r3, [pc, #212]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a34      	ldr	r2, [pc, #208]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041b0:	f7fe fe9a 	bl	8002ee8 <HAL_GetTick>
 80041b4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80041b6:	e008      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041b8:	f7fe fe96 	bl	8002ee8 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b64      	cmp	r3, #100	@ 0x64
 80041c4:	d901      	bls.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e357      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80041ca:	4b2c      	ldr	r3, [pc, #176]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d0f0      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041d6:	4b28      	ldr	r3, [pc, #160]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041de:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d035      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d02e      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041f4:	4b20      	ldr	r3, [pc, #128]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041fc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004202:	4a1d      	ldr	r2, [pc, #116]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004204:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004208:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800420a:	4b1b      	ldr	r3, [pc, #108]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800420c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420e:	4a1a      	ldr	r2, [pc, #104]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004210:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004214:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004216:	4a18      	ldr	r2, [pc, #96]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800421c:	4b16      	ldr	r3, [pc, #88]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800421e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	2b01      	cmp	r3, #1
 8004226:	d114      	bne.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004228:	f7fe fe5e 	bl	8002ee8 <HAL_GetTick>
 800422c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800422e:	e00a      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004230:	f7fe fe5a 	bl	8002ee8 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800423e:	4293      	cmp	r3, r2
 8004240:	d901      	bls.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e319      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004246:	4b0c      	ldr	r3, [pc, #48]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424a:	f003 0302 	and.w	r3, r3, #2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d0ee      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004256:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800425a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800425e:	d111      	bne.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004260:	4b05      	ldr	r3, [pc, #20]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800426c:	4b04      	ldr	r3, [pc, #16]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800426e:	400b      	ands	r3, r1
 8004270:	4901      	ldr	r1, [pc, #4]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004272:	4313      	orrs	r3, r2
 8004274:	608b      	str	r3, [r1, #8]
 8004276:	e00b      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004278:	40023800 	.word	0x40023800
 800427c:	40007000 	.word	0x40007000
 8004280:	0ffffcff 	.word	0x0ffffcff
 8004284:	4baa      	ldr	r3, [pc, #680]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	4aa9      	ldr	r2, [pc, #676]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800428a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800428e:	6093      	str	r3, [r2, #8]
 8004290:	4ba7      	ldr	r3, [pc, #668]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004292:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800429c:	49a4      	ldr	r1, [pc, #656]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0310 	and.w	r3, r3, #16
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d010      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80042ae:	4ba0      	ldr	r3, [pc, #640]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042b4:	4a9e      	ldr	r2, [pc, #632]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80042be:	4b9c      	ldr	r3, [pc, #624]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042c0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c8:	4999      	ldr	r1, [pc, #612]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00a      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042dc:	4b94      	ldr	r3, [pc, #592]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042ea:	4991      	ldr	r1, [pc, #580]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042fe:	4b8c      	ldr	r3, [pc, #560]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004304:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800430c:	4988      	ldr	r1, [pc, #544]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800430e:	4313      	orrs	r3, r2
 8004310:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00a      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004320:	4b83      	ldr	r3, [pc, #524]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004326:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800432e:	4980      	ldr	r1, [pc, #512]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004330:	4313      	orrs	r3, r2
 8004332:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00a      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004342:	4b7b      	ldr	r3, [pc, #492]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004348:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004350:	4977      	ldr	r1, [pc, #476]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004352:	4313      	orrs	r3, r2
 8004354:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004360:	2b00      	cmp	r3, #0
 8004362:	d00a      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004364:	4b72      	ldr	r3, [pc, #456]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436a:	f023 0203 	bic.w	r2, r3, #3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004372:	496f      	ldr	r1, [pc, #444]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004374:	4313      	orrs	r3, r2
 8004376:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004382:	2b00      	cmp	r3, #0
 8004384:	d00a      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004386:	4b6a      	ldr	r3, [pc, #424]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800438c:	f023 020c 	bic.w	r2, r3, #12
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004394:	4966      	ldr	r1, [pc, #408]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004396:	4313      	orrs	r3, r2
 8004398:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00a      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043a8:	4b61      	ldr	r3, [pc, #388]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ae:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043b6:	495e      	ldr	r1, [pc, #376]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00a      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043ca:	4b59      	ldr	r3, [pc, #356]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043d8:	4955      	ldr	r1, [pc, #340]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00a      	beq.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043ec:	4b50      	ldr	r3, [pc, #320]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043fa:	494d      	ldr	r1, [pc, #308]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00a      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800440e:	4b48      	ldr	r3, [pc, #288]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004414:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800441c:	4944      	ldr	r1, [pc, #272]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800441e:	4313      	orrs	r3, r2
 8004420:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d00a      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004430:	4b3f      	ldr	r3, [pc, #252]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004436:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800443e:	493c      	ldr	r1, [pc, #240]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004440:	4313      	orrs	r3, r2
 8004442:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00a      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004452:	4b37      	ldr	r3, [pc, #220]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004454:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004458:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004460:	4933      	ldr	r1, [pc, #204]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004462:	4313      	orrs	r3, r2
 8004464:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d00a      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004474:	4b2e      	ldr	r3, [pc, #184]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800447a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004482:	492b      	ldr	r1, [pc, #172]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004484:	4313      	orrs	r3, r2
 8004486:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d011      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004496:	4b26      	ldr	r3, [pc, #152]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800449c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044a4:	4922      	ldr	r1, [pc, #136]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044b4:	d101      	bne.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80044b6:	2301      	movs	r3, #1
 80044b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0308 	and.w	r3, r3, #8
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80044c6:	2301      	movs	r3, #1
 80044c8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00a      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044d6:	4b16      	ldr	r3, [pc, #88]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044dc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044e4:	4912      	ldr	r1, [pc, #72]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00b      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80044f8:	4b0d      	ldr	r3, [pc, #52]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044fe:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004508:	4909      	ldr	r1, [pc, #36]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800450a:	4313      	orrs	r3, r2
 800450c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d006      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800451e:	2b00      	cmp	r3, #0
 8004520:	f000 80d9 	beq.w	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004524:	4b02      	ldr	r3, [pc, #8]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a01      	ldr	r2, [pc, #4]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800452a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800452e:	e001      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004530:	40023800 	.word	0x40023800
 8004534:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004536:	f7fe fcd7 	bl	8002ee8 <HAL_GetTick>
 800453a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800453c:	e008      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800453e:	f7fe fcd3 	bl	8002ee8 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	2b64      	cmp	r3, #100	@ 0x64
 800454a:	d901      	bls.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e194      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004550:	4b6c      	ldr	r3, [pc, #432]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1f0      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b00      	cmp	r3, #0
 8004566:	d021      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800456c:	2b00      	cmp	r3, #0
 800456e:	d11d      	bne.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004570:	4b64      	ldr	r3, [pc, #400]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004572:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004576:	0c1b      	lsrs	r3, r3, #16
 8004578:	f003 0303 	and.w	r3, r3, #3
 800457c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800457e:	4b61      	ldr	r3, [pc, #388]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004580:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004584:	0e1b      	lsrs	r3, r3, #24
 8004586:	f003 030f 	and.w	r3, r3, #15
 800458a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	019a      	lsls	r2, r3, #6
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	041b      	lsls	r3, r3, #16
 8004596:	431a      	orrs	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	061b      	lsls	r3, r3, #24
 800459c:	431a      	orrs	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	071b      	lsls	r3, r3, #28
 80045a4:	4957      	ldr	r1, [pc, #348]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d004      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045c0:	d00a      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d02e      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045d6:	d129      	bne.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80045d8:	4b4a      	ldr	r3, [pc, #296]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045de:	0c1b      	lsrs	r3, r3, #16
 80045e0:	f003 0303 	and.w	r3, r3, #3
 80045e4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80045e6:	4b47      	ldr	r3, [pc, #284]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045ec:	0f1b      	lsrs	r3, r3, #28
 80045ee:	f003 0307 	and.w	r3, r3, #7
 80045f2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	019a      	lsls	r2, r3, #6
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	041b      	lsls	r3, r3, #16
 80045fe:	431a      	orrs	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	061b      	lsls	r3, r3, #24
 8004606:	431a      	orrs	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	071b      	lsls	r3, r3, #28
 800460c:	493d      	ldr	r1, [pc, #244]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800460e:	4313      	orrs	r3, r2
 8004610:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004614:	4b3b      	ldr	r3, [pc, #236]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004616:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800461a:	f023 021f 	bic.w	r2, r3, #31
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004622:	3b01      	subs	r3, #1
 8004624:	4937      	ldr	r1, [pc, #220]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004626:	4313      	orrs	r3, r2
 8004628:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d01d      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004638:	4b32      	ldr	r3, [pc, #200]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800463a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800463e:	0e1b      	lsrs	r3, r3, #24
 8004640:	f003 030f 	and.w	r3, r3, #15
 8004644:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004646:	4b2f      	ldr	r3, [pc, #188]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004648:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800464c:	0f1b      	lsrs	r3, r3, #28
 800464e:	f003 0307 	and.w	r3, r3, #7
 8004652:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	019a      	lsls	r2, r3, #6
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	041b      	lsls	r3, r3, #16
 8004660:	431a      	orrs	r2, r3
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	061b      	lsls	r3, r3, #24
 8004666:	431a      	orrs	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	071b      	lsls	r3, r3, #28
 800466c:	4925      	ldr	r1, [pc, #148]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800466e:	4313      	orrs	r3, r2
 8004670:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d011      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	019a      	lsls	r2, r3, #6
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	041b      	lsls	r3, r3, #16
 800468c:	431a      	orrs	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	061b      	lsls	r3, r3, #24
 8004694:	431a      	orrs	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	071b      	lsls	r3, r3, #28
 800469c:	4919      	ldr	r1, [pc, #100]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80046a4:	4b17      	ldr	r3, [pc, #92]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a16      	ldr	r2, [pc, #88]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046b0:	f7fe fc1a 	bl	8002ee8 <HAL_GetTick>
 80046b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80046b8:	f7fe fc16 	bl	8002ee8 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b64      	cmp	r3, #100	@ 0x64
 80046c4:	d901      	bls.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e0d7      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d0f0      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	f040 80cd 	bne.w	8004878 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80046de:	4b09      	ldr	r3, [pc, #36]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a08      	ldr	r2, [pc, #32]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046ea:	f7fe fbfd 	bl	8002ee8 <HAL_GetTick>
 80046ee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80046f0:	e00a      	b.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80046f2:	f7fe fbf9 	bl	8002ee8 <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	2b64      	cmp	r3, #100	@ 0x64
 80046fe:	d903      	bls.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e0ba      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004704:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004708:	4b5e      	ldr	r3, [pc, #376]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004710:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004714:	d0ed      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d003      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004726:	2b00      	cmp	r3, #0
 8004728:	d009      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004732:	2b00      	cmp	r3, #0
 8004734:	d02e      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473a:	2b00      	cmp	r3, #0
 800473c:	d12a      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800473e:	4b51      	ldr	r3, [pc, #324]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004744:	0c1b      	lsrs	r3, r3, #16
 8004746:	f003 0303 	and.w	r3, r3, #3
 800474a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800474c:	4b4d      	ldr	r3, [pc, #308]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800474e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004752:	0f1b      	lsrs	r3, r3, #28
 8004754:	f003 0307 	and.w	r3, r3, #7
 8004758:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	695b      	ldr	r3, [r3, #20]
 800475e:	019a      	lsls	r2, r3, #6
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	041b      	lsls	r3, r3, #16
 8004764:	431a      	orrs	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	061b      	lsls	r3, r3, #24
 800476c:	431a      	orrs	r2, r3
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	071b      	lsls	r3, r3, #28
 8004772:	4944      	ldr	r1, [pc, #272]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004774:	4313      	orrs	r3, r2
 8004776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800477a:	4b42      	ldr	r3, [pc, #264]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800477c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004780:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004788:	3b01      	subs	r3, #1
 800478a:	021b      	lsls	r3, r3, #8
 800478c:	493d      	ldr	r1, [pc, #244]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800478e:	4313      	orrs	r3, r2
 8004790:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d022      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047a8:	d11d      	bne.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047aa:	4b36      	ldr	r3, [pc, #216]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b0:	0e1b      	lsrs	r3, r3, #24
 80047b2:	f003 030f 	and.w	r3, r3, #15
 80047b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80047b8:	4b32      	ldr	r3, [pc, #200]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047be:	0f1b      	lsrs	r3, r3, #28
 80047c0:	f003 0307 	and.w	r3, r3, #7
 80047c4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	695b      	ldr	r3, [r3, #20]
 80047ca:	019a      	lsls	r2, r3, #6
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a1b      	ldr	r3, [r3, #32]
 80047d0:	041b      	lsls	r3, r3, #16
 80047d2:	431a      	orrs	r2, r3
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	061b      	lsls	r3, r3, #24
 80047d8:	431a      	orrs	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	071b      	lsls	r3, r3, #28
 80047de:	4929      	ldr	r1, [pc, #164]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0308 	and.w	r3, r3, #8
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d028      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047f2:	4b24      	ldr	r3, [pc, #144]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f8:	0e1b      	lsrs	r3, r3, #24
 80047fa:	f003 030f 	and.w	r3, r3, #15
 80047fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004800:	4b20      	ldr	r3, [pc, #128]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004806:	0c1b      	lsrs	r3, r3, #16
 8004808:	f003 0303 	and.w	r3, r3, #3
 800480c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	019a      	lsls	r2, r3, #6
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	041b      	lsls	r3, r3, #16
 8004818:	431a      	orrs	r2, r3
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	061b      	lsls	r3, r3, #24
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	69db      	ldr	r3, [r3, #28]
 8004824:	071b      	lsls	r3, r3, #28
 8004826:	4917      	ldr	r1, [pc, #92]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004828:	4313      	orrs	r3, r2
 800482a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800482e:	4b15      	ldr	r3, [pc, #84]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004830:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004834:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800483c:	4911      	ldr	r1, [pc, #68]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800483e:	4313      	orrs	r3, r2
 8004840:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004844:	4b0f      	ldr	r3, [pc, #60]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a0e      	ldr	r2, [pc, #56]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800484a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800484e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004850:	f7fe fb4a 	bl	8002ee8 <HAL_GetTick>
 8004854:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004856:	e008      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004858:	f7fe fb46 	bl	8002ee8 <HAL_GetTick>
 800485c:	4602      	mov	r2, r0
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	2b64      	cmp	r3, #100	@ 0x64
 8004864:	d901      	bls.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e007      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800486a:	4b06      	ldr	r3, [pc, #24]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004876:	d1ef      	bne.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3720      	adds	r7, #32
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	40023800 	.word	0x40023800

08004888 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e09d      	b.n	80049d6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d108      	bne.n	80048b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048aa:	d009      	beq.n	80048c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	61da      	str	r2, [r3, #28]
 80048b2:	e005      	b.n	80048c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d106      	bne.n	80048e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f7fc fa7c 	bl	8000dd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2202      	movs	r2, #2
 80048e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004900:	d902      	bls.n	8004908 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004902:	2300      	movs	r3, #0
 8004904:	60fb      	str	r3, [r7, #12]
 8004906:	e002      	b.n	800490e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004908:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800490c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004916:	d007      	beq.n	8004928 <HAL_SPI_Init+0xa0>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004920:	d002      	beq.n	8004928 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004938:	431a      	orrs	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	431a      	orrs	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	69db      	ldr	r3, [r3, #28]
 800495c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004960:	431a      	orrs	r2, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a1b      	ldr	r3, [r3, #32]
 8004966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800496a:	ea42 0103 	orr.w	r1, r2, r3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004972:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	430a      	orrs	r2, r1
 800497c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	0c1b      	lsrs	r3, r3, #16
 8004984:	f003 0204 	and.w	r2, r3, #4
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498c:	f003 0310 	and.w	r3, r3, #16
 8004990:	431a      	orrs	r2, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004996:	f003 0308 	and.w	r3, r3, #8
 800499a:	431a      	orrs	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80049a4:	ea42 0103 	orr.w	r1, r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	69da      	ldr	r2, [r3, #28]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3710      	adds	r7, #16
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b082      	sub	sp, #8
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d101      	bne.n	80049f0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e049      	b.n	8004a84 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d106      	bne.n	8004a0a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f7fc fb8d 	bl	8001124 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2202      	movs	r2, #2
 8004a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	3304      	adds	r3, #4
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	4610      	mov	r0, r2
 8004a1e:	f000 faa7 	bl	8004f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2201      	movs	r2, #1
 8004a36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2201      	movs	r2, #1
 8004a56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3708      	adds	r7, #8
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b085      	sub	sp, #20
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d001      	beq.n	8004aa4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e054      	b.n	8004b4e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2202      	movs	r2, #2
 8004aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68da      	ldr	r2, [r3, #12]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f042 0201 	orr.w	r2, r2, #1
 8004aba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a26      	ldr	r2, [pc, #152]	@ (8004b5c <HAL_TIM_Base_Start_IT+0xd0>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d022      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x80>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ace:	d01d      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x80>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a22      	ldr	r2, [pc, #136]	@ (8004b60 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d018      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x80>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a21      	ldr	r2, [pc, #132]	@ (8004b64 <HAL_TIM_Base_Start_IT+0xd8>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d013      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x80>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a1f      	ldr	r2, [pc, #124]	@ (8004b68 <HAL_TIM_Base_Start_IT+0xdc>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d00e      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x80>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b6c <HAL_TIM_Base_Start_IT+0xe0>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d009      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x80>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a1c      	ldr	r2, [pc, #112]	@ (8004b70 <HAL_TIM_Base_Start_IT+0xe4>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d004      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x80>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a1b      	ldr	r2, [pc, #108]	@ (8004b74 <HAL_TIM_Base_Start_IT+0xe8>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d115      	bne.n	8004b38 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	689a      	ldr	r2, [r3, #8]
 8004b12:	4b19      	ldr	r3, [pc, #100]	@ (8004b78 <HAL_TIM_Base_Start_IT+0xec>)
 8004b14:	4013      	ands	r3, r2
 8004b16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2b06      	cmp	r3, #6
 8004b1c:	d015      	beq.n	8004b4a <HAL_TIM_Base_Start_IT+0xbe>
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b24:	d011      	beq.n	8004b4a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f042 0201 	orr.w	r2, r2, #1
 8004b34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b36:	e008      	b.n	8004b4a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f042 0201 	orr.w	r2, r2, #1
 8004b46:	601a      	str	r2, [r3, #0]
 8004b48:	e000      	b.n	8004b4c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40010000 	.word	0x40010000
 8004b60:	40000400 	.word	0x40000400
 8004b64:	40000800 	.word	0x40000800
 8004b68:	40000c00 	.word	0x40000c00
 8004b6c:	40010400 	.word	0x40010400
 8004b70:	40014000 	.word	0x40014000
 8004b74:	40001800 	.word	0x40001800
 8004b78:	00010007 	.word	0x00010007

08004b7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d020      	beq.n	8004be0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f003 0302 	and.w	r3, r3, #2
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d01b      	beq.n	8004be0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f06f 0202 	mvn.w	r2, #2
 8004bb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	f003 0303 	and.w	r3, r3, #3
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d003      	beq.n	8004bce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 f9b4 	bl	8004f34 <HAL_TIM_IC_CaptureCallback>
 8004bcc:	e005      	b.n	8004bda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 f9a6 	bl	8004f20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 f9b7 	bl	8004f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	f003 0304 	and.w	r3, r3, #4
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d020      	beq.n	8004c2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f003 0304 	and.w	r3, r3, #4
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d01b      	beq.n	8004c2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f06f 0204 	mvn.w	r2, #4
 8004bfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2202      	movs	r2, #2
 8004c02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d003      	beq.n	8004c1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f98e 	bl	8004f34 <HAL_TIM_IC_CaptureCallback>
 8004c18:	e005      	b.n	8004c26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 f980 	bl	8004f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f000 f991 	bl	8004f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	f003 0308 	and.w	r3, r3, #8
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d020      	beq.n	8004c78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f003 0308 	and.w	r3, r3, #8
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d01b      	beq.n	8004c78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f06f 0208 	mvn.w	r2, #8
 8004c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2204      	movs	r2, #4
 8004c4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	69db      	ldr	r3, [r3, #28]
 8004c56:	f003 0303 	and.w	r3, r3, #3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d003      	beq.n	8004c66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 f968 	bl	8004f34 <HAL_TIM_IC_CaptureCallback>
 8004c64:	e005      	b.n	8004c72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f95a 	bl	8004f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f000 f96b 	bl	8004f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	f003 0310 	and.w	r3, r3, #16
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d020      	beq.n	8004cc4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f003 0310 	and.w	r3, r3, #16
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d01b      	beq.n	8004cc4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f06f 0210 	mvn.w	r2, #16
 8004c94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2208      	movs	r2, #8
 8004c9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	69db      	ldr	r3, [r3, #28]
 8004ca2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d003      	beq.n	8004cb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 f942 	bl	8004f34 <HAL_TIM_IC_CaptureCallback>
 8004cb0:	e005      	b.n	8004cbe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 f934 	bl	8004f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 f945 	bl	8004f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	f003 0301 	and.w	r3, r3, #1
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00c      	beq.n	8004ce8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d007      	beq.n	8004ce8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f06f 0201 	mvn.w	r2, #1
 8004ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7fc f820 	bl	8000d28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d104      	bne.n	8004cfc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00c      	beq.n	8004d16 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d007      	beq.n	8004d16 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f000 fb0b 	bl	800532c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00c      	beq.n	8004d3a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d007      	beq.n	8004d3a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 fb03 	bl	8005340 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00c      	beq.n	8004d5e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d007      	beq.n	8004d5e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 f8ff 	bl	8004f5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	f003 0320 	and.w	r3, r3, #32
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00c      	beq.n	8004d82 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f003 0320 	and.w	r3, r3, #32
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d007      	beq.n	8004d82 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f06f 0220 	mvn.w	r2, #32
 8004d7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 facb 	bl	8005318 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d82:	bf00      	nop
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
	...

08004d8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d96:	2300      	movs	r3, #0
 8004d98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d101      	bne.n	8004da8 <HAL_TIM_ConfigClockSource+0x1c>
 8004da4:	2302      	movs	r3, #2
 8004da6:	e0b4      	b.n	8004f12 <HAL_TIM_ConfigClockSource+0x186>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2202      	movs	r2, #2
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004dc0:	68ba      	ldr	r2, [r7, #8]
 8004dc2:	4b56      	ldr	r3, [pc, #344]	@ (8004f1c <HAL_TIM_ConfigClockSource+0x190>)
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004dce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68ba      	ldr	r2, [r7, #8]
 8004dd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004de0:	d03e      	beq.n	8004e60 <HAL_TIM_ConfigClockSource+0xd4>
 8004de2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004de6:	f200 8087 	bhi.w	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dee:	f000 8086 	beq.w	8004efe <HAL_TIM_ConfigClockSource+0x172>
 8004df2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004df6:	d87f      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004df8:	2b70      	cmp	r3, #112	@ 0x70
 8004dfa:	d01a      	beq.n	8004e32 <HAL_TIM_ConfigClockSource+0xa6>
 8004dfc:	2b70      	cmp	r3, #112	@ 0x70
 8004dfe:	d87b      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e00:	2b60      	cmp	r3, #96	@ 0x60
 8004e02:	d050      	beq.n	8004ea6 <HAL_TIM_ConfigClockSource+0x11a>
 8004e04:	2b60      	cmp	r3, #96	@ 0x60
 8004e06:	d877      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e08:	2b50      	cmp	r3, #80	@ 0x50
 8004e0a:	d03c      	beq.n	8004e86 <HAL_TIM_ConfigClockSource+0xfa>
 8004e0c:	2b50      	cmp	r3, #80	@ 0x50
 8004e0e:	d873      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e10:	2b40      	cmp	r3, #64	@ 0x40
 8004e12:	d058      	beq.n	8004ec6 <HAL_TIM_ConfigClockSource+0x13a>
 8004e14:	2b40      	cmp	r3, #64	@ 0x40
 8004e16:	d86f      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e18:	2b30      	cmp	r3, #48	@ 0x30
 8004e1a:	d064      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x15a>
 8004e1c:	2b30      	cmp	r3, #48	@ 0x30
 8004e1e:	d86b      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e20:	2b20      	cmp	r3, #32
 8004e22:	d060      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x15a>
 8004e24:	2b20      	cmp	r3, #32
 8004e26:	d867      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d05c      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x15a>
 8004e2c:	2b10      	cmp	r3, #16
 8004e2e:	d05a      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x15a>
 8004e30:	e062      	b.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e42:	f000 f9bb 	bl	80051bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	609a      	str	r2, [r3, #8]
      break;
 8004e5e:	e04f      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e70:	f000 f9a4 	bl	80051bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689a      	ldr	r2, [r3, #8]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e82:	609a      	str	r2, [r3, #8]
      break;
 8004e84:	e03c      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e92:	461a      	mov	r2, r3
 8004e94:	f000 f918 	bl	80050c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2150      	movs	r1, #80	@ 0x50
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 f971 	bl	8005186 <TIM_ITRx_SetConfig>
      break;
 8004ea4:	e02c      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	f000 f937 	bl	8005126 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2160      	movs	r1, #96	@ 0x60
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f000 f961 	bl	8005186 <TIM_ITRx_SetConfig>
      break;
 8004ec4:	e01c      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	f000 f8f8 	bl	80050c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2140      	movs	r1, #64	@ 0x40
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f000 f951 	bl	8005186 <TIM_ITRx_SetConfig>
      break;
 8004ee4:	e00c      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4619      	mov	r1, r3
 8004ef0:	4610      	mov	r0, r2
 8004ef2:	f000 f948 	bl	8005186 <TIM_ITRx_SetConfig>
      break;
 8004ef6:	e003      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	73fb      	strb	r3, [r7, #15]
      break;
 8004efc:	e000      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004efe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	fffeff88 	.word	0xfffeff88

08004f20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f50:	bf00      	nop
 8004f52:	370c      	adds	r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr

08004f70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a46      	ldr	r2, [pc, #280]	@ (800509c <TIM_Base_SetConfig+0x12c>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d013      	beq.n	8004fb0 <TIM_Base_SetConfig+0x40>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f8e:	d00f      	beq.n	8004fb0 <TIM_Base_SetConfig+0x40>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a43      	ldr	r2, [pc, #268]	@ (80050a0 <TIM_Base_SetConfig+0x130>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d00b      	beq.n	8004fb0 <TIM_Base_SetConfig+0x40>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a42      	ldr	r2, [pc, #264]	@ (80050a4 <TIM_Base_SetConfig+0x134>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d007      	beq.n	8004fb0 <TIM_Base_SetConfig+0x40>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a41      	ldr	r2, [pc, #260]	@ (80050a8 <TIM_Base_SetConfig+0x138>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d003      	beq.n	8004fb0 <TIM_Base_SetConfig+0x40>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a40      	ldr	r2, [pc, #256]	@ (80050ac <TIM_Base_SetConfig+0x13c>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d108      	bne.n	8004fc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a35      	ldr	r2, [pc, #212]	@ (800509c <TIM_Base_SetConfig+0x12c>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d02b      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fd0:	d027      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a32      	ldr	r2, [pc, #200]	@ (80050a0 <TIM_Base_SetConfig+0x130>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d023      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a31      	ldr	r2, [pc, #196]	@ (80050a4 <TIM_Base_SetConfig+0x134>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d01f      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a30      	ldr	r2, [pc, #192]	@ (80050a8 <TIM_Base_SetConfig+0x138>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d01b      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a2f      	ldr	r2, [pc, #188]	@ (80050ac <TIM_Base_SetConfig+0x13c>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d017      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a2e      	ldr	r2, [pc, #184]	@ (80050b0 <TIM_Base_SetConfig+0x140>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d013      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a2d      	ldr	r2, [pc, #180]	@ (80050b4 <TIM_Base_SetConfig+0x144>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d00f      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a2c      	ldr	r2, [pc, #176]	@ (80050b8 <TIM_Base_SetConfig+0x148>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d00b      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a2b      	ldr	r2, [pc, #172]	@ (80050bc <TIM_Base_SetConfig+0x14c>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d007      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a2a      	ldr	r2, [pc, #168]	@ (80050c0 <TIM_Base_SetConfig+0x150>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d003      	beq.n	8005022 <TIM_Base_SetConfig+0xb2>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a29      	ldr	r2, [pc, #164]	@ (80050c4 <TIM_Base_SetConfig+0x154>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d108      	bne.n	8005034 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005028:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	4313      	orrs	r3, r2
 8005032:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	4313      	orrs	r3, r2
 8005040:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	689a      	ldr	r2, [r3, #8]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a10      	ldr	r2, [pc, #64]	@ (800509c <TIM_Base_SetConfig+0x12c>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d003      	beq.n	8005068 <TIM_Base_SetConfig+0xf8>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a12      	ldr	r2, [pc, #72]	@ (80050ac <TIM_Base_SetConfig+0x13c>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d103      	bne.n	8005070 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	691a      	ldr	r2, [r3, #16]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	691b      	ldr	r3, [r3, #16]
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	2b01      	cmp	r3, #1
 8005080:	d105      	bne.n	800508e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	f023 0201 	bic.w	r2, r3, #1
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	611a      	str	r2, [r3, #16]
  }
}
 800508e:	bf00      	nop
 8005090:	3714      	adds	r7, #20
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	40010000 	.word	0x40010000
 80050a0:	40000400 	.word	0x40000400
 80050a4:	40000800 	.word	0x40000800
 80050a8:	40000c00 	.word	0x40000c00
 80050ac:	40010400 	.word	0x40010400
 80050b0:	40014000 	.word	0x40014000
 80050b4:	40014400 	.word	0x40014400
 80050b8:	40014800 	.word	0x40014800
 80050bc:	40001800 	.word	0x40001800
 80050c0:	40001c00 	.word	0x40001c00
 80050c4:	40002000 	.word	0x40002000

080050c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b087      	sub	sp, #28
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6a1b      	ldr	r3, [r3, #32]
 80050de:	f023 0201 	bic.w	r2, r3, #1
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	011b      	lsls	r3, r3, #4
 80050f8:	693a      	ldr	r2, [r7, #16]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	f023 030a 	bic.w	r3, r3, #10
 8005104:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	4313      	orrs	r3, r2
 800510c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	621a      	str	r2, [r3, #32]
}
 800511a:	bf00      	nop
 800511c:	371c      	adds	r7, #28
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr

08005126 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005126:	b480      	push	{r7}
 8005128:	b087      	sub	sp, #28
 800512a:	af00      	add	r7, sp, #0
 800512c:	60f8      	str	r0, [r7, #12]
 800512e:	60b9      	str	r1, [r7, #8]
 8005130:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	f023 0210 	bic.w	r2, r3, #16
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005150:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	031b      	lsls	r3, r3, #12
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	4313      	orrs	r3, r2
 800515a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005162:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	011b      	lsls	r3, r3, #4
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	4313      	orrs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	621a      	str	r2, [r3, #32]
}
 800517a:	bf00      	nop
 800517c:	371c      	adds	r7, #28
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005186:	b480      	push	{r7}
 8005188:	b085      	sub	sp, #20
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
 800518e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800519c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800519e:	683a      	ldr	r2, [r7, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	f043 0307 	orr.w	r3, r3, #7
 80051a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	609a      	str	r2, [r3, #8]
}
 80051b0:	bf00      	nop
 80051b2:	3714      	adds	r7, #20
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051bc:	b480      	push	{r7}
 80051be:	b087      	sub	sp, #28
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]
 80051c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	021a      	lsls	r2, r3, #8
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	431a      	orrs	r2, r3
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	609a      	str	r2, [r3, #8]
}
 80051f0:	bf00      	nop
 80051f2:	371c      	adds	r7, #28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800520c:	2b01      	cmp	r3, #1
 800520e:	d101      	bne.n	8005214 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005210:	2302      	movs	r3, #2
 8005212:	e06d      	b.n	80052f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2202      	movs	r2, #2
 8005220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a30      	ldr	r2, [pc, #192]	@ (80052fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d004      	beq.n	8005248 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a2f      	ldr	r2, [pc, #188]	@ (8005300 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d108      	bne.n	800525a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800524e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	4313      	orrs	r3, r2
 8005258:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005260:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68fa      	ldr	r2, [r7, #12]
 8005268:	4313      	orrs	r3, r2
 800526a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a20      	ldr	r2, [pc, #128]	@ (80052fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d022      	beq.n	80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005286:	d01d      	beq.n	80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a1d      	ldr	r2, [pc, #116]	@ (8005304 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d018      	beq.n	80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a1c      	ldr	r2, [pc, #112]	@ (8005308 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d013      	beq.n	80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a1a      	ldr	r2, [pc, #104]	@ (800530c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d00e      	beq.n	80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a15      	ldr	r2, [pc, #84]	@ (8005300 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d009      	beq.n	80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a16      	ldr	r2, [pc, #88]	@ (8005310 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d004      	beq.n	80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a15      	ldr	r2, [pc, #84]	@ (8005314 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d10c      	bne.n	80052de <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	68ba      	ldr	r2, [r7, #8]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3714      	adds	r7, #20
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr
 80052fc:	40010000 	.word	0x40010000
 8005300:	40010400 	.word	0x40010400
 8005304:	40000400 	.word	0x40000400
 8005308:	40000800 	.word	0x40000800
 800530c:	40000c00 	.word	0x40000c00
 8005310:	40014000 	.word	0x40014000
 8005314:	40001800 	.word	0x40001800

08005318 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005334:	bf00      	nop
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005348:	bf00      	nop
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr

08005354 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e040      	b.n	80053e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800536a:	2b00      	cmp	r3, #0
 800536c:	d106      	bne.n	800537c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f7fb ff28 	bl	80011cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2224      	movs	r2, #36	@ 0x24
 8005380:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 0201 	bic.w	r2, r2, #1
 8005390:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 fa8c 	bl	80058b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 f825 	bl	80053f0 <UART_SetConfig>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d101      	bne.n	80053b0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e01b      	b.n	80053e8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80053be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	689a      	ldr	r2, [r3, #8]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80053ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0201 	orr.w	r2, r2, #1
 80053de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 fb0b 	bl	80059fc <UART_CheckIdleState>
 80053e6:	4603      	mov	r3, r0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3708      	adds	r7, #8
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b088      	sub	sp, #32
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053f8:	2300      	movs	r3, #0
 80053fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689a      	ldr	r2, [r3, #8]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	691b      	ldr	r3, [r3, #16]
 8005404:	431a      	orrs	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	431a      	orrs	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	69db      	ldr	r3, [r3, #28]
 8005410:	4313      	orrs	r3, r2
 8005412:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	4ba6      	ldr	r3, [pc, #664]	@ (80056b4 <UART_SetConfig+0x2c4>)
 800541c:	4013      	ands	r3, r2
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	6812      	ldr	r2, [r2, #0]
 8005422:	6979      	ldr	r1, [r7, #20]
 8005424:	430b      	orrs	r3, r1
 8005426:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	68da      	ldr	r2, [r3, #12]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	697a      	ldr	r2, [r7, #20]
 800544a:	4313      	orrs	r3, r2
 800544c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	697a      	ldr	r2, [r7, #20]
 800545e:	430a      	orrs	r2, r1
 8005460:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a94      	ldr	r2, [pc, #592]	@ (80056b8 <UART_SetConfig+0x2c8>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d120      	bne.n	80054ae <UART_SetConfig+0xbe>
 800546c:	4b93      	ldr	r3, [pc, #588]	@ (80056bc <UART_SetConfig+0x2cc>)
 800546e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005472:	f003 0303 	and.w	r3, r3, #3
 8005476:	2b03      	cmp	r3, #3
 8005478:	d816      	bhi.n	80054a8 <UART_SetConfig+0xb8>
 800547a:	a201      	add	r2, pc, #4	@ (adr r2, 8005480 <UART_SetConfig+0x90>)
 800547c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005480:	08005491 	.word	0x08005491
 8005484:	0800549d 	.word	0x0800549d
 8005488:	08005497 	.word	0x08005497
 800548c:	080054a3 	.word	0x080054a3
 8005490:	2301      	movs	r3, #1
 8005492:	77fb      	strb	r3, [r7, #31]
 8005494:	e150      	b.n	8005738 <UART_SetConfig+0x348>
 8005496:	2302      	movs	r3, #2
 8005498:	77fb      	strb	r3, [r7, #31]
 800549a:	e14d      	b.n	8005738 <UART_SetConfig+0x348>
 800549c:	2304      	movs	r3, #4
 800549e:	77fb      	strb	r3, [r7, #31]
 80054a0:	e14a      	b.n	8005738 <UART_SetConfig+0x348>
 80054a2:	2308      	movs	r3, #8
 80054a4:	77fb      	strb	r3, [r7, #31]
 80054a6:	e147      	b.n	8005738 <UART_SetConfig+0x348>
 80054a8:	2310      	movs	r3, #16
 80054aa:	77fb      	strb	r3, [r7, #31]
 80054ac:	e144      	b.n	8005738 <UART_SetConfig+0x348>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a83      	ldr	r2, [pc, #524]	@ (80056c0 <UART_SetConfig+0x2d0>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d132      	bne.n	800551e <UART_SetConfig+0x12e>
 80054b8:	4b80      	ldr	r3, [pc, #512]	@ (80056bc <UART_SetConfig+0x2cc>)
 80054ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054be:	f003 030c 	and.w	r3, r3, #12
 80054c2:	2b0c      	cmp	r3, #12
 80054c4:	d828      	bhi.n	8005518 <UART_SetConfig+0x128>
 80054c6:	a201      	add	r2, pc, #4	@ (adr r2, 80054cc <UART_SetConfig+0xdc>)
 80054c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054cc:	08005501 	.word	0x08005501
 80054d0:	08005519 	.word	0x08005519
 80054d4:	08005519 	.word	0x08005519
 80054d8:	08005519 	.word	0x08005519
 80054dc:	0800550d 	.word	0x0800550d
 80054e0:	08005519 	.word	0x08005519
 80054e4:	08005519 	.word	0x08005519
 80054e8:	08005519 	.word	0x08005519
 80054ec:	08005507 	.word	0x08005507
 80054f0:	08005519 	.word	0x08005519
 80054f4:	08005519 	.word	0x08005519
 80054f8:	08005519 	.word	0x08005519
 80054fc:	08005513 	.word	0x08005513
 8005500:	2300      	movs	r3, #0
 8005502:	77fb      	strb	r3, [r7, #31]
 8005504:	e118      	b.n	8005738 <UART_SetConfig+0x348>
 8005506:	2302      	movs	r3, #2
 8005508:	77fb      	strb	r3, [r7, #31]
 800550a:	e115      	b.n	8005738 <UART_SetConfig+0x348>
 800550c:	2304      	movs	r3, #4
 800550e:	77fb      	strb	r3, [r7, #31]
 8005510:	e112      	b.n	8005738 <UART_SetConfig+0x348>
 8005512:	2308      	movs	r3, #8
 8005514:	77fb      	strb	r3, [r7, #31]
 8005516:	e10f      	b.n	8005738 <UART_SetConfig+0x348>
 8005518:	2310      	movs	r3, #16
 800551a:	77fb      	strb	r3, [r7, #31]
 800551c:	e10c      	b.n	8005738 <UART_SetConfig+0x348>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a68      	ldr	r2, [pc, #416]	@ (80056c4 <UART_SetConfig+0x2d4>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d120      	bne.n	800556a <UART_SetConfig+0x17a>
 8005528:	4b64      	ldr	r3, [pc, #400]	@ (80056bc <UART_SetConfig+0x2cc>)
 800552a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800552e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005532:	2b30      	cmp	r3, #48	@ 0x30
 8005534:	d013      	beq.n	800555e <UART_SetConfig+0x16e>
 8005536:	2b30      	cmp	r3, #48	@ 0x30
 8005538:	d814      	bhi.n	8005564 <UART_SetConfig+0x174>
 800553a:	2b20      	cmp	r3, #32
 800553c:	d009      	beq.n	8005552 <UART_SetConfig+0x162>
 800553e:	2b20      	cmp	r3, #32
 8005540:	d810      	bhi.n	8005564 <UART_SetConfig+0x174>
 8005542:	2b00      	cmp	r3, #0
 8005544:	d002      	beq.n	800554c <UART_SetConfig+0x15c>
 8005546:	2b10      	cmp	r3, #16
 8005548:	d006      	beq.n	8005558 <UART_SetConfig+0x168>
 800554a:	e00b      	b.n	8005564 <UART_SetConfig+0x174>
 800554c:	2300      	movs	r3, #0
 800554e:	77fb      	strb	r3, [r7, #31]
 8005550:	e0f2      	b.n	8005738 <UART_SetConfig+0x348>
 8005552:	2302      	movs	r3, #2
 8005554:	77fb      	strb	r3, [r7, #31]
 8005556:	e0ef      	b.n	8005738 <UART_SetConfig+0x348>
 8005558:	2304      	movs	r3, #4
 800555a:	77fb      	strb	r3, [r7, #31]
 800555c:	e0ec      	b.n	8005738 <UART_SetConfig+0x348>
 800555e:	2308      	movs	r3, #8
 8005560:	77fb      	strb	r3, [r7, #31]
 8005562:	e0e9      	b.n	8005738 <UART_SetConfig+0x348>
 8005564:	2310      	movs	r3, #16
 8005566:	77fb      	strb	r3, [r7, #31]
 8005568:	e0e6      	b.n	8005738 <UART_SetConfig+0x348>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a56      	ldr	r2, [pc, #344]	@ (80056c8 <UART_SetConfig+0x2d8>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d120      	bne.n	80055b6 <UART_SetConfig+0x1c6>
 8005574:	4b51      	ldr	r3, [pc, #324]	@ (80056bc <UART_SetConfig+0x2cc>)
 8005576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800557a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800557e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005580:	d013      	beq.n	80055aa <UART_SetConfig+0x1ba>
 8005582:	2bc0      	cmp	r3, #192	@ 0xc0
 8005584:	d814      	bhi.n	80055b0 <UART_SetConfig+0x1c0>
 8005586:	2b80      	cmp	r3, #128	@ 0x80
 8005588:	d009      	beq.n	800559e <UART_SetConfig+0x1ae>
 800558a:	2b80      	cmp	r3, #128	@ 0x80
 800558c:	d810      	bhi.n	80055b0 <UART_SetConfig+0x1c0>
 800558e:	2b00      	cmp	r3, #0
 8005590:	d002      	beq.n	8005598 <UART_SetConfig+0x1a8>
 8005592:	2b40      	cmp	r3, #64	@ 0x40
 8005594:	d006      	beq.n	80055a4 <UART_SetConfig+0x1b4>
 8005596:	e00b      	b.n	80055b0 <UART_SetConfig+0x1c0>
 8005598:	2300      	movs	r3, #0
 800559a:	77fb      	strb	r3, [r7, #31]
 800559c:	e0cc      	b.n	8005738 <UART_SetConfig+0x348>
 800559e:	2302      	movs	r3, #2
 80055a0:	77fb      	strb	r3, [r7, #31]
 80055a2:	e0c9      	b.n	8005738 <UART_SetConfig+0x348>
 80055a4:	2304      	movs	r3, #4
 80055a6:	77fb      	strb	r3, [r7, #31]
 80055a8:	e0c6      	b.n	8005738 <UART_SetConfig+0x348>
 80055aa:	2308      	movs	r3, #8
 80055ac:	77fb      	strb	r3, [r7, #31]
 80055ae:	e0c3      	b.n	8005738 <UART_SetConfig+0x348>
 80055b0:	2310      	movs	r3, #16
 80055b2:	77fb      	strb	r3, [r7, #31]
 80055b4:	e0c0      	b.n	8005738 <UART_SetConfig+0x348>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a44      	ldr	r2, [pc, #272]	@ (80056cc <UART_SetConfig+0x2dc>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d125      	bne.n	800560c <UART_SetConfig+0x21c>
 80055c0:	4b3e      	ldr	r3, [pc, #248]	@ (80056bc <UART_SetConfig+0x2cc>)
 80055c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055ce:	d017      	beq.n	8005600 <UART_SetConfig+0x210>
 80055d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055d4:	d817      	bhi.n	8005606 <UART_SetConfig+0x216>
 80055d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055da:	d00b      	beq.n	80055f4 <UART_SetConfig+0x204>
 80055dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055e0:	d811      	bhi.n	8005606 <UART_SetConfig+0x216>
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <UART_SetConfig+0x1fe>
 80055e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055ea:	d006      	beq.n	80055fa <UART_SetConfig+0x20a>
 80055ec:	e00b      	b.n	8005606 <UART_SetConfig+0x216>
 80055ee:	2300      	movs	r3, #0
 80055f0:	77fb      	strb	r3, [r7, #31]
 80055f2:	e0a1      	b.n	8005738 <UART_SetConfig+0x348>
 80055f4:	2302      	movs	r3, #2
 80055f6:	77fb      	strb	r3, [r7, #31]
 80055f8:	e09e      	b.n	8005738 <UART_SetConfig+0x348>
 80055fa:	2304      	movs	r3, #4
 80055fc:	77fb      	strb	r3, [r7, #31]
 80055fe:	e09b      	b.n	8005738 <UART_SetConfig+0x348>
 8005600:	2308      	movs	r3, #8
 8005602:	77fb      	strb	r3, [r7, #31]
 8005604:	e098      	b.n	8005738 <UART_SetConfig+0x348>
 8005606:	2310      	movs	r3, #16
 8005608:	77fb      	strb	r3, [r7, #31]
 800560a:	e095      	b.n	8005738 <UART_SetConfig+0x348>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a2f      	ldr	r2, [pc, #188]	@ (80056d0 <UART_SetConfig+0x2e0>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d125      	bne.n	8005662 <UART_SetConfig+0x272>
 8005616:	4b29      	ldr	r3, [pc, #164]	@ (80056bc <UART_SetConfig+0x2cc>)
 8005618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800561c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005620:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005624:	d017      	beq.n	8005656 <UART_SetConfig+0x266>
 8005626:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800562a:	d817      	bhi.n	800565c <UART_SetConfig+0x26c>
 800562c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005630:	d00b      	beq.n	800564a <UART_SetConfig+0x25a>
 8005632:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005636:	d811      	bhi.n	800565c <UART_SetConfig+0x26c>
 8005638:	2b00      	cmp	r3, #0
 800563a:	d003      	beq.n	8005644 <UART_SetConfig+0x254>
 800563c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005640:	d006      	beq.n	8005650 <UART_SetConfig+0x260>
 8005642:	e00b      	b.n	800565c <UART_SetConfig+0x26c>
 8005644:	2301      	movs	r3, #1
 8005646:	77fb      	strb	r3, [r7, #31]
 8005648:	e076      	b.n	8005738 <UART_SetConfig+0x348>
 800564a:	2302      	movs	r3, #2
 800564c:	77fb      	strb	r3, [r7, #31]
 800564e:	e073      	b.n	8005738 <UART_SetConfig+0x348>
 8005650:	2304      	movs	r3, #4
 8005652:	77fb      	strb	r3, [r7, #31]
 8005654:	e070      	b.n	8005738 <UART_SetConfig+0x348>
 8005656:	2308      	movs	r3, #8
 8005658:	77fb      	strb	r3, [r7, #31]
 800565a:	e06d      	b.n	8005738 <UART_SetConfig+0x348>
 800565c:	2310      	movs	r3, #16
 800565e:	77fb      	strb	r3, [r7, #31]
 8005660:	e06a      	b.n	8005738 <UART_SetConfig+0x348>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a1b      	ldr	r2, [pc, #108]	@ (80056d4 <UART_SetConfig+0x2e4>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d138      	bne.n	80056de <UART_SetConfig+0x2ee>
 800566c:	4b13      	ldr	r3, [pc, #76]	@ (80056bc <UART_SetConfig+0x2cc>)
 800566e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005672:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005676:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800567a:	d017      	beq.n	80056ac <UART_SetConfig+0x2bc>
 800567c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005680:	d82a      	bhi.n	80056d8 <UART_SetConfig+0x2e8>
 8005682:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005686:	d00b      	beq.n	80056a0 <UART_SetConfig+0x2b0>
 8005688:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800568c:	d824      	bhi.n	80056d8 <UART_SetConfig+0x2e8>
 800568e:	2b00      	cmp	r3, #0
 8005690:	d003      	beq.n	800569a <UART_SetConfig+0x2aa>
 8005692:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005696:	d006      	beq.n	80056a6 <UART_SetConfig+0x2b6>
 8005698:	e01e      	b.n	80056d8 <UART_SetConfig+0x2e8>
 800569a:	2300      	movs	r3, #0
 800569c:	77fb      	strb	r3, [r7, #31]
 800569e:	e04b      	b.n	8005738 <UART_SetConfig+0x348>
 80056a0:	2302      	movs	r3, #2
 80056a2:	77fb      	strb	r3, [r7, #31]
 80056a4:	e048      	b.n	8005738 <UART_SetConfig+0x348>
 80056a6:	2304      	movs	r3, #4
 80056a8:	77fb      	strb	r3, [r7, #31]
 80056aa:	e045      	b.n	8005738 <UART_SetConfig+0x348>
 80056ac:	2308      	movs	r3, #8
 80056ae:	77fb      	strb	r3, [r7, #31]
 80056b0:	e042      	b.n	8005738 <UART_SetConfig+0x348>
 80056b2:	bf00      	nop
 80056b4:	efff69f3 	.word	0xefff69f3
 80056b8:	40011000 	.word	0x40011000
 80056bc:	40023800 	.word	0x40023800
 80056c0:	40004400 	.word	0x40004400
 80056c4:	40004800 	.word	0x40004800
 80056c8:	40004c00 	.word	0x40004c00
 80056cc:	40005000 	.word	0x40005000
 80056d0:	40011400 	.word	0x40011400
 80056d4:	40007800 	.word	0x40007800
 80056d8:	2310      	movs	r3, #16
 80056da:	77fb      	strb	r3, [r7, #31]
 80056dc:	e02c      	b.n	8005738 <UART_SetConfig+0x348>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a72      	ldr	r2, [pc, #456]	@ (80058ac <UART_SetConfig+0x4bc>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d125      	bne.n	8005734 <UART_SetConfig+0x344>
 80056e8:	4b71      	ldr	r3, [pc, #452]	@ (80058b0 <UART_SetConfig+0x4c0>)
 80056ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056ee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80056f2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80056f6:	d017      	beq.n	8005728 <UART_SetConfig+0x338>
 80056f8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80056fc:	d817      	bhi.n	800572e <UART_SetConfig+0x33e>
 80056fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005702:	d00b      	beq.n	800571c <UART_SetConfig+0x32c>
 8005704:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005708:	d811      	bhi.n	800572e <UART_SetConfig+0x33e>
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <UART_SetConfig+0x326>
 800570e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005712:	d006      	beq.n	8005722 <UART_SetConfig+0x332>
 8005714:	e00b      	b.n	800572e <UART_SetConfig+0x33e>
 8005716:	2300      	movs	r3, #0
 8005718:	77fb      	strb	r3, [r7, #31]
 800571a:	e00d      	b.n	8005738 <UART_SetConfig+0x348>
 800571c:	2302      	movs	r3, #2
 800571e:	77fb      	strb	r3, [r7, #31]
 8005720:	e00a      	b.n	8005738 <UART_SetConfig+0x348>
 8005722:	2304      	movs	r3, #4
 8005724:	77fb      	strb	r3, [r7, #31]
 8005726:	e007      	b.n	8005738 <UART_SetConfig+0x348>
 8005728:	2308      	movs	r3, #8
 800572a:	77fb      	strb	r3, [r7, #31]
 800572c:	e004      	b.n	8005738 <UART_SetConfig+0x348>
 800572e:	2310      	movs	r3, #16
 8005730:	77fb      	strb	r3, [r7, #31]
 8005732:	e001      	b.n	8005738 <UART_SetConfig+0x348>
 8005734:	2310      	movs	r3, #16
 8005736:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	69db      	ldr	r3, [r3, #28]
 800573c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005740:	d15b      	bne.n	80057fa <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005742:	7ffb      	ldrb	r3, [r7, #31]
 8005744:	2b08      	cmp	r3, #8
 8005746:	d828      	bhi.n	800579a <UART_SetConfig+0x3aa>
 8005748:	a201      	add	r2, pc, #4	@ (adr r2, 8005750 <UART_SetConfig+0x360>)
 800574a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800574e:	bf00      	nop
 8005750:	08005775 	.word	0x08005775
 8005754:	0800577d 	.word	0x0800577d
 8005758:	08005785 	.word	0x08005785
 800575c:	0800579b 	.word	0x0800579b
 8005760:	0800578b 	.word	0x0800578b
 8005764:	0800579b 	.word	0x0800579b
 8005768:	0800579b 	.word	0x0800579b
 800576c:	0800579b 	.word	0x0800579b
 8005770:	08005793 	.word	0x08005793
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005774:	f7fe fc70 	bl	8004058 <HAL_RCC_GetPCLK1Freq>
 8005778:	61b8      	str	r0, [r7, #24]
        break;
 800577a:	e013      	b.n	80057a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800577c:	f7fe fc80 	bl	8004080 <HAL_RCC_GetPCLK2Freq>
 8005780:	61b8      	str	r0, [r7, #24]
        break;
 8005782:	e00f      	b.n	80057a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005784:	4b4b      	ldr	r3, [pc, #300]	@ (80058b4 <UART_SetConfig+0x4c4>)
 8005786:	61bb      	str	r3, [r7, #24]
        break;
 8005788:	e00c      	b.n	80057a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800578a:	f7fe fb93 	bl	8003eb4 <HAL_RCC_GetSysClockFreq>
 800578e:	61b8      	str	r0, [r7, #24]
        break;
 8005790:	e008      	b.n	80057a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005792:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005796:	61bb      	str	r3, [r7, #24]
        break;
 8005798:	e004      	b.n	80057a4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800579a:	2300      	movs	r3, #0
 800579c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	77bb      	strb	r3, [r7, #30]
        break;
 80057a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d074      	beq.n	8005894 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80057aa:	69bb      	ldr	r3, [r7, #24]
 80057ac:	005a      	lsls	r2, r3, #1
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	085b      	lsrs	r3, r3, #1
 80057b4:	441a      	add	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80057be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	2b0f      	cmp	r3, #15
 80057c4:	d916      	bls.n	80057f4 <UART_SetConfig+0x404>
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057cc:	d212      	bcs.n	80057f4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	f023 030f 	bic.w	r3, r3, #15
 80057d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	085b      	lsrs	r3, r3, #1
 80057dc:	b29b      	uxth	r3, r3
 80057de:	f003 0307 	and.w	r3, r3, #7
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	89fb      	ldrh	r3, [r7, #14]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	89fa      	ldrh	r2, [r7, #14]
 80057f0:	60da      	str	r2, [r3, #12]
 80057f2:	e04f      	b.n	8005894 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	77bb      	strb	r3, [r7, #30]
 80057f8:	e04c      	b.n	8005894 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80057fa:	7ffb      	ldrb	r3, [r7, #31]
 80057fc:	2b08      	cmp	r3, #8
 80057fe:	d828      	bhi.n	8005852 <UART_SetConfig+0x462>
 8005800:	a201      	add	r2, pc, #4	@ (adr r2, 8005808 <UART_SetConfig+0x418>)
 8005802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005806:	bf00      	nop
 8005808:	0800582d 	.word	0x0800582d
 800580c:	08005835 	.word	0x08005835
 8005810:	0800583d 	.word	0x0800583d
 8005814:	08005853 	.word	0x08005853
 8005818:	08005843 	.word	0x08005843
 800581c:	08005853 	.word	0x08005853
 8005820:	08005853 	.word	0x08005853
 8005824:	08005853 	.word	0x08005853
 8005828:	0800584b 	.word	0x0800584b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800582c:	f7fe fc14 	bl	8004058 <HAL_RCC_GetPCLK1Freq>
 8005830:	61b8      	str	r0, [r7, #24]
        break;
 8005832:	e013      	b.n	800585c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005834:	f7fe fc24 	bl	8004080 <HAL_RCC_GetPCLK2Freq>
 8005838:	61b8      	str	r0, [r7, #24]
        break;
 800583a:	e00f      	b.n	800585c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800583c:	4b1d      	ldr	r3, [pc, #116]	@ (80058b4 <UART_SetConfig+0x4c4>)
 800583e:	61bb      	str	r3, [r7, #24]
        break;
 8005840:	e00c      	b.n	800585c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005842:	f7fe fb37 	bl	8003eb4 <HAL_RCC_GetSysClockFreq>
 8005846:	61b8      	str	r0, [r7, #24]
        break;
 8005848:	e008      	b.n	800585c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800584a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800584e:	61bb      	str	r3, [r7, #24]
        break;
 8005850:	e004      	b.n	800585c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005852:	2300      	movs	r3, #0
 8005854:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	77bb      	strb	r3, [r7, #30]
        break;
 800585a:	bf00      	nop
    }

    if (pclk != 0U)
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d018      	beq.n	8005894 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	085a      	lsrs	r2, r3, #1
 8005868:	69bb      	ldr	r3, [r7, #24]
 800586a:	441a      	add	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	fbb2 f3f3 	udiv	r3, r2, r3
 8005874:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	2b0f      	cmp	r3, #15
 800587a:	d909      	bls.n	8005890 <UART_SetConfig+0x4a0>
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005882:	d205      	bcs.n	8005890 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	b29a      	uxth	r2, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	60da      	str	r2, [r3, #12]
 800588e:	e001      	b.n	8005894 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80058a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3720      	adds	r7, #32
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	40007c00 	.word	0x40007c00
 80058b0:	40023800 	.word	0x40023800
 80058b4:	00f42400 	.word	0x00f42400

080058b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c4:	f003 0308 	and.w	r3, r3, #8
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00a      	beq.n	80058e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	430a      	orrs	r2, r1
 80058e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e6:	f003 0301 	and.w	r3, r3, #1
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00a      	beq.n	8005904 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	430a      	orrs	r2, r1
 8005902:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00a      	beq.n	8005926 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	430a      	orrs	r2, r1
 8005924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800592a:	f003 0304 	and.w	r3, r3, #4
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00a      	beq.n	8005948 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	430a      	orrs	r2, r1
 8005946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594c:	f003 0310 	and.w	r3, r3, #16
 8005950:	2b00      	cmp	r3, #0
 8005952:	d00a      	beq.n	800596a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	430a      	orrs	r2, r1
 8005968:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596e:	f003 0320 	and.w	r3, r3, #32
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00a      	beq.n	800598c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	430a      	orrs	r2, r1
 800598a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005994:	2b00      	cmp	r3, #0
 8005996:	d01a      	beq.n	80059ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059b6:	d10a      	bne.n	80059ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	430a      	orrs	r2, r1
 80059cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00a      	beq.n	80059f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	430a      	orrs	r2, r1
 80059ee:	605a      	str	r2, [r3, #4]
  }
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b08c      	sub	sp, #48	@ 0x30
 8005a00:	af02      	add	r7, sp, #8
 8005a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a0c:	f7fd fa6c 	bl	8002ee8 <HAL_GetTick>
 8005a10:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0308 	and.w	r3, r3, #8
 8005a1c:	2b08      	cmp	r3, #8
 8005a1e:	d12e      	bne.n	8005a7e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a20:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f83b 	bl	8005aaa <UART_WaitOnFlagUntilTimeout>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d021      	beq.n	8005a7e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	e853 3f00 	ldrex	r3, [r3]
 8005a46:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a4e:	623b      	str	r3, [r7, #32]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	461a      	mov	r2, r3
 8005a56:	6a3b      	ldr	r3, [r7, #32]
 8005a58:	61fb      	str	r3, [r7, #28]
 8005a5a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5c:	69b9      	ldr	r1, [r7, #24]
 8005a5e:	69fa      	ldr	r2, [r7, #28]
 8005a60:	e841 2300 	strex	r3, r2, [r1]
 8005a64:	617b      	str	r3, [r7, #20]
   return(result);
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1e6      	bne.n	8005a3a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2220      	movs	r2, #32
 8005a70:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e011      	b.n	8005aa2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2220      	movs	r2, #32
 8005a82:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2220      	movs	r2, #32
 8005a88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3728      	adds	r7, #40	@ 0x28
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}

08005aaa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005aaa:	b580      	push	{r7, lr}
 8005aac:	b084      	sub	sp, #16
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	60f8      	str	r0, [r7, #12]
 8005ab2:	60b9      	str	r1, [r7, #8]
 8005ab4:	603b      	str	r3, [r7, #0]
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aba:	e04f      	b.n	8005b5c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac2:	d04b      	beq.n	8005b5c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ac4:	f7fd fa10 	bl	8002ee8 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	69ba      	ldr	r2, [r7, #24]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d302      	bcc.n	8005ada <UART_WaitOnFlagUntilTimeout+0x30>
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ada:	2303      	movs	r3, #3
 8005adc:	e04e      	b.n	8005b7c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 0304 	and.w	r3, r3, #4
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d037      	beq.n	8005b5c <UART_WaitOnFlagUntilTimeout+0xb2>
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2b80      	cmp	r3, #128	@ 0x80
 8005af0:	d034      	beq.n	8005b5c <UART_WaitOnFlagUntilTimeout+0xb2>
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2b40      	cmp	r3, #64	@ 0x40
 8005af6:	d031      	beq.n	8005b5c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	f003 0308 	and.w	r3, r3, #8
 8005b02:	2b08      	cmp	r3, #8
 8005b04:	d110      	bne.n	8005b28 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2208      	movs	r2, #8
 8005b0c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b0e:	68f8      	ldr	r0, [r7, #12]
 8005b10:	f000 f838 	bl	8005b84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2208      	movs	r2, #8
 8005b18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e029      	b.n	8005b7c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	69db      	ldr	r3, [r3, #28]
 8005b2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b36:	d111      	bne.n	8005b5c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005b40:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f000 f81e 	bl	8005b84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e00f      	b.n	8005b7c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	69da      	ldr	r2, [r3, #28]
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	4013      	ands	r3, r2
 8005b66:	68ba      	ldr	r2, [r7, #8]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	bf0c      	ite	eq
 8005b6c:	2301      	moveq	r3, #1
 8005b6e:	2300      	movne	r3, #0
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	461a      	mov	r2, r3
 8005b74:	79fb      	ldrb	r3, [r7, #7]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d0a0      	beq.n	8005abc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3710      	adds	r7, #16
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b095      	sub	sp, #84	@ 0x54
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b94:	e853 3f00 	ldrex	r3, [r3]
 8005b98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005baa:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bb2:	e841 2300 	strex	r3, r2, [r1]
 8005bb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1e6      	bne.n	8005b8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	3308      	adds	r3, #8
 8005bc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc6:	6a3b      	ldr	r3, [r7, #32]
 8005bc8:	e853 3f00 	ldrex	r3, [r3]
 8005bcc:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	f023 0301 	bic.w	r3, r3, #1
 8005bd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	3308      	adds	r3, #8
 8005bdc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bde:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005be0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005be4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005be6:	e841 2300 	strex	r3, r2, [r1]
 8005bea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1e5      	bne.n	8005bbe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d118      	bne.n	8005c2c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	e853 3f00 	ldrex	r3, [r3]
 8005c06:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	f023 0310 	bic.w	r3, r3, #16
 8005c0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	461a      	mov	r2, r3
 8005c16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c18:	61bb      	str	r3, [r7, #24]
 8005c1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1c:	6979      	ldr	r1, [r7, #20]
 8005c1e:	69ba      	ldr	r2, [r7, #24]
 8005c20:	e841 2300 	strex	r3, r2, [r1]
 8005c24:	613b      	str	r3, [r7, #16]
   return(result);
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d1e6      	bne.n	8005bfa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2220      	movs	r2, #32
 8005c30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c40:	bf00      	nop
 8005c42:	3754      	adds	r7, #84	@ 0x54
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <std>:
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	b510      	push	{r4, lr}
 8005c50:	4604      	mov	r4, r0
 8005c52:	e9c0 3300 	strd	r3, r3, [r0]
 8005c56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c5a:	6083      	str	r3, [r0, #8]
 8005c5c:	8181      	strh	r1, [r0, #12]
 8005c5e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005c60:	81c2      	strh	r2, [r0, #14]
 8005c62:	6183      	str	r3, [r0, #24]
 8005c64:	4619      	mov	r1, r3
 8005c66:	2208      	movs	r2, #8
 8005c68:	305c      	adds	r0, #92	@ 0x5c
 8005c6a:	f000 fab5 	bl	80061d8 <memset>
 8005c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ca4 <std+0x58>)
 8005c70:	6263      	str	r3, [r4, #36]	@ 0x24
 8005c72:	4b0d      	ldr	r3, [pc, #52]	@ (8005ca8 <std+0x5c>)
 8005c74:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005c76:	4b0d      	ldr	r3, [pc, #52]	@ (8005cac <std+0x60>)
 8005c78:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cb0 <std+0x64>)
 8005c7c:	6323      	str	r3, [r4, #48]	@ 0x30
 8005c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8005cb4 <std+0x68>)
 8005c80:	6224      	str	r4, [r4, #32]
 8005c82:	429c      	cmp	r4, r3
 8005c84:	d006      	beq.n	8005c94 <std+0x48>
 8005c86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005c8a:	4294      	cmp	r4, r2
 8005c8c:	d002      	beq.n	8005c94 <std+0x48>
 8005c8e:	33d0      	adds	r3, #208	@ 0xd0
 8005c90:	429c      	cmp	r4, r3
 8005c92:	d105      	bne.n	8005ca0 <std+0x54>
 8005c94:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c9c:	f000 bb14 	b.w	80062c8 <__retarget_lock_init_recursive>
 8005ca0:	bd10      	pop	{r4, pc}
 8005ca2:	bf00      	nop
 8005ca4:	08006029 	.word	0x08006029
 8005ca8:	0800604b 	.word	0x0800604b
 8005cac:	08006083 	.word	0x08006083
 8005cb0:	080060a7 	.word	0x080060a7
 8005cb4:	20000310 	.word	0x20000310

08005cb8 <stdio_exit_handler>:
 8005cb8:	4a02      	ldr	r2, [pc, #8]	@ (8005cc4 <stdio_exit_handler+0xc>)
 8005cba:	4903      	ldr	r1, [pc, #12]	@ (8005cc8 <stdio_exit_handler+0x10>)
 8005cbc:	4803      	ldr	r0, [pc, #12]	@ (8005ccc <stdio_exit_handler+0x14>)
 8005cbe:	f000 b869 	b.w	8005d94 <_fwalk_sglue>
 8005cc2:	bf00      	nop
 8005cc4:	2000005c 	.word	0x2000005c
 8005cc8:	08006b79 	.word	0x08006b79
 8005ccc:	2000006c 	.word	0x2000006c

08005cd0 <cleanup_stdio>:
 8005cd0:	6841      	ldr	r1, [r0, #4]
 8005cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8005d04 <cleanup_stdio+0x34>)
 8005cd4:	4299      	cmp	r1, r3
 8005cd6:	b510      	push	{r4, lr}
 8005cd8:	4604      	mov	r4, r0
 8005cda:	d001      	beq.n	8005ce0 <cleanup_stdio+0x10>
 8005cdc:	f000 ff4c 	bl	8006b78 <_fflush_r>
 8005ce0:	68a1      	ldr	r1, [r4, #8]
 8005ce2:	4b09      	ldr	r3, [pc, #36]	@ (8005d08 <cleanup_stdio+0x38>)
 8005ce4:	4299      	cmp	r1, r3
 8005ce6:	d002      	beq.n	8005cee <cleanup_stdio+0x1e>
 8005ce8:	4620      	mov	r0, r4
 8005cea:	f000 ff45 	bl	8006b78 <_fflush_r>
 8005cee:	68e1      	ldr	r1, [r4, #12]
 8005cf0:	4b06      	ldr	r3, [pc, #24]	@ (8005d0c <cleanup_stdio+0x3c>)
 8005cf2:	4299      	cmp	r1, r3
 8005cf4:	d004      	beq.n	8005d00 <cleanup_stdio+0x30>
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cfc:	f000 bf3c 	b.w	8006b78 <_fflush_r>
 8005d00:	bd10      	pop	{r4, pc}
 8005d02:	bf00      	nop
 8005d04:	20000310 	.word	0x20000310
 8005d08:	20000378 	.word	0x20000378
 8005d0c:	200003e0 	.word	0x200003e0

08005d10 <global_stdio_init.part.0>:
 8005d10:	b510      	push	{r4, lr}
 8005d12:	4b0b      	ldr	r3, [pc, #44]	@ (8005d40 <global_stdio_init.part.0+0x30>)
 8005d14:	4c0b      	ldr	r4, [pc, #44]	@ (8005d44 <global_stdio_init.part.0+0x34>)
 8005d16:	4a0c      	ldr	r2, [pc, #48]	@ (8005d48 <global_stdio_init.part.0+0x38>)
 8005d18:	601a      	str	r2, [r3, #0]
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	2104      	movs	r1, #4
 8005d20:	f7ff ff94 	bl	8005c4c <std>
 8005d24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005d28:	2201      	movs	r2, #1
 8005d2a:	2109      	movs	r1, #9
 8005d2c:	f7ff ff8e 	bl	8005c4c <std>
 8005d30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005d34:	2202      	movs	r2, #2
 8005d36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d3a:	2112      	movs	r1, #18
 8005d3c:	f7ff bf86 	b.w	8005c4c <std>
 8005d40:	20000448 	.word	0x20000448
 8005d44:	20000310 	.word	0x20000310
 8005d48:	08005cb9 	.word	0x08005cb9

08005d4c <__sfp_lock_acquire>:
 8005d4c:	4801      	ldr	r0, [pc, #4]	@ (8005d54 <__sfp_lock_acquire+0x8>)
 8005d4e:	f000 babc 	b.w	80062ca <__retarget_lock_acquire_recursive>
 8005d52:	bf00      	nop
 8005d54:	20000451 	.word	0x20000451

08005d58 <__sfp_lock_release>:
 8005d58:	4801      	ldr	r0, [pc, #4]	@ (8005d60 <__sfp_lock_release+0x8>)
 8005d5a:	f000 bab7 	b.w	80062cc <__retarget_lock_release_recursive>
 8005d5e:	bf00      	nop
 8005d60:	20000451 	.word	0x20000451

08005d64 <__sinit>:
 8005d64:	b510      	push	{r4, lr}
 8005d66:	4604      	mov	r4, r0
 8005d68:	f7ff fff0 	bl	8005d4c <__sfp_lock_acquire>
 8005d6c:	6a23      	ldr	r3, [r4, #32]
 8005d6e:	b11b      	cbz	r3, 8005d78 <__sinit+0x14>
 8005d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d74:	f7ff bff0 	b.w	8005d58 <__sfp_lock_release>
 8005d78:	4b04      	ldr	r3, [pc, #16]	@ (8005d8c <__sinit+0x28>)
 8005d7a:	6223      	str	r3, [r4, #32]
 8005d7c:	4b04      	ldr	r3, [pc, #16]	@ (8005d90 <__sinit+0x2c>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1f5      	bne.n	8005d70 <__sinit+0xc>
 8005d84:	f7ff ffc4 	bl	8005d10 <global_stdio_init.part.0>
 8005d88:	e7f2      	b.n	8005d70 <__sinit+0xc>
 8005d8a:	bf00      	nop
 8005d8c:	08005cd1 	.word	0x08005cd1
 8005d90:	20000448 	.word	0x20000448

08005d94 <_fwalk_sglue>:
 8005d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d98:	4607      	mov	r7, r0
 8005d9a:	4688      	mov	r8, r1
 8005d9c:	4614      	mov	r4, r2
 8005d9e:	2600      	movs	r6, #0
 8005da0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005da4:	f1b9 0901 	subs.w	r9, r9, #1
 8005da8:	d505      	bpl.n	8005db6 <_fwalk_sglue+0x22>
 8005daa:	6824      	ldr	r4, [r4, #0]
 8005dac:	2c00      	cmp	r4, #0
 8005dae:	d1f7      	bne.n	8005da0 <_fwalk_sglue+0xc>
 8005db0:	4630      	mov	r0, r6
 8005db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005db6:	89ab      	ldrh	r3, [r5, #12]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d907      	bls.n	8005dcc <_fwalk_sglue+0x38>
 8005dbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	d003      	beq.n	8005dcc <_fwalk_sglue+0x38>
 8005dc4:	4629      	mov	r1, r5
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	47c0      	blx	r8
 8005dca:	4306      	orrs	r6, r0
 8005dcc:	3568      	adds	r5, #104	@ 0x68
 8005dce:	e7e9      	b.n	8005da4 <_fwalk_sglue+0x10>

08005dd0 <iprintf>:
 8005dd0:	b40f      	push	{r0, r1, r2, r3}
 8005dd2:	b507      	push	{r0, r1, r2, lr}
 8005dd4:	4906      	ldr	r1, [pc, #24]	@ (8005df0 <iprintf+0x20>)
 8005dd6:	ab04      	add	r3, sp, #16
 8005dd8:	6808      	ldr	r0, [r1, #0]
 8005dda:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dde:	6881      	ldr	r1, [r0, #8]
 8005de0:	9301      	str	r3, [sp, #4]
 8005de2:	f000 fb9f 	bl	8006524 <_vfiprintf_r>
 8005de6:	b003      	add	sp, #12
 8005de8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005dec:	b004      	add	sp, #16
 8005dee:	4770      	bx	lr
 8005df0:	20000068 	.word	0x20000068

08005df4 <_puts_r>:
 8005df4:	6a03      	ldr	r3, [r0, #32]
 8005df6:	b570      	push	{r4, r5, r6, lr}
 8005df8:	6884      	ldr	r4, [r0, #8]
 8005dfa:	4605      	mov	r5, r0
 8005dfc:	460e      	mov	r6, r1
 8005dfe:	b90b      	cbnz	r3, 8005e04 <_puts_r+0x10>
 8005e00:	f7ff ffb0 	bl	8005d64 <__sinit>
 8005e04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e06:	07db      	lsls	r3, r3, #31
 8005e08:	d405      	bmi.n	8005e16 <_puts_r+0x22>
 8005e0a:	89a3      	ldrh	r3, [r4, #12]
 8005e0c:	0598      	lsls	r0, r3, #22
 8005e0e:	d402      	bmi.n	8005e16 <_puts_r+0x22>
 8005e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e12:	f000 fa5a 	bl	80062ca <__retarget_lock_acquire_recursive>
 8005e16:	89a3      	ldrh	r3, [r4, #12]
 8005e18:	0719      	lsls	r1, r3, #28
 8005e1a:	d502      	bpl.n	8005e22 <_puts_r+0x2e>
 8005e1c:	6923      	ldr	r3, [r4, #16]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d135      	bne.n	8005e8e <_puts_r+0x9a>
 8005e22:	4621      	mov	r1, r4
 8005e24:	4628      	mov	r0, r5
 8005e26:	f000 f981 	bl	800612c <__swsetup_r>
 8005e2a:	b380      	cbz	r0, 8005e8e <_puts_r+0x9a>
 8005e2c:	f04f 35ff 	mov.w	r5, #4294967295
 8005e30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e32:	07da      	lsls	r2, r3, #31
 8005e34:	d405      	bmi.n	8005e42 <_puts_r+0x4e>
 8005e36:	89a3      	ldrh	r3, [r4, #12]
 8005e38:	059b      	lsls	r3, r3, #22
 8005e3a:	d402      	bmi.n	8005e42 <_puts_r+0x4e>
 8005e3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e3e:	f000 fa45 	bl	80062cc <__retarget_lock_release_recursive>
 8005e42:	4628      	mov	r0, r5
 8005e44:	bd70      	pop	{r4, r5, r6, pc}
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	da04      	bge.n	8005e54 <_puts_r+0x60>
 8005e4a:	69a2      	ldr	r2, [r4, #24]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	dc17      	bgt.n	8005e80 <_puts_r+0x8c>
 8005e50:	290a      	cmp	r1, #10
 8005e52:	d015      	beq.n	8005e80 <_puts_r+0x8c>
 8005e54:	6823      	ldr	r3, [r4, #0]
 8005e56:	1c5a      	adds	r2, r3, #1
 8005e58:	6022      	str	r2, [r4, #0]
 8005e5a:	7019      	strb	r1, [r3, #0]
 8005e5c:	68a3      	ldr	r3, [r4, #8]
 8005e5e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005e62:	3b01      	subs	r3, #1
 8005e64:	60a3      	str	r3, [r4, #8]
 8005e66:	2900      	cmp	r1, #0
 8005e68:	d1ed      	bne.n	8005e46 <_puts_r+0x52>
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	da11      	bge.n	8005e92 <_puts_r+0x9e>
 8005e6e:	4622      	mov	r2, r4
 8005e70:	210a      	movs	r1, #10
 8005e72:	4628      	mov	r0, r5
 8005e74:	f000 f91b 	bl	80060ae <__swbuf_r>
 8005e78:	3001      	adds	r0, #1
 8005e7a:	d0d7      	beq.n	8005e2c <_puts_r+0x38>
 8005e7c:	250a      	movs	r5, #10
 8005e7e:	e7d7      	b.n	8005e30 <_puts_r+0x3c>
 8005e80:	4622      	mov	r2, r4
 8005e82:	4628      	mov	r0, r5
 8005e84:	f000 f913 	bl	80060ae <__swbuf_r>
 8005e88:	3001      	adds	r0, #1
 8005e8a:	d1e7      	bne.n	8005e5c <_puts_r+0x68>
 8005e8c:	e7ce      	b.n	8005e2c <_puts_r+0x38>
 8005e8e:	3e01      	subs	r6, #1
 8005e90:	e7e4      	b.n	8005e5c <_puts_r+0x68>
 8005e92:	6823      	ldr	r3, [r4, #0]
 8005e94:	1c5a      	adds	r2, r3, #1
 8005e96:	6022      	str	r2, [r4, #0]
 8005e98:	220a      	movs	r2, #10
 8005e9a:	701a      	strb	r2, [r3, #0]
 8005e9c:	e7ee      	b.n	8005e7c <_puts_r+0x88>
	...

08005ea0 <puts>:
 8005ea0:	4b02      	ldr	r3, [pc, #8]	@ (8005eac <puts+0xc>)
 8005ea2:	4601      	mov	r1, r0
 8005ea4:	6818      	ldr	r0, [r3, #0]
 8005ea6:	f7ff bfa5 	b.w	8005df4 <_puts_r>
 8005eaa:	bf00      	nop
 8005eac:	20000068 	.word	0x20000068

08005eb0 <setbuf>:
 8005eb0:	fab1 f281 	clz	r2, r1
 8005eb4:	0952      	lsrs	r2, r2, #5
 8005eb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005eba:	0052      	lsls	r2, r2, #1
 8005ebc:	f000 b800 	b.w	8005ec0 <setvbuf>

08005ec0 <setvbuf>:
 8005ec0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005ec4:	461d      	mov	r5, r3
 8005ec6:	4b57      	ldr	r3, [pc, #348]	@ (8006024 <setvbuf+0x164>)
 8005ec8:	681f      	ldr	r7, [r3, #0]
 8005eca:	4604      	mov	r4, r0
 8005ecc:	460e      	mov	r6, r1
 8005ece:	4690      	mov	r8, r2
 8005ed0:	b127      	cbz	r7, 8005edc <setvbuf+0x1c>
 8005ed2:	6a3b      	ldr	r3, [r7, #32]
 8005ed4:	b913      	cbnz	r3, 8005edc <setvbuf+0x1c>
 8005ed6:	4638      	mov	r0, r7
 8005ed8:	f7ff ff44 	bl	8005d64 <__sinit>
 8005edc:	f1b8 0f02 	cmp.w	r8, #2
 8005ee0:	d006      	beq.n	8005ef0 <setvbuf+0x30>
 8005ee2:	f1b8 0f01 	cmp.w	r8, #1
 8005ee6:	f200 809a 	bhi.w	800601e <setvbuf+0x15e>
 8005eea:	2d00      	cmp	r5, #0
 8005eec:	f2c0 8097 	blt.w	800601e <setvbuf+0x15e>
 8005ef0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ef2:	07d9      	lsls	r1, r3, #31
 8005ef4:	d405      	bmi.n	8005f02 <setvbuf+0x42>
 8005ef6:	89a3      	ldrh	r3, [r4, #12]
 8005ef8:	059a      	lsls	r2, r3, #22
 8005efa:	d402      	bmi.n	8005f02 <setvbuf+0x42>
 8005efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005efe:	f000 f9e4 	bl	80062ca <__retarget_lock_acquire_recursive>
 8005f02:	4621      	mov	r1, r4
 8005f04:	4638      	mov	r0, r7
 8005f06:	f000 fe37 	bl	8006b78 <_fflush_r>
 8005f0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f0c:	b141      	cbz	r1, 8005f20 <setvbuf+0x60>
 8005f0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f12:	4299      	cmp	r1, r3
 8005f14:	d002      	beq.n	8005f1c <setvbuf+0x5c>
 8005f16:	4638      	mov	r0, r7
 8005f18:	f000 f9da 	bl	80062d0 <_free_r>
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f20:	2300      	movs	r3, #0
 8005f22:	61a3      	str	r3, [r4, #24]
 8005f24:	6063      	str	r3, [r4, #4]
 8005f26:	89a3      	ldrh	r3, [r4, #12]
 8005f28:	061b      	lsls	r3, r3, #24
 8005f2a:	d503      	bpl.n	8005f34 <setvbuf+0x74>
 8005f2c:	6921      	ldr	r1, [r4, #16]
 8005f2e:	4638      	mov	r0, r7
 8005f30:	f000 f9ce 	bl	80062d0 <_free_r>
 8005f34:	89a3      	ldrh	r3, [r4, #12]
 8005f36:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005f3a:	f023 0303 	bic.w	r3, r3, #3
 8005f3e:	f1b8 0f02 	cmp.w	r8, #2
 8005f42:	81a3      	strh	r3, [r4, #12]
 8005f44:	d061      	beq.n	800600a <setvbuf+0x14a>
 8005f46:	ab01      	add	r3, sp, #4
 8005f48:	466a      	mov	r2, sp
 8005f4a:	4621      	mov	r1, r4
 8005f4c:	4638      	mov	r0, r7
 8005f4e:	f000 fe3b 	bl	8006bc8 <__swhatbuf_r>
 8005f52:	89a3      	ldrh	r3, [r4, #12]
 8005f54:	4318      	orrs	r0, r3
 8005f56:	81a0      	strh	r0, [r4, #12]
 8005f58:	bb2d      	cbnz	r5, 8005fa6 <setvbuf+0xe6>
 8005f5a:	9d00      	ldr	r5, [sp, #0]
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	f000 fa01 	bl	8006364 <malloc>
 8005f62:	4606      	mov	r6, r0
 8005f64:	2800      	cmp	r0, #0
 8005f66:	d152      	bne.n	800600e <setvbuf+0x14e>
 8005f68:	f8dd 9000 	ldr.w	r9, [sp]
 8005f6c:	45a9      	cmp	r9, r5
 8005f6e:	d140      	bne.n	8005ff2 <setvbuf+0x132>
 8005f70:	f04f 35ff 	mov.w	r5, #4294967295
 8005f74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f78:	f043 0202 	orr.w	r2, r3, #2
 8005f7c:	81a2      	strh	r2, [r4, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	60a2      	str	r2, [r4, #8]
 8005f82:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005f86:	6022      	str	r2, [r4, #0]
 8005f88:	6122      	str	r2, [r4, #16]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	6162      	str	r2, [r4, #20]
 8005f8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f90:	07d6      	lsls	r6, r2, #31
 8005f92:	d404      	bmi.n	8005f9e <setvbuf+0xde>
 8005f94:	0598      	lsls	r0, r3, #22
 8005f96:	d402      	bmi.n	8005f9e <setvbuf+0xde>
 8005f98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f9a:	f000 f997 	bl	80062cc <__retarget_lock_release_recursive>
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	b003      	add	sp, #12
 8005fa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005fa6:	2e00      	cmp	r6, #0
 8005fa8:	d0d8      	beq.n	8005f5c <setvbuf+0x9c>
 8005faa:	6a3b      	ldr	r3, [r7, #32]
 8005fac:	b913      	cbnz	r3, 8005fb4 <setvbuf+0xf4>
 8005fae:	4638      	mov	r0, r7
 8005fb0:	f7ff fed8 	bl	8005d64 <__sinit>
 8005fb4:	f1b8 0f01 	cmp.w	r8, #1
 8005fb8:	bf08      	it	eq
 8005fba:	89a3      	ldrheq	r3, [r4, #12]
 8005fbc:	6026      	str	r6, [r4, #0]
 8005fbe:	bf04      	itt	eq
 8005fc0:	f043 0301 	orreq.w	r3, r3, #1
 8005fc4:	81a3      	strheq	r3, [r4, #12]
 8005fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fca:	f013 0208 	ands.w	r2, r3, #8
 8005fce:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005fd2:	d01e      	beq.n	8006012 <setvbuf+0x152>
 8005fd4:	07d9      	lsls	r1, r3, #31
 8005fd6:	bf41      	itttt	mi
 8005fd8:	2200      	movmi	r2, #0
 8005fda:	426d      	negmi	r5, r5
 8005fdc:	60a2      	strmi	r2, [r4, #8]
 8005fde:	61a5      	strmi	r5, [r4, #24]
 8005fe0:	bf58      	it	pl
 8005fe2:	60a5      	strpl	r5, [r4, #8]
 8005fe4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005fe6:	07d2      	lsls	r2, r2, #31
 8005fe8:	d401      	bmi.n	8005fee <setvbuf+0x12e>
 8005fea:	059b      	lsls	r3, r3, #22
 8005fec:	d513      	bpl.n	8006016 <setvbuf+0x156>
 8005fee:	2500      	movs	r5, #0
 8005ff0:	e7d5      	b.n	8005f9e <setvbuf+0xde>
 8005ff2:	4648      	mov	r0, r9
 8005ff4:	f000 f9b6 	bl	8006364 <malloc>
 8005ff8:	4606      	mov	r6, r0
 8005ffa:	2800      	cmp	r0, #0
 8005ffc:	d0b8      	beq.n	8005f70 <setvbuf+0xb0>
 8005ffe:	89a3      	ldrh	r3, [r4, #12]
 8006000:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006004:	81a3      	strh	r3, [r4, #12]
 8006006:	464d      	mov	r5, r9
 8006008:	e7cf      	b.n	8005faa <setvbuf+0xea>
 800600a:	2500      	movs	r5, #0
 800600c:	e7b2      	b.n	8005f74 <setvbuf+0xb4>
 800600e:	46a9      	mov	r9, r5
 8006010:	e7f5      	b.n	8005ffe <setvbuf+0x13e>
 8006012:	60a2      	str	r2, [r4, #8]
 8006014:	e7e6      	b.n	8005fe4 <setvbuf+0x124>
 8006016:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006018:	f000 f958 	bl	80062cc <__retarget_lock_release_recursive>
 800601c:	e7e7      	b.n	8005fee <setvbuf+0x12e>
 800601e:	f04f 35ff 	mov.w	r5, #4294967295
 8006022:	e7bc      	b.n	8005f9e <setvbuf+0xde>
 8006024:	20000068 	.word	0x20000068

08006028 <__sread>:
 8006028:	b510      	push	{r4, lr}
 800602a:	460c      	mov	r4, r1
 800602c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006030:	f000 f8fc 	bl	800622c <_read_r>
 8006034:	2800      	cmp	r0, #0
 8006036:	bfab      	itete	ge
 8006038:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800603a:	89a3      	ldrhlt	r3, [r4, #12]
 800603c:	181b      	addge	r3, r3, r0
 800603e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006042:	bfac      	ite	ge
 8006044:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006046:	81a3      	strhlt	r3, [r4, #12]
 8006048:	bd10      	pop	{r4, pc}

0800604a <__swrite>:
 800604a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800604e:	461f      	mov	r7, r3
 8006050:	898b      	ldrh	r3, [r1, #12]
 8006052:	05db      	lsls	r3, r3, #23
 8006054:	4605      	mov	r5, r0
 8006056:	460c      	mov	r4, r1
 8006058:	4616      	mov	r6, r2
 800605a:	d505      	bpl.n	8006068 <__swrite+0x1e>
 800605c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006060:	2302      	movs	r3, #2
 8006062:	2200      	movs	r2, #0
 8006064:	f000 f8d0 	bl	8006208 <_lseek_r>
 8006068:	89a3      	ldrh	r3, [r4, #12]
 800606a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800606e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006072:	81a3      	strh	r3, [r4, #12]
 8006074:	4632      	mov	r2, r6
 8006076:	463b      	mov	r3, r7
 8006078:	4628      	mov	r0, r5
 800607a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800607e:	f000 b8e7 	b.w	8006250 <_write_r>

08006082 <__sseek>:
 8006082:	b510      	push	{r4, lr}
 8006084:	460c      	mov	r4, r1
 8006086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800608a:	f000 f8bd 	bl	8006208 <_lseek_r>
 800608e:	1c43      	adds	r3, r0, #1
 8006090:	89a3      	ldrh	r3, [r4, #12]
 8006092:	bf15      	itete	ne
 8006094:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006096:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800609a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800609e:	81a3      	strheq	r3, [r4, #12]
 80060a0:	bf18      	it	ne
 80060a2:	81a3      	strhne	r3, [r4, #12]
 80060a4:	bd10      	pop	{r4, pc}

080060a6 <__sclose>:
 80060a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060aa:	f000 b89d 	b.w	80061e8 <_close_r>

080060ae <__swbuf_r>:
 80060ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060b0:	460e      	mov	r6, r1
 80060b2:	4614      	mov	r4, r2
 80060b4:	4605      	mov	r5, r0
 80060b6:	b118      	cbz	r0, 80060c0 <__swbuf_r+0x12>
 80060b8:	6a03      	ldr	r3, [r0, #32]
 80060ba:	b90b      	cbnz	r3, 80060c0 <__swbuf_r+0x12>
 80060bc:	f7ff fe52 	bl	8005d64 <__sinit>
 80060c0:	69a3      	ldr	r3, [r4, #24]
 80060c2:	60a3      	str	r3, [r4, #8]
 80060c4:	89a3      	ldrh	r3, [r4, #12]
 80060c6:	071a      	lsls	r2, r3, #28
 80060c8:	d501      	bpl.n	80060ce <__swbuf_r+0x20>
 80060ca:	6923      	ldr	r3, [r4, #16]
 80060cc:	b943      	cbnz	r3, 80060e0 <__swbuf_r+0x32>
 80060ce:	4621      	mov	r1, r4
 80060d0:	4628      	mov	r0, r5
 80060d2:	f000 f82b 	bl	800612c <__swsetup_r>
 80060d6:	b118      	cbz	r0, 80060e0 <__swbuf_r+0x32>
 80060d8:	f04f 37ff 	mov.w	r7, #4294967295
 80060dc:	4638      	mov	r0, r7
 80060de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060e0:	6823      	ldr	r3, [r4, #0]
 80060e2:	6922      	ldr	r2, [r4, #16]
 80060e4:	1a98      	subs	r0, r3, r2
 80060e6:	6963      	ldr	r3, [r4, #20]
 80060e8:	b2f6      	uxtb	r6, r6
 80060ea:	4283      	cmp	r3, r0
 80060ec:	4637      	mov	r7, r6
 80060ee:	dc05      	bgt.n	80060fc <__swbuf_r+0x4e>
 80060f0:	4621      	mov	r1, r4
 80060f2:	4628      	mov	r0, r5
 80060f4:	f000 fd40 	bl	8006b78 <_fflush_r>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	d1ed      	bne.n	80060d8 <__swbuf_r+0x2a>
 80060fc:	68a3      	ldr	r3, [r4, #8]
 80060fe:	3b01      	subs	r3, #1
 8006100:	60a3      	str	r3, [r4, #8]
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	1c5a      	adds	r2, r3, #1
 8006106:	6022      	str	r2, [r4, #0]
 8006108:	701e      	strb	r6, [r3, #0]
 800610a:	6962      	ldr	r2, [r4, #20]
 800610c:	1c43      	adds	r3, r0, #1
 800610e:	429a      	cmp	r2, r3
 8006110:	d004      	beq.n	800611c <__swbuf_r+0x6e>
 8006112:	89a3      	ldrh	r3, [r4, #12]
 8006114:	07db      	lsls	r3, r3, #31
 8006116:	d5e1      	bpl.n	80060dc <__swbuf_r+0x2e>
 8006118:	2e0a      	cmp	r6, #10
 800611a:	d1df      	bne.n	80060dc <__swbuf_r+0x2e>
 800611c:	4621      	mov	r1, r4
 800611e:	4628      	mov	r0, r5
 8006120:	f000 fd2a 	bl	8006b78 <_fflush_r>
 8006124:	2800      	cmp	r0, #0
 8006126:	d0d9      	beq.n	80060dc <__swbuf_r+0x2e>
 8006128:	e7d6      	b.n	80060d8 <__swbuf_r+0x2a>
	...

0800612c <__swsetup_r>:
 800612c:	b538      	push	{r3, r4, r5, lr}
 800612e:	4b29      	ldr	r3, [pc, #164]	@ (80061d4 <__swsetup_r+0xa8>)
 8006130:	4605      	mov	r5, r0
 8006132:	6818      	ldr	r0, [r3, #0]
 8006134:	460c      	mov	r4, r1
 8006136:	b118      	cbz	r0, 8006140 <__swsetup_r+0x14>
 8006138:	6a03      	ldr	r3, [r0, #32]
 800613a:	b90b      	cbnz	r3, 8006140 <__swsetup_r+0x14>
 800613c:	f7ff fe12 	bl	8005d64 <__sinit>
 8006140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006144:	0719      	lsls	r1, r3, #28
 8006146:	d422      	bmi.n	800618e <__swsetup_r+0x62>
 8006148:	06da      	lsls	r2, r3, #27
 800614a:	d407      	bmi.n	800615c <__swsetup_r+0x30>
 800614c:	2209      	movs	r2, #9
 800614e:	602a      	str	r2, [r5, #0]
 8006150:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006154:	81a3      	strh	r3, [r4, #12]
 8006156:	f04f 30ff 	mov.w	r0, #4294967295
 800615a:	e033      	b.n	80061c4 <__swsetup_r+0x98>
 800615c:	0758      	lsls	r0, r3, #29
 800615e:	d512      	bpl.n	8006186 <__swsetup_r+0x5a>
 8006160:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006162:	b141      	cbz	r1, 8006176 <__swsetup_r+0x4a>
 8006164:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006168:	4299      	cmp	r1, r3
 800616a:	d002      	beq.n	8006172 <__swsetup_r+0x46>
 800616c:	4628      	mov	r0, r5
 800616e:	f000 f8af 	bl	80062d0 <_free_r>
 8006172:	2300      	movs	r3, #0
 8006174:	6363      	str	r3, [r4, #52]	@ 0x34
 8006176:	89a3      	ldrh	r3, [r4, #12]
 8006178:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800617c:	81a3      	strh	r3, [r4, #12]
 800617e:	2300      	movs	r3, #0
 8006180:	6063      	str	r3, [r4, #4]
 8006182:	6923      	ldr	r3, [r4, #16]
 8006184:	6023      	str	r3, [r4, #0]
 8006186:	89a3      	ldrh	r3, [r4, #12]
 8006188:	f043 0308 	orr.w	r3, r3, #8
 800618c:	81a3      	strh	r3, [r4, #12]
 800618e:	6923      	ldr	r3, [r4, #16]
 8006190:	b94b      	cbnz	r3, 80061a6 <__swsetup_r+0x7a>
 8006192:	89a3      	ldrh	r3, [r4, #12]
 8006194:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006198:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800619c:	d003      	beq.n	80061a6 <__swsetup_r+0x7a>
 800619e:	4621      	mov	r1, r4
 80061a0:	4628      	mov	r0, r5
 80061a2:	f000 fd37 	bl	8006c14 <__smakebuf_r>
 80061a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061aa:	f013 0201 	ands.w	r2, r3, #1
 80061ae:	d00a      	beq.n	80061c6 <__swsetup_r+0x9a>
 80061b0:	2200      	movs	r2, #0
 80061b2:	60a2      	str	r2, [r4, #8]
 80061b4:	6962      	ldr	r2, [r4, #20]
 80061b6:	4252      	negs	r2, r2
 80061b8:	61a2      	str	r2, [r4, #24]
 80061ba:	6922      	ldr	r2, [r4, #16]
 80061bc:	b942      	cbnz	r2, 80061d0 <__swsetup_r+0xa4>
 80061be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80061c2:	d1c5      	bne.n	8006150 <__swsetup_r+0x24>
 80061c4:	bd38      	pop	{r3, r4, r5, pc}
 80061c6:	0799      	lsls	r1, r3, #30
 80061c8:	bf58      	it	pl
 80061ca:	6962      	ldrpl	r2, [r4, #20]
 80061cc:	60a2      	str	r2, [r4, #8]
 80061ce:	e7f4      	b.n	80061ba <__swsetup_r+0x8e>
 80061d0:	2000      	movs	r0, #0
 80061d2:	e7f7      	b.n	80061c4 <__swsetup_r+0x98>
 80061d4:	20000068 	.word	0x20000068

080061d8 <memset>:
 80061d8:	4402      	add	r2, r0
 80061da:	4603      	mov	r3, r0
 80061dc:	4293      	cmp	r3, r2
 80061de:	d100      	bne.n	80061e2 <memset+0xa>
 80061e0:	4770      	bx	lr
 80061e2:	f803 1b01 	strb.w	r1, [r3], #1
 80061e6:	e7f9      	b.n	80061dc <memset+0x4>

080061e8 <_close_r>:
 80061e8:	b538      	push	{r3, r4, r5, lr}
 80061ea:	4d06      	ldr	r5, [pc, #24]	@ (8006204 <_close_r+0x1c>)
 80061ec:	2300      	movs	r3, #0
 80061ee:	4604      	mov	r4, r0
 80061f0:	4608      	mov	r0, r1
 80061f2:	602b      	str	r3, [r5, #0]
 80061f4:	f7fa fecb 	bl	8000f8e <_close>
 80061f8:	1c43      	adds	r3, r0, #1
 80061fa:	d102      	bne.n	8006202 <_close_r+0x1a>
 80061fc:	682b      	ldr	r3, [r5, #0]
 80061fe:	b103      	cbz	r3, 8006202 <_close_r+0x1a>
 8006200:	6023      	str	r3, [r4, #0]
 8006202:	bd38      	pop	{r3, r4, r5, pc}
 8006204:	2000044c 	.word	0x2000044c

08006208 <_lseek_r>:
 8006208:	b538      	push	{r3, r4, r5, lr}
 800620a:	4d07      	ldr	r5, [pc, #28]	@ (8006228 <_lseek_r+0x20>)
 800620c:	4604      	mov	r4, r0
 800620e:	4608      	mov	r0, r1
 8006210:	4611      	mov	r1, r2
 8006212:	2200      	movs	r2, #0
 8006214:	602a      	str	r2, [r5, #0]
 8006216:	461a      	mov	r2, r3
 8006218:	f7fa fee0 	bl	8000fdc <_lseek>
 800621c:	1c43      	adds	r3, r0, #1
 800621e:	d102      	bne.n	8006226 <_lseek_r+0x1e>
 8006220:	682b      	ldr	r3, [r5, #0]
 8006222:	b103      	cbz	r3, 8006226 <_lseek_r+0x1e>
 8006224:	6023      	str	r3, [r4, #0]
 8006226:	bd38      	pop	{r3, r4, r5, pc}
 8006228:	2000044c 	.word	0x2000044c

0800622c <_read_r>:
 800622c:	b538      	push	{r3, r4, r5, lr}
 800622e:	4d07      	ldr	r5, [pc, #28]	@ (800624c <_read_r+0x20>)
 8006230:	4604      	mov	r4, r0
 8006232:	4608      	mov	r0, r1
 8006234:	4611      	mov	r1, r2
 8006236:	2200      	movs	r2, #0
 8006238:	602a      	str	r2, [r5, #0]
 800623a:	461a      	mov	r2, r3
 800623c:	f7fa fe6e 	bl	8000f1c <_read>
 8006240:	1c43      	adds	r3, r0, #1
 8006242:	d102      	bne.n	800624a <_read_r+0x1e>
 8006244:	682b      	ldr	r3, [r5, #0]
 8006246:	b103      	cbz	r3, 800624a <_read_r+0x1e>
 8006248:	6023      	str	r3, [r4, #0]
 800624a:	bd38      	pop	{r3, r4, r5, pc}
 800624c:	2000044c 	.word	0x2000044c

08006250 <_write_r>:
 8006250:	b538      	push	{r3, r4, r5, lr}
 8006252:	4d07      	ldr	r5, [pc, #28]	@ (8006270 <_write_r+0x20>)
 8006254:	4604      	mov	r4, r0
 8006256:	4608      	mov	r0, r1
 8006258:	4611      	mov	r1, r2
 800625a:	2200      	movs	r2, #0
 800625c:	602a      	str	r2, [r5, #0]
 800625e:	461a      	mov	r2, r3
 8006260:	f7fa fe79 	bl	8000f56 <_write>
 8006264:	1c43      	adds	r3, r0, #1
 8006266:	d102      	bne.n	800626e <_write_r+0x1e>
 8006268:	682b      	ldr	r3, [r5, #0]
 800626a:	b103      	cbz	r3, 800626e <_write_r+0x1e>
 800626c:	6023      	str	r3, [r4, #0]
 800626e:	bd38      	pop	{r3, r4, r5, pc}
 8006270:	2000044c 	.word	0x2000044c

08006274 <__errno>:
 8006274:	4b01      	ldr	r3, [pc, #4]	@ (800627c <__errno+0x8>)
 8006276:	6818      	ldr	r0, [r3, #0]
 8006278:	4770      	bx	lr
 800627a:	bf00      	nop
 800627c:	20000068 	.word	0x20000068

08006280 <__libc_init_array>:
 8006280:	b570      	push	{r4, r5, r6, lr}
 8006282:	4d0d      	ldr	r5, [pc, #52]	@ (80062b8 <__libc_init_array+0x38>)
 8006284:	4c0d      	ldr	r4, [pc, #52]	@ (80062bc <__libc_init_array+0x3c>)
 8006286:	1b64      	subs	r4, r4, r5
 8006288:	10a4      	asrs	r4, r4, #2
 800628a:	2600      	movs	r6, #0
 800628c:	42a6      	cmp	r6, r4
 800628e:	d109      	bne.n	80062a4 <__libc_init_array+0x24>
 8006290:	4d0b      	ldr	r5, [pc, #44]	@ (80062c0 <__libc_init_array+0x40>)
 8006292:	4c0c      	ldr	r4, [pc, #48]	@ (80062c4 <__libc_init_array+0x44>)
 8006294:	f000 fd2c 	bl	8006cf0 <_init>
 8006298:	1b64      	subs	r4, r4, r5
 800629a:	10a4      	asrs	r4, r4, #2
 800629c:	2600      	movs	r6, #0
 800629e:	42a6      	cmp	r6, r4
 80062a0:	d105      	bne.n	80062ae <__libc_init_array+0x2e>
 80062a2:	bd70      	pop	{r4, r5, r6, pc}
 80062a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80062a8:	4798      	blx	r3
 80062aa:	3601      	adds	r6, #1
 80062ac:	e7ee      	b.n	800628c <__libc_init_array+0xc>
 80062ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80062b2:	4798      	blx	r3
 80062b4:	3601      	adds	r6, #1
 80062b6:	e7f2      	b.n	800629e <__libc_init_array+0x1e>
 80062b8:	0800716c 	.word	0x0800716c
 80062bc:	0800716c 	.word	0x0800716c
 80062c0:	0800716c 	.word	0x0800716c
 80062c4:	08007170 	.word	0x08007170

080062c8 <__retarget_lock_init_recursive>:
 80062c8:	4770      	bx	lr

080062ca <__retarget_lock_acquire_recursive>:
 80062ca:	4770      	bx	lr

080062cc <__retarget_lock_release_recursive>:
 80062cc:	4770      	bx	lr
	...

080062d0 <_free_r>:
 80062d0:	b538      	push	{r3, r4, r5, lr}
 80062d2:	4605      	mov	r5, r0
 80062d4:	2900      	cmp	r1, #0
 80062d6:	d041      	beq.n	800635c <_free_r+0x8c>
 80062d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062dc:	1f0c      	subs	r4, r1, #4
 80062de:	2b00      	cmp	r3, #0
 80062e0:	bfb8      	it	lt
 80062e2:	18e4      	addlt	r4, r4, r3
 80062e4:	f000 f8e8 	bl	80064b8 <__malloc_lock>
 80062e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006360 <_free_r+0x90>)
 80062ea:	6813      	ldr	r3, [r2, #0]
 80062ec:	b933      	cbnz	r3, 80062fc <_free_r+0x2c>
 80062ee:	6063      	str	r3, [r4, #4]
 80062f0:	6014      	str	r4, [r2, #0]
 80062f2:	4628      	mov	r0, r5
 80062f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062f8:	f000 b8e4 	b.w	80064c4 <__malloc_unlock>
 80062fc:	42a3      	cmp	r3, r4
 80062fe:	d908      	bls.n	8006312 <_free_r+0x42>
 8006300:	6820      	ldr	r0, [r4, #0]
 8006302:	1821      	adds	r1, r4, r0
 8006304:	428b      	cmp	r3, r1
 8006306:	bf01      	itttt	eq
 8006308:	6819      	ldreq	r1, [r3, #0]
 800630a:	685b      	ldreq	r3, [r3, #4]
 800630c:	1809      	addeq	r1, r1, r0
 800630e:	6021      	streq	r1, [r4, #0]
 8006310:	e7ed      	b.n	80062ee <_free_r+0x1e>
 8006312:	461a      	mov	r2, r3
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	b10b      	cbz	r3, 800631c <_free_r+0x4c>
 8006318:	42a3      	cmp	r3, r4
 800631a:	d9fa      	bls.n	8006312 <_free_r+0x42>
 800631c:	6811      	ldr	r1, [r2, #0]
 800631e:	1850      	adds	r0, r2, r1
 8006320:	42a0      	cmp	r0, r4
 8006322:	d10b      	bne.n	800633c <_free_r+0x6c>
 8006324:	6820      	ldr	r0, [r4, #0]
 8006326:	4401      	add	r1, r0
 8006328:	1850      	adds	r0, r2, r1
 800632a:	4283      	cmp	r3, r0
 800632c:	6011      	str	r1, [r2, #0]
 800632e:	d1e0      	bne.n	80062f2 <_free_r+0x22>
 8006330:	6818      	ldr	r0, [r3, #0]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	6053      	str	r3, [r2, #4]
 8006336:	4408      	add	r0, r1
 8006338:	6010      	str	r0, [r2, #0]
 800633a:	e7da      	b.n	80062f2 <_free_r+0x22>
 800633c:	d902      	bls.n	8006344 <_free_r+0x74>
 800633e:	230c      	movs	r3, #12
 8006340:	602b      	str	r3, [r5, #0]
 8006342:	e7d6      	b.n	80062f2 <_free_r+0x22>
 8006344:	6820      	ldr	r0, [r4, #0]
 8006346:	1821      	adds	r1, r4, r0
 8006348:	428b      	cmp	r3, r1
 800634a:	bf04      	itt	eq
 800634c:	6819      	ldreq	r1, [r3, #0]
 800634e:	685b      	ldreq	r3, [r3, #4]
 8006350:	6063      	str	r3, [r4, #4]
 8006352:	bf04      	itt	eq
 8006354:	1809      	addeq	r1, r1, r0
 8006356:	6021      	streq	r1, [r4, #0]
 8006358:	6054      	str	r4, [r2, #4]
 800635a:	e7ca      	b.n	80062f2 <_free_r+0x22>
 800635c:	bd38      	pop	{r3, r4, r5, pc}
 800635e:	bf00      	nop
 8006360:	20000458 	.word	0x20000458

08006364 <malloc>:
 8006364:	4b02      	ldr	r3, [pc, #8]	@ (8006370 <malloc+0xc>)
 8006366:	4601      	mov	r1, r0
 8006368:	6818      	ldr	r0, [r3, #0]
 800636a:	f000 b825 	b.w	80063b8 <_malloc_r>
 800636e:	bf00      	nop
 8006370:	20000068 	.word	0x20000068

08006374 <sbrk_aligned>:
 8006374:	b570      	push	{r4, r5, r6, lr}
 8006376:	4e0f      	ldr	r6, [pc, #60]	@ (80063b4 <sbrk_aligned+0x40>)
 8006378:	460c      	mov	r4, r1
 800637a:	6831      	ldr	r1, [r6, #0]
 800637c:	4605      	mov	r5, r0
 800637e:	b911      	cbnz	r1, 8006386 <sbrk_aligned+0x12>
 8006380:	f000 fca6 	bl	8006cd0 <_sbrk_r>
 8006384:	6030      	str	r0, [r6, #0]
 8006386:	4621      	mov	r1, r4
 8006388:	4628      	mov	r0, r5
 800638a:	f000 fca1 	bl	8006cd0 <_sbrk_r>
 800638e:	1c43      	adds	r3, r0, #1
 8006390:	d103      	bne.n	800639a <sbrk_aligned+0x26>
 8006392:	f04f 34ff 	mov.w	r4, #4294967295
 8006396:	4620      	mov	r0, r4
 8006398:	bd70      	pop	{r4, r5, r6, pc}
 800639a:	1cc4      	adds	r4, r0, #3
 800639c:	f024 0403 	bic.w	r4, r4, #3
 80063a0:	42a0      	cmp	r0, r4
 80063a2:	d0f8      	beq.n	8006396 <sbrk_aligned+0x22>
 80063a4:	1a21      	subs	r1, r4, r0
 80063a6:	4628      	mov	r0, r5
 80063a8:	f000 fc92 	bl	8006cd0 <_sbrk_r>
 80063ac:	3001      	adds	r0, #1
 80063ae:	d1f2      	bne.n	8006396 <sbrk_aligned+0x22>
 80063b0:	e7ef      	b.n	8006392 <sbrk_aligned+0x1e>
 80063b2:	bf00      	nop
 80063b4:	20000454 	.word	0x20000454

080063b8 <_malloc_r>:
 80063b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063bc:	1ccd      	adds	r5, r1, #3
 80063be:	f025 0503 	bic.w	r5, r5, #3
 80063c2:	3508      	adds	r5, #8
 80063c4:	2d0c      	cmp	r5, #12
 80063c6:	bf38      	it	cc
 80063c8:	250c      	movcc	r5, #12
 80063ca:	2d00      	cmp	r5, #0
 80063cc:	4606      	mov	r6, r0
 80063ce:	db01      	blt.n	80063d4 <_malloc_r+0x1c>
 80063d0:	42a9      	cmp	r1, r5
 80063d2:	d904      	bls.n	80063de <_malloc_r+0x26>
 80063d4:	230c      	movs	r3, #12
 80063d6:	6033      	str	r3, [r6, #0]
 80063d8:	2000      	movs	r0, #0
 80063da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80064b4 <_malloc_r+0xfc>
 80063e2:	f000 f869 	bl	80064b8 <__malloc_lock>
 80063e6:	f8d8 3000 	ldr.w	r3, [r8]
 80063ea:	461c      	mov	r4, r3
 80063ec:	bb44      	cbnz	r4, 8006440 <_malloc_r+0x88>
 80063ee:	4629      	mov	r1, r5
 80063f0:	4630      	mov	r0, r6
 80063f2:	f7ff ffbf 	bl	8006374 <sbrk_aligned>
 80063f6:	1c43      	adds	r3, r0, #1
 80063f8:	4604      	mov	r4, r0
 80063fa:	d158      	bne.n	80064ae <_malloc_r+0xf6>
 80063fc:	f8d8 4000 	ldr.w	r4, [r8]
 8006400:	4627      	mov	r7, r4
 8006402:	2f00      	cmp	r7, #0
 8006404:	d143      	bne.n	800648e <_malloc_r+0xd6>
 8006406:	2c00      	cmp	r4, #0
 8006408:	d04b      	beq.n	80064a2 <_malloc_r+0xea>
 800640a:	6823      	ldr	r3, [r4, #0]
 800640c:	4639      	mov	r1, r7
 800640e:	4630      	mov	r0, r6
 8006410:	eb04 0903 	add.w	r9, r4, r3
 8006414:	f000 fc5c 	bl	8006cd0 <_sbrk_r>
 8006418:	4581      	cmp	r9, r0
 800641a:	d142      	bne.n	80064a2 <_malloc_r+0xea>
 800641c:	6821      	ldr	r1, [r4, #0]
 800641e:	1a6d      	subs	r5, r5, r1
 8006420:	4629      	mov	r1, r5
 8006422:	4630      	mov	r0, r6
 8006424:	f7ff ffa6 	bl	8006374 <sbrk_aligned>
 8006428:	3001      	adds	r0, #1
 800642a:	d03a      	beq.n	80064a2 <_malloc_r+0xea>
 800642c:	6823      	ldr	r3, [r4, #0]
 800642e:	442b      	add	r3, r5
 8006430:	6023      	str	r3, [r4, #0]
 8006432:	f8d8 3000 	ldr.w	r3, [r8]
 8006436:	685a      	ldr	r2, [r3, #4]
 8006438:	bb62      	cbnz	r2, 8006494 <_malloc_r+0xdc>
 800643a:	f8c8 7000 	str.w	r7, [r8]
 800643e:	e00f      	b.n	8006460 <_malloc_r+0xa8>
 8006440:	6822      	ldr	r2, [r4, #0]
 8006442:	1b52      	subs	r2, r2, r5
 8006444:	d420      	bmi.n	8006488 <_malloc_r+0xd0>
 8006446:	2a0b      	cmp	r2, #11
 8006448:	d917      	bls.n	800647a <_malloc_r+0xc2>
 800644a:	1961      	adds	r1, r4, r5
 800644c:	42a3      	cmp	r3, r4
 800644e:	6025      	str	r5, [r4, #0]
 8006450:	bf18      	it	ne
 8006452:	6059      	strne	r1, [r3, #4]
 8006454:	6863      	ldr	r3, [r4, #4]
 8006456:	bf08      	it	eq
 8006458:	f8c8 1000 	streq.w	r1, [r8]
 800645c:	5162      	str	r2, [r4, r5]
 800645e:	604b      	str	r3, [r1, #4]
 8006460:	4630      	mov	r0, r6
 8006462:	f000 f82f 	bl	80064c4 <__malloc_unlock>
 8006466:	f104 000b 	add.w	r0, r4, #11
 800646a:	1d23      	adds	r3, r4, #4
 800646c:	f020 0007 	bic.w	r0, r0, #7
 8006470:	1ac2      	subs	r2, r0, r3
 8006472:	bf1c      	itt	ne
 8006474:	1a1b      	subne	r3, r3, r0
 8006476:	50a3      	strne	r3, [r4, r2]
 8006478:	e7af      	b.n	80063da <_malloc_r+0x22>
 800647a:	6862      	ldr	r2, [r4, #4]
 800647c:	42a3      	cmp	r3, r4
 800647e:	bf0c      	ite	eq
 8006480:	f8c8 2000 	streq.w	r2, [r8]
 8006484:	605a      	strne	r2, [r3, #4]
 8006486:	e7eb      	b.n	8006460 <_malloc_r+0xa8>
 8006488:	4623      	mov	r3, r4
 800648a:	6864      	ldr	r4, [r4, #4]
 800648c:	e7ae      	b.n	80063ec <_malloc_r+0x34>
 800648e:	463c      	mov	r4, r7
 8006490:	687f      	ldr	r7, [r7, #4]
 8006492:	e7b6      	b.n	8006402 <_malloc_r+0x4a>
 8006494:	461a      	mov	r2, r3
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	42a3      	cmp	r3, r4
 800649a:	d1fb      	bne.n	8006494 <_malloc_r+0xdc>
 800649c:	2300      	movs	r3, #0
 800649e:	6053      	str	r3, [r2, #4]
 80064a0:	e7de      	b.n	8006460 <_malloc_r+0xa8>
 80064a2:	230c      	movs	r3, #12
 80064a4:	6033      	str	r3, [r6, #0]
 80064a6:	4630      	mov	r0, r6
 80064a8:	f000 f80c 	bl	80064c4 <__malloc_unlock>
 80064ac:	e794      	b.n	80063d8 <_malloc_r+0x20>
 80064ae:	6005      	str	r5, [r0, #0]
 80064b0:	e7d6      	b.n	8006460 <_malloc_r+0xa8>
 80064b2:	bf00      	nop
 80064b4:	20000458 	.word	0x20000458

080064b8 <__malloc_lock>:
 80064b8:	4801      	ldr	r0, [pc, #4]	@ (80064c0 <__malloc_lock+0x8>)
 80064ba:	f7ff bf06 	b.w	80062ca <__retarget_lock_acquire_recursive>
 80064be:	bf00      	nop
 80064c0:	20000450 	.word	0x20000450

080064c4 <__malloc_unlock>:
 80064c4:	4801      	ldr	r0, [pc, #4]	@ (80064cc <__malloc_unlock+0x8>)
 80064c6:	f7ff bf01 	b.w	80062cc <__retarget_lock_release_recursive>
 80064ca:	bf00      	nop
 80064cc:	20000450 	.word	0x20000450

080064d0 <__sfputc_r>:
 80064d0:	6893      	ldr	r3, [r2, #8]
 80064d2:	3b01      	subs	r3, #1
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	b410      	push	{r4}
 80064d8:	6093      	str	r3, [r2, #8]
 80064da:	da08      	bge.n	80064ee <__sfputc_r+0x1e>
 80064dc:	6994      	ldr	r4, [r2, #24]
 80064de:	42a3      	cmp	r3, r4
 80064e0:	db01      	blt.n	80064e6 <__sfputc_r+0x16>
 80064e2:	290a      	cmp	r1, #10
 80064e4:	d103      	bne.n	80064ee <__sfputc_r+0x1e>
 80064e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064ea:	f7ff bde0 	b.w	80060ae <__swbuf_r>
 80064ee:	6813      	ldr	r3, [r2, #0]
 80064f0:	1c58      	adds	r0, r3, #1
 80064f2:	6010      	str	r0, [r2, #0]
 80064f4:	7019      	strb	r1, [r3, #0]
 80064f6:	4608      	mov	r0, r1
 80064f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064fc:	4770      	bx	lr

080064fe <__sfputs_r>:
 80064fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006500:	4606      	mov	r6, r0
 8006502:	460f      	mov	r7, r1
 8006504:	4614      	mov	r4, r2
 8006506:	18d5      	adds	r5, r2, r3
 8006508:	42ac      	cmp	r4, r5
 800650a:	d101      	bne.n	8006510 <__sfputs_r+0x12>
 800650c:	2000      	movs	r0, #0
 800650e:	e007      	b.n	8006520 <__sfputs_r+0x22>
 8006510:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006514:	463a      	mov	r2, r7
 8006516:	4630      	mov	r0, r6
 8006518:	f7ff ffda 	bl	80064d0 <__sfputc_r>
 800651c:	1c43      	adds	r3, r0, #1
 800651e:	d1f3      	bne.n	8006508 <__sfputs_r+0xa>
 8006520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006524 <_vfiprintf_r>:
 8006524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006528:	460d      	mov	r5, r1
 800652a:	b09d      	sub	sp, #116	@ 0x74
 800652c:	4614      	mov	r4, r2
 800652e:	4698      	mov	r8, r3
 8006530:	4606      	mov	r6, r0
 8006532:	b118      	cbz	r0, 800653c <_vfiprintf_r+0x18>
 8006534:	6a03      	ldr	r3, [r0, #32]
 8006536:	b90b      	cbnz	r3, 800653c <_vfiprintf_r+0x18>
 8006538:	f7ff fc14 	bl	8005d64 <__sinit>
 800653c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800653e:	07d9      	lsls	r1, r3, #31
 8006540:	d405      	bmi.n	800654e <_vfiprintf_r+0x2a>
 8006542:	89ab      	ldrh	r3, [r5, #12]
 8006544:	059a      	lsls	r2, r3, #22
 8006546:	d402      	bmi.n	800654e <_vfiprintf_r+0x2a>
 8006548:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800654a:	f7ff febe 	bl	80062ca <__retarget_lock_acquire_recursive>
 800654e:	89ab      	ldrh	r3, [r5, #12]
 8006550:	071b      	lsls	r3, r3, #28
 8006552:	d501      	bpl.n	8006558 <_vfiprintf_r+0x34>
 8006554:	692b      	ldr	r3, [r5, #16]
 8006556:	b99b      	cbnz	r3, 8006580 <_vfiprintf_r+0x5c>
 8006558:	4629      	mov	r1, r5
 800655a:	4630      	mov	r0, r6
 800655c:	f7ff fde6 	bl	800612c <__swsetup_r>
 8006560:	b170      	cbz	r0, 8006580 <_vfiprintf_r+0x5c>
 8006562:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006564:	07dc      	lsls	r4, r3, #31
 8006566:	d504      	bpl.n	8006572 <_vfiprintf_r+0x4e>
 8006568:	f04f 30ff 	mov.w	r0, #4294967295
 800656c:	b01d      	add	sp, #116	@ 0x74
 800656e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006572:	89ab      	ldrh	r3, [r5, #12]
 8006574:	0598      	lsls	r0, r3, #22
 8006576:	d4f7      	bmi.n	8006568 <_vfiprintf_r+0x44>
 8006578:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800657a:	f7ff fea7 	bl	80062cc <__retarget_lock_release_recursive>
 800657e:	e7f3      	b.n	8006568 <_vfiprintf_r+0x44>
 8006580:	2300      	movs	r3, #0
 8006582:	9309      	str	r3, [sp, #36]	@ 0x24
 8006584:	2320      	movs	r3, #32
 8006586:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800658a:	f8cd 800c 	str.w	r8, [sp, #12]
 800658e:	2330      	movs	r3, #48	@ 0x30
 8006590:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006740 <_vfiprintf_r+0x21c>
 8006594:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006598:	f04f 0901 	mov.w	r9, #1
 800659c:	4623      	mov	r3, r4
 800659e:	469a      	mov	sl, r3
 80065a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065a4:	b10a      	cbz	r2, 80065aa <_vfiprintf_r+0x86>
 80065a6:	2a25      	cmp	r2, #37	@ 0x25
 80065a8:	d1f9      	bne.n	800659e <_vfiprintf_r+0x7a>
 80065aa:	ebba 0b04 	subs.w	fp, sl, r4
 80065ae:	d00b      	beq.n	80065c8 <_vfiprintf_r+0xa4>
 80065b0:	465b      	mov	r3, fp
 80065b2:	4622      	mov	r2, r4
 80065b4:	4629      	mov	r1, r5
 80065b6:	4630      	mov	r0, r6
 80065b8:	f7ff ffa1 	bl	80064fe <__sfputs_r>
 80065bc:	3001      	adds	r0, #1
 80065be:	f000 80a7 	beq.w	8006710 <_vfiprintf_r+0x1ec>
 80065c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065c4:	445a      	add	r2, fp
 80065c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80065c8:	f89a 3000 	ldrb.w	r3, [sl]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	f000 809f 	beq.w	8006710 <_vfiprintf_r+0x1ec>
 80065d2:	2300      	movs	r3, #0
 80065d4:	f04f 32ff 	mov.w	r2, #4294967295
 80065d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065dc:	f10a 0a01 	add.w	sl, sl, #1
 80065e0:	9304      	str	r3, [sp, #16]
 80065e2:	9307      	str	r3, [sp, #28]
 80065e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80065ea:	4654      	mov	r4, sl
 80065ec:	2205      	movs	r2, #5
 80065ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065f2:	4853      	ldr	r0, [pc, #332]	@ (8006740 <_vfiprintf_r+0x21c>)
 80065f4:	f7f9 fe0c 	bl	8000210 <memchr>
 80065f8:	9a04      	ldr	r2, [sp, #16]
 80065fa:	b9d8      	cbnz	r0, 8006634 <_vfiprintf_r+0x110>
 80065fc:	06d1      	lsls	r1, r2, #27
 80065fe:	bf44      	itt	mi
 8006600:	2320      	movmi	r3, #32
 8006602:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006606:	0713      	lsls	r3, r2, #28
 8006608:	bf44      	itt	mi
 800660a:	232b      	movmi	r3, #43	@ 0x2b
 800660c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006610:	f89a 3000 	ldrb.w	r3, [sl]
 8006614:	2b2a      	cmp	r3, #42	@ 0x2a
 8006616:	d015      	beq.n	8006644 <_vfiprintf_r+0x120>
 8006618:	9a07      	ldr	r2, [sp, #28]
 800661a:	4654      	mov	r4, sl
 800661c:	2000      	movs	r0, #0
 800661e:	f04f 0c0a 	mov.w	ip, #10
 8006622:	4621      	mov	r1, r4
 8006624:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006628:	3b30      	subs	r3, #48	@ 0x30
 800662a:	2b09      	cmp	r3, #9
 800662c:	d94b      	bls.n	80066c6 <_vfiprintf_r+0x1a2>
 800662e:	b1b0      	cbz	r0, 800665e <_vfiprintf_r+0x13a>
 8006630:	9207      	str	r2, [sp, #28]
 8006632:	e014      	b.n	800665e <_vfiprintf_r+0x13a>
 8006634:	eba0 0308 	sub.w	r3, r0, r8
 8006638:	fa09 f303 	lsl.w	r3, r9, r3
 800663c:	4313      	orrs	r3, r2
 800663e:	9304      	str	r3, [sp, #16]
 8006640:	46a2      	mov	sl, r4
 8006642:	e7d2      	b.n	80065ea <_vfiprintf_r+0xc6>
 8006644:	9b03      	ldr	r3, [sp, #12]
 8006646:	1d19      	adds	r1, r3, #4
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	9103      	str	r1, [sp, #12]
 800664c:	2b00      	cmp	r3, #0
 800664e:	bfbb      	ittet	lt
 8006650:	425b      	neglt	r3, r3
 8006652:	f042 0202 	orrlt.w	r2, r2, #2
 8006656:	9307      	strge	r3, [sp, #28]
 8006658:	9307      	strlt	r3, [sp, #28]
 800665a:	bfb8      	it	lt
 800665c:	9204      	strlt	r2, [sp, #16]
 800665e:	7823      	ldrb	r3, [r4, #0]
 8006660:	2b2e      	cmp	r3, #46	@ 0x2e
 8006662:	d10a      	bne.n	800667a <_vfiprintf_r+0x156>
 8006664:	7863      	ldrb	r3, [r4, #1]
 8006666:	2b2a      	cmp	r3, #42	@ 0x2a
 8006668:	d132      	bne.n	80066d0 <_vfiprintf_r+0x1ac>
 800666a:	9b03      	ldr	r3, [sp, #12]
 800666c:	1d1a      	adds	r2, r3, #4
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	9203      	str	r2, [sp, #12]
 8006672:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006676:	3402      	adds	r4, #2
 8006678:	9305      	str	r3, [sp, #20]
 800667a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006750 <_vfiprintf_r+0x22c>
 800667e:	7821      	ldrb	r1, [r4, #0]
 8006680:	2203      	movs	r2, #3
 8006682:	4650      	mov	r0, sl
 8006684:	f7f9 fdc4 	bl	8000210 <memchr>
 8006688:	b138      	cbz	r0, 800669a <_vfiprintf_r+0x176>
 800668a:	9b04      	ldr	r3, [sp, #16]
 800668c:	eba0 000a 	sub.w	r0, r0, sl
 8006690:	2240      	movs	r2, #64	@ 0x40
 8006692:	4082      	lsls	r2, r0
 8006694:	4313      	orrs	r3, r2
 8006696:	3401      	adds	r4, #1
 8006698:	9304      	str	r3, [sp, #16]
 800669a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800669e:	4829      	ldr	r0, [pc, #164]	@ (8006744 <_vfiprintf_r+0x220>)
 80066a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066a4:	2206      	movs	r2, #6
 80066a6:	f7f9 fdb3 	bl	8000210 <memchr>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	d03f      	beq.n	800672e <_vfiprintf_r+0x20a>
 80066ae:	4b26      	ldr	r3, [pc, #152]	@ (8006748 <_vfiprintf_r+0x224>)
 80066b0:	bb1b      	cbnz	r3, 80066fa <_vfiprintf_r+0x1d6>
 80066b2:	9b03      	ldr	r3, [sp, #12]
 80066b4:	3307      	adds	r3, #7
 80066b6:	f023 0307 	bic.w	r3, r3, #7
 80066ba:	3308      	adds	r3, #8
 80066bc:	9303      	str	r3, [sp, #12]
 80066be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c0:	443b      	add	r3, r7
 80066c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80066c4:	e76a      	b.n	800659c <_vfiprintf_r+0x78>
 80066c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80066ca:	460c      	mov	r4, r1
 80066cc:	2001      	movs	r0, #1
 80066ce:	e7a8      	b.n	8006622 <_vfiprintf_r+0xfe>
 80066d0:	2300      	movs	r3, #0
 80066d2:	3401      	adds	r4, #1
 80066d4:	9305      	str	r3, [sp, #20]
 80066d6:	4619      	mov	r1, r3
 80066d8:	f04f 0c0a 	mov.w	ip, #10
 80066dc:	4620      	mov	r0, r4
 80066de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066e2:	3a30      	subs	r2, #48	@ 0x30
 80066e4:	2a09      	cmp	r2, #9
 80066e6:	d903      	bls.n	80066f0 <_vfiprintf_r+0x1cc>
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d0c6      	beq.n	800667a <_vfiprintf_r+0x156>
 80066ec:	9105      	str	r1, [sp, #20]
 80066ee:	e7c4      	b.n	800667a <_vfiprintf_r+0x156>
 80066f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80066f4:	4604      	mov	r4, r0
 80066f6:	2301      	movs	r3, #1
 80066f8:	e7f0      	b.n	80066dc <_vfiprintf_r+0x1b8>
 80066fa:	ab03      	add	r3, sp, #12
 80066fc:	9300      	str	r3, [sp, #0]
 80066fe:	462a      	mov	r2, r5
 8006700:	4b12      	ldr	r3, [pc, #72]	@ (800674c <_vfiprintf_r+0x228>)
 8006702:	a904      	add	r1, sp, #16
 8006704:	4630      	mov	r0, r6
 8006706:	f3af 8000 	nop.w
 800670a:	4607      	mov	r7, r0
 800670c:	1c78      	adds	r0, r7, #1
 800670e:	d1d6      	bne.n	80066be <_vfiprintf_r+0x19a>
 8006710:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006712:	07d9      	lsls	r1, r3, #31
 8006714:	d405      	bmi.n	8006722 <_vfiprintf_r+0x1fe>
 8006716:	89ab      	ldrh	r3, [r5, #12]
 8006718:	059a      	lsls	r2, r3, #22
 800671a:	d402      	bmi.n	8006722 <_vfiprintf_r+0x1fe>
 800671c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800671e:	f7ff fdd5 	bl	80062cc <__retarget_lock_release_recursive>
 8006722:	89ab      	ldrh	r3, [r5, #12]
 8006724:	065b      	lsls	r3, r3, #25
 8006726:	f53f af1f 	bmi.w	8006568 <_vfiprintf_r+0x44>
 800672a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800672c:	e71e      	b.n	800656c <_vfiprintf_r+0x48>
 800672e:	ab03      	add	r3, sp, #12
 8006730:	9300      	str	r3, [sp, #0]
 8006732:	462a      	mov	r2, r5
 8006734:	4b05      	ldr	r3, [pc, #20]	@ (800674c <_vfiprintf_r+0x228>)
 8006736:	a904      	add	r1, sp, #16
 8006738:	4630      	mov	r0, r6
 800673a:	f000 f879 	bl	8006830 <_printf_i>
 800673e:	e7e4      	b.n	800670a <_vfiprintf_r+0x1e6>
 8006740:	08007130 	.word	0x08007130
 8006744:	0800713a 	.word	0x0800713a
 8006748:	00000000 	.word	0x00000000
 800674c:	080064ff 	.word	0x080064ff
 8006750:	08007136 	.word	0x08007136

08006754 <_printf_common>:
 8006754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006758:	4616      	mov	r6, r2
 800675a:	4698      	mov	r8, r3
 800675c:	688a      	ldr	r2, [r1, #8]
 800675e:	690b      	ldr	r3, [r1, #16]
 8006760:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006764:	4293      	cmp	r3, r2
 8006766:	bfb8      	it	lt
 8006768:	4613      	movlt	r3, r2
 800676a:	6033      	str	r3, [r6, #0]
 800676c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006770:	4607      	mov	r7, r0
 8006772:	460c      	mov	r4, r1
 8006774:	b10a      	cbz	r2, 800677a <_printf_common+0x26>
 8006776:	3301      	adds	r3, #1
 8006778:	6033      	str	r3, [r6, #0]
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	0699      	lsls	r1, r3, #26
 800677e:	bf42      	ittt	mi
 8006780:	6833      	ldrmi	r3, [r6, #0]
 8006782:	3302      	addmi	r3, #2
 8006784:	6033      	strmi	r3, [r6, #0]
 8006786:	6825      	ldr	r5, [r4, #0]
 8006788:	f015 0506 	ands.w	r5, r5, #6
 800678c:	d106      	bne.n	800679c <_printf_common+0x48>
 800678e:	f104 0a19 	add.w	sl, r4, #25
 8006792:	68e3      	ldr	r3, [r4, #12]
 8006794:	6832      	ldr	r2, [r6, #0]
 8006796:	1a9b      	subs	r3, r3, r2
 8006798:	42ab      	cmp	r3, r5
 800679a:	dc26      	bgt.n	80067ea <_printf_common+0x96>
 800679c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067a0:	6822      	ldr	r2, [r4, #0]
 80067a2:	3b00      	subs	r3, #0
 80067a4:	bf18      	it	ne
 80067a6:	2301      	movne	r3, #1
 80067a8:	0692      	lsls	r2, r2, #26
 80067aa:	d42b      	bmi.n	8006804 <_printf_common+0xb0>
 80067ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067b0:	4641      	mov	r1, r8
 80067b2:	4638      	mov	r0, r7
 80067b4:	47c8      	blx	r9
 80067b6:	3001      	adds	r0, #1
 80067b8:	d01e      	beq.n	80067f8 <_printf_common+0xa4>
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	6922      	ldr	r2, [r4, #16]
 80067be:	f003 0306 	and.w	r3, r3, #6
 80067c2:	2b04      	cmp	r3, #4
 80067c4:	bf02      	ittt	eq
 80067c6:	68e5      	ldreq	r5, [r4, #12]
 80067c8:	6833      	ldreq	r3, [r6, #0]
 80067ca:	1aed      	subeq	r5, r5, r3
 80067cc:	68a3      	ldr	r3, [r4, #8]
 80067ce:	bf0c      	ite	eq
 80067d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067d4:	2500      	movne	r5, #0
 80067d6:	4293      	cmp	r3, r2
 80067d8:	bfc4      	itt	gt
 80067da:	1a9b      	subgt	r3, r3, r2
 80067dc:	18ed      	addgt	r5, r5, r3
 80067de:	2600      	movs	r6, #0
 80067e0:	341a      	adds	r4, #26
 80067e2:	42b5      	cmp	r5, r6
 80067e4:	d11a      	bne.n	800681c <_printf_common+0xc8>
 80067e6:	2000      	movs	r0, #0
 80067e8:	e008      	b.n	80067fc <_printf_common+0xa8>
 80067ea:	2301      	movs	r3, #1
 80067ec:	4652      	mov	r2, sl
 80067ee:	4641      	mov	r1, r8
 80067f0:	4638      	mov	r0, r7
 80067f2:	47c8      	blx	r9
 80067f4:	3001      	adds	r0, #1
 80067f6:	d103      	bne.n	8006800 <_printf_common+0xac>
 80067f8:	f04f 30ff 	mov.w	r0, #4294967295
 80067fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006800:	3501      	adds	r5, #1
 8006802:	e7c6      	b.n	8006792 <_printf_common+0x3e>
 8006804:	18e1      	adds	r1, r4, r3
 8006806:	1c5a      	adds	r2, r3, #1
 8006808:	2030      	movs	r0, #48	@ 0x30
 800680a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800680e:	4422      	add	r2, r4
 8006810:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006814:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006818:	3302      	adds	r3, #2
 800681a:	e7c7      	b.n	80067ac <_printf_common+0x58>
 800681c:	2301      	movs	r3, #1
 800681e:	4622      	mov	r2, r4
 8006820:	4641      	mov	r1, r8
 8006822:	4638      	mov	r0, r7
 8006824:	47c8      	blx	r9
 8006826:	3001      	adds	r0, #1
 8006828:	d0e6      	beq.n	80067f8 <_printf_common+0xa4>
 800682a:	3601      	adds	r6, #1
 800682c:	e7d9      	b.n	80067e2 <_printf_common+0x8e>
	...

08006830 <_printf_i>:
 8006830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006834:	7e0f      	ldrb	r7, [r1, #24]
 8006836:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006838:	2f78      	cmp	r7, #120	@ 0x78
 800683a:	4691      	mov	r9, r2
 800683c:	4680      	mov	r8, r0
 800683e:	460c      	mov	r4, r1
 8006840:	469a      	mov	sl, r3
 8006842:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006846:	d807      	bhi.n	8006858 <_printf_i+0x28>
 8006848:	2f62      	cmp	r7, #98	@ 0x62
 800684a:	d80a      	bhi.n	8006862 <_printf_i+0x32>
 800684c:	2f00      	cmp	r7, #0
 800684e:	f000 80d2 	beq.w	80069f6 <_printf_i+0x1c6>
 8006852:	2f58      	cmp	r7, #88	@ 0x58
 8006854:	f000 80b9 	beq.w	80069ca <_printf_i+0x19a>
 8006858:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800685c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006860:	e03a      	b.n	80068d8 <_printf_i+0xa8>
 8006862:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006866:	2b15      	cmp	r3, #21
 8006868:	d8f6      	bhi.n	8006858 <_printf_i+0x28>
 800686a:	a101      	add	r1, pc, #4	@ (adr r1, 8006870 <_printf_i+0x40>)
 800686c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006870:	080068c9 	.word	0x080068c9
 8006874:	080068dd 	.word	0x080068dd
 8006878:	08006859 	.word	0x08006859
 800687c:	08006859 	.word	0x08006859
 8006880:	08006859 	.word	0x08006859
 8006884:	08006859 	.word	0x08006859
 8006888:	080068dd 	.word	0x080068dd
 800688c:	08006859 	.word	0x08006859
 8006890:	08006859 	.word	0x08006859
 8006894:	08006859 	.word	0x08006859
 8006898:	08006859 	.word	0x08006859
 800689c:	080069dd 	.word	0x080069dd
 80068a0:	08006907 	.word	0x08006907
 80068a4:	08006997 	.word	0x08006997
 80068a8:	08006859 	.word	0x08006859
 80068ac:	08006859 	.word	0x08006859
 80068b0:	080069ff 	.word	0x080069ff
 80068b4:	08006859 	.word	0x08006859
 80068b8:	08006907 	.word	0x08006907
 80068bc:	08006859 	.word	0x08006859
 80068c0:	08006859 	.word	0x08006859
 80068c4:	0800699f 	.word	0x0800699f
 80068c8:	6833      	ldr	r3, [r6, #0]
 80068ca:	1d1a      	adds	r2, r3, #4
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	6032      	str	r2, [r6, #0]
 80068d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068d8:	2301      	movs	r3, #1
 80068da:	e09d      	b.n	8006a18 <_printf_i+0x1e8>
 80068dc:	6833      	ldr	r3, [r6, #0]
 80068de:	6820      	ldr	r0, [r4, #0]
 80068e0:	1d19      	adds	r1, r3, #4
 80068e2:	6031      	str	r1, [r6, #0]
 80068e4:	0606      	lsls	r6, r0, #24
 80068e6:	d501      	bpl.n	80068ec <_printf_i+0xbc>
 80068e8:	681d      	ldr	r5, [r3, #0]
 80068ea:	e003      	b.n	80068f4 <_printf_i+0xc4>
 80068ec:	0645      	lsls	r5, r0, #25
 80068ee:	d5fb      	bpl.n	80068e8 <_printf_i+0xb8>
 80068f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80068f4:	2d00      	cmp	r5, #0
 80068f6:	da03      	bge.n	8006900 <_printf_i+0xd0>
 80068f8:	232d      	movs	r3, #45	@ 0x2d
 80068fa:	426d      	negs	r5, r5
 80068fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006900:	4859      	ldr	r0, [pc, #356]	@ (8006a68 <_printf_i+0x238>)
 8006902:	230a      	movs	r3, #10
 8006904:	e011      	b.n	800692a <_printf_i+0xfa>
 8006906:	6821      	ldr	r1, [r4, #0]
 8006908:	6833      	ldr	r3, [r6, #0]
 800690a:	0608      	lsls	r0, r1, #24
 800690c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006910:	d402      	bmi.n	8006918 <_printf_i+0xe8>
 8006912:	0649      	lsls	r1, r1, #25
 8006914:	bf48      	it	mi
 8006916:	b2ad      	uxthmi	r5, r5
 8006918:	2f6f      	cmp	r7, #111	@ 0x6f
 800691a:	4853      	ldr	r0, [pc, #332]	@ (8006a68 <_printf_i+0x238>)
 800691c:	6033      	str	r3, [r6, #0]
 800691e:	bf14      	ite	ne
 8006920:	230a      	movne	r3, #10
 8006922:	2308      	moveq	r3, #8
 8006924:	2100      	movs	r1, #0
 8006926:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800692a:	6866      	ldr	r6, [r4, #4]
 800692c:	60a6      	str	r6, [r4, #8]
 800692e:	2e00      	cmp	r6, #0
 8006930:	bfa2      	ittt	ge
 8006932:	6821      	ldrge	r1, [r4, #0]
 8006934:	f021 0104 	bicge.w	r1, r1, #4
 8006938:	6021      	strge	r1, [r4, #0]
 800693a:	b90d      	cbnz	r5, 8006940 <_printf_i+0x110>
 800693c:	2e00      	cmp	r6, #0
 800693e:	d04b      	beq.n	80069d8 <_printf_i+0x1a8>
 8006940:	4616      	mov	r6, r2
 8006942:	fbb5 f1f3 	udiv	r1, r5, r3
 8006946:	fb03 5711 	mls	r7, r3, r1, r5
 800694a:	5dc7      	ldrb	r7, [r0, r7]
 800694c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006950:	462f      	mov	r7, r5
 8006952:	42bb      	cmp	r3, r7
 8006954:	460d      	mov	r5, r1
 8006956:	d9f4      	bls.n	8006942 <_printf_i+0x112>
 8006958:	2b08      	cmp	r3, #8
 800695a:	d10b      	bne.n	8006974 <_printf_i+0x144>
 800695c:	6823      	ldr	r3, [r4, #0]
 800695e:	07df      	lsls	r7, r3, #31
 8006960:	d508      	bpl.n	8006974 <_printf_i+0x144>
 8006962:	6923      	ldr	r3, [r4, #16]
 8006964:	6861      	ldr	r1, [r4, #4]
 8006966:	4299      	cmp	r1, r3
 8006968:	bfde      	ittt	le
 800696a:	2330      	movle	r3, #48	@ 0x30
 800696c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006970:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006974:	1b92      	subs	r2, r2, r6
 8006976:	6122      	str	r2, [r4, #16]
 8006978:	f8cd a000 	str.w	sl, [sp]
 800697c:	464b      	mov	r3, r9
 800697e:	aa03      	add	r2, sp, #12
 8006980:	4621      	mov	r1, r4
 8006982:	4640      	mov	r0, r8
 8006984:	f7ff fee6 	bl	8006754 <_printf_common>
 8006988:	3001      	adds	r0, #1
 800698a:	d14a      	bne.n	8006a22 <_printf_i+0x1f2>
 800698c:	f04f 30ff 	mov.w	r0, #4294967295
 8006990:	b004      	add	sp, #16
 8006992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006996:	6823      	ldr	r3, [r4, #0]
 8006998:	f043 0320 	orr.w	r3, r3, #32
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	4833      	ldr	r0, [pc, #204]	@ (8006a6c <_printf_i+0x23c>)
 80069a0:	2778      	movs	r7, #120	@ 0x78
 80069a2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069a6:	6823      	ldr	r3, [r4, #0]
 80069a8:	6831      	ldr	r1, [r6, #0]
 80069aa:	061f      	lsls	r7, r3, #24
 80069ac:	f851 5b04 	ldr.w	r5, [r1], #4
 80069b0:	d402      	bmi.n	80069b8 <_printf_i+0x188>
 80069b2:	065f      	lsls	r7, r3, #25
 80069b4:	bf48      	it	mi
 80069b6:	b2ad      	uxthmi	r5, r5
 80069b8:	6031      	str	r1, [r6, #0]
 80069ba:	07d9      	lsls	r1, r3, #31
 80069bc:	bf44      	itt	mi
 80069be:	f043 0320 	orrmi.w	r3, r3, #32
 80069c2:	6023      	strmi	r3, [r4, #0]
 80069c4:	b11d      	cbz	r5, 80069ce <_printf_i+0x19e>
 80069c6:	2310      	movs	r3, #16
 80069c8:	e7ac      	b.n	8006924 <_printf_i+0xf4>
 80069ca:	4827      	ldr	r0, [pc, #156]	@ (8006a68 <_printf_i+0x238>)
 80069cc:	e7e9      	b.n	80069a2 <_printf_i+0x172>
 80069ce:	6823      	ldr	r3, [r4, #0]
 80069d0:	f023 0320 	bic.w	r3, r3, #32
 80069d4:	6023      	str	r3, [r4, #0]
 80069d6:	e7f6      	b.n	80069c6 <_printf_i+0x196>
 80069d8:	4616      	mov	r6, r2
 80069da:	e7bd      	b.n	8006958 <_printf_i+0x128>
 80069dc:	6833      	ldr	r3, [r6, #0]
 80069de:	6825      	ldr	r5, [r4, #0]
 80069e0:	6961      	ldr	r1, [r4, #20]
 80069e2:	1d18      	adds	r0, r3, #4
 80069e4:	6030      	str	r0, [r6, #0]
 80069e6:	062e      	lsls	r6, r5, #24
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	d501      	bpl.n	80069f0 <_printf_i+0x1c0>
 80069ec:	6019      	str	r1, [r3, #0]
 80069ee:	e002      	b.n	80069f6 <_printf_i+0x1c6>
 80069f0:	0668      	lsls	r0, r5, #25
 80069f2:	d5fb      	bpl.n	80069ec <_printf_i+0x1bc>
 80069f4:	8019      	strh	r1, [r3, #0]
 80069f6:	2300      	movs	r3, #0
 80069f8:	6123      	str	r3, [r4, #16]
 80069fa:	4616      	mov	r6, r2
 80069fc:	e7bc      	b.n	8006978 <_printf_i+0x148>
 80069fe:	6833      	ldr	r3, [r6, #0]
 8006a00:	1d1a      	adds	r2, r3, #4
 8006a02:	6032      	str	r2, [r6, #0]
 8006a04:	681e      	ldr	r6, [r3, #0]
 8006a06:	6862      	ldr	r2, [r4, #4]
 8006a08:	2100      	movs	r1, #0
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	f7f9 fc00 	bl	8000210 <memchr>
 8006a10:	b108      	cbz	r0, 8006a16 <_printf_i+0x1e6>
 8006a12:	1b80      	subs	r0, r0, r6
 8006a14:	6060      	str	r0, [r4, #4]
 8006a16:	6863      	ldr	r3, [r4, #4]
 8006a18:	6123      	str	r3, [r4, #16]
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a20:	e7aa      	b.n	8006978 <_printf_i+0x148>
 8006a22:	6923      	ldr	r3, [r4, #16]
 8006a24:	4632      	mov	r2, r6
 8006a26:	4649      	mov	r1, r9
 8006a28:	4640      	mov	r0, r8
 8006a2a:	47d0      	blx	sl
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	d0ad      	beq.n	800698c <_printf_i+0x15c>
 8006a30:	6823      	ldr	r3, [r4, #0]
 8006a32:	079b      	lsls	r3, r3, #30
 8006a34:	d413      	bmi.n	8006a5e <_printf_i+0x22e>
 8006a36:	68e0      	ldr	r0, [r4, #12]
 8006a38:	9b03      	ldr	r3, [sp, #12]
 8006a3a:	4298      	cmp	r0, r3
 8006a3c:	bfb8      	it	lt
 8006a3e:	4618      	movlt	r0, r3
 8006a40:	e7a6      	b.n	8006990 <_printf_i+0x160>
 8006a42:	2301      	movs	r3, #1
 8006a44:	4632      	mov	r2, r6
 8006a46:	4649      	mov	r1, r9
 8006a48:	4640      	mov	r0, r8
 8006a4a:	47d0      	blx	sl
 8006a4c:	3001      	adds	r0, #1
 8006a4e:	d09d      	beq.n	800698c <_printf_i+0x15c>
 8006a50:	3501      	adds	r5, #1
 8006a52:	68e3      	ldr	r3, [r4, #12]
 8006a54:	9903      	ldr	r1, [sp, #12]
 8006a56:	1a5b      	subs	r3, r3, r1
 8006a58:	42ab      	cmp	r3, r5
 8006a5a:	dcf2      	bgt.n	8006a42 <_printf_i+0x212>
 8006a5c:	e7eb      	b.n	8006a36 <_printf_i+0x206>
 8006a5e:	2500      	movs	r5, #0
 8006a60:	f104 0619 	add.w	r6, r4, #25
 8006a64:	e7f5      	b.n	8006a52 <_printf_i+0x222>
 8006a66:	bf00      	nop
 8006a68:	08007141 	.word	0x08007141
 8006a6c:	08007152 	.word	0x08007152

08006a70 <__sflush_r>:
 8006a70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a78:	0716      	lsls	r6, r2, #28
 8006a7a:	4605      	mov	r5, r0
 8006a7c:	460c      	mov	r4, r1
 8006a7e:	d454      	bmi.n	8006b2a <__sflush_r+0xba>
 8006a80:	684b      	ldr	r3, [r1, #4]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	dc02      	bgt.n	8006a8c <__sflush_r+0x1c>
 8006a86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	dd48      	ble.n	8006b1e <__sflush_r+0xae>
 8006a8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a8e:	2e00      	cmp	r6, #0
 8006a90:	d045      	beq.n	8006b1e <__sflush_r+0xae>
 8006a92:	2300      	movs	r3, #0
 8006a94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a98:	682f      	ldr	r7, [r5, #0]
 8006a9a:	6a21      	ldr	r1, [r4, #32]
 8006a9c:	602b      	str	r3, [r5, #0]
 8006a9e:	d030      	beq.n	8006b02 <__sflush_r+0x92>
 8006aa0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006aa2:	89a3      	ldrh	r3, [r4, #12]
 8006aa4:	0759      	lsls	r1, r3, #29
 8006aa6:	d505      	bpl.n	8006ab4 <__sflush_r+0x44>
 8006aa8:	6863      	ldr	r3, [r4, #4]
 8006aaa:	1ad2      	subs	r2, r2, r3
 8006aac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006aae:	b10b      	cbz	r3, 8006ab4 <__sflush_r+0x44>
 8006ab0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ab2:	1ad2      	subs	r2, r2, r3
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ab8:	6a21      	ldr	r1, [r4, #32]
 8006aba:	4628      	mov	r0, r5
 8006abc:	47b0      	blx	r6
 8006abe:	1c43      	adds	r3, r0, #1
 8006ac0:	89a3      	ldrh	r3, [r4, #12]
 8006ac2:	d106      	bne.n	8006ad2 <__sflush_r+0x62>
 8006ac4:	6829      	ldr	r1, [r5, #0]
 8006ac6:	291d      	cmp	r1, #29
 8006ac8:	d82b      	bhi.n	8006b22 <__sflush_r+0xb2>
 8006aca:	4a2a      	ldr	r2, [pc, #168]	@ (8006b74 <__sflush_r+0x104>)
 8006acc:	410a      	asrs	r2, r1
 8006ace:	07d6      	lsls	r6, r2, #31
 8006ad0:	d427      	bmi.n	8006b22 <__sflush_r+0xb2>
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	6062      	str	r2, [r4, #4]
 8006ad6:	04d9      	lsls	r1, r3, #19
 8006ad8:	6922      	ldr	r2, [r4, #16]
 8006ada:	6022      	str	r2, [r4, #0]
 8006adc:	d504      	bpl.n	8006ae8 <__sflush_r+0x78>
 8006ade:	1c42      	adds	r2, r0, #1
 8006ae0:	d101      	bne.n	8006ae6 <__sflush_r+0x76>
 8006ae2:	682b      	ldr	r3, [r5, #0]
 8006ae4:	b903      	cbnz	r3, 8006ae8 <__sflush_r+0x78>
 8006ae6:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ae8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006aea:	602f      	str	r7, [r5, #0]
 8006aec:	b1b9      	cbz	r1, 8006b1e <__sflush_r+0xae>
 8006aee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006af2:	4299      	cmp	r1, r3
 8006af4:	d002      	beq.n	8006afc <__sflush_r+0x8c>
 8006af6:	4628      	mov	r0, r5
 8006af8:	f7ff fbea 	bl	80062d0 <_free_r>
 8006afc:	2300      	movs	r3, #0
 8006afe:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b00:	e00d      	b.n	8006b1e <__sflush_r+0xae>
 8006b02:	2301      	movs	r3, #1
 8006b04:	4628      	mov	r0, r5
 8006b06:	47b0      	blx	r6
 8006b08:	4602      	mov	r2, r0
 8006b0a:	1c50      	adds	r0, r2, #1
 8006b0c:	d1c9      	bne.n	8006aa2 <__sflush_r+0x32>
 8006b0e:	682b      	ldr	r3, [r5, #0]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d0c6      	beq.n	8006aa2 <__sflush_r+0x32>
 8006b14:	2b1d      	cmp	r3, #29
 8006b16:	d001      	beq.n	8006b1c <__sflush_r+0xac>
 8006b18:	2b16      	cmp	r3, #22
 8006b1a:	d11e      	bne.n	8006b5a <__sflush_r+0xea>
 8006b1c:	602f      	str	r7, [r5, #0]
 8006b1e:	2000      	movs	r0, #0
 8006b20:	e022      	b.n	8006b68 <__sflush_r+0xf8>
 8006b22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b26:	b21b      	sxth	r3, r3
 8006b28:	e01b      	b.n	8006b62 <__sflush_r+0xf2>
 8006b2a:	690f      	ldr	r7, [r1, #16]
 8006b2c:	2f00      	cmp	r7, #0
 8006b2e:	d0f6      	beq.n	8006b1e <__sflush_r+0xae>
 8006b30:	0793      	lsls	r3, r2, #30
 8006b32:	680e      	ldr	r6, [r1, #0]
 8006b34:	bf08      	it	eq
 8006b36:	694b      	ldreq	r3, [r1, #20]
 8006b38:	600f      	str	r7, [r1, #0]
 8006b3a:	bf18      	it	ne
 8006b3c:	2300      	movne	r3, #0
 8006b3e:	eba6 0807 	sub.w	r8, r6, r7
 8006b42:	608b      	str	r3, [r1, #8]
 8006b44:	f1b8 0f00 	cmp.w	r8, #0
 8006b48:	dde9      	ble.n	8006b1e <__sflush_r+0xae>
 8006b4a:	6a21      	ldr	r1, [r4, #32]
 8006b4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006b4e:	4643      	mov	r3, r8
 8006b50:	463a      	mov	r2, r7
 8006b52:	4628      	mov	r0, r5
 8006b54:	47b0      	blx	r6
 8006b56:	2800      	cmp	r0, #0
 8006b58:	dc08      	bgt.n	8006b6c <__sflush_r+0xfc>
 8006b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b62:	81a3      	strh	r3, [r4, #12]
 8006b64:	f04f 30ff 	mov.w	r0, #4294967295
 8006b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b6c:	4407      	add	r7, r0
 8006b6e:	eba8 0800 	sub.w	r8, r8, r0
 8006b72:	e7e7      	b.n	8006b44 <__sflush_r+0xd4>
 8006b74:	dfbffffe 	.word	0xdfbffffe

08006b78 <_fflush_r>:
 8006b78:	b538      	push	{r3, r4, r5, lr}
 8006b7a:	690b      	ldr	r3, [r1, #16]
 8006b7c:	4605      	mov	r5, r0
 8006b7e:	460c      	mov	r4, r1
 8006b80:	b913      	cbnz	r3, 8006b88 <_fflush_r+0x10>
 8006b82:	2500      	movs	r5, #0
 8006b84:	4628      	mov	r0, r5
 8006b86:	bd38      	pop	{r3, r4, r5, pc}
 8006b88:	b118      	cbz	r0, 8006b92 <_fflush_r+0x1a>
 8006b8a:	6a03      	ldr	r3, [r0, #32]
 8006b8c:	b90b      	cbnz	r3, 8006b92 <_fflush_r+0x1a>
 8006b8e:	f7ff f8e9 	bl	8005d64 <__sinit>
 8006b92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d0f3      	beq.n	8006b82 <_fflush_r+0xa>
 8006b9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b9c:	07d0      	lsls	r0, r2, #31
 8006b9e:	d404      	bmi.n	8006baa <_fflush_r+0x32>
 8006ba0:	0599      	lsls	r1, r3, #22
 8006ba2:	d402      	bmi.n	8006baa <_fflush_r+0x32>
 8006ba4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ba6:	f7ff fb90 	bl	80062ca <__retarget_lock_acquire_recursive>
 8006baa:	4628      	mov	r0, r5
 8006bac:	4621      	mov	r1, r4
 8006bae:	f7ff ff5f 	bl	8006a70 <__sflush_r>
 8006bb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bb4:	07da      	lsls	r2, r3, #31
 8006bb6:	4605      	mov	r5, r0
 8006bb8:	d4e4      	bmi.n	8006b84 <_fflush_r+0xc>
 8006bba:	89a3      	ldrh	r3, [r4, #12]
 8006bbc:	059b      	lsls	r3, r3, #22
 8006bbe:	d4e1      	bmi.n	8006b84 <_fflush_r+0xc>
 8006bc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bc2:	f7ff fb83 	bl	80062cc <__retarget_lock_release_recursive>
 8006bc6:	e7dd      	b.n	8006b84 <_fflush_r+0xc>

08006bc8 <__swhatbuf_r>:
 8006bc8:	b570      	push	{r4, r5, r6, lr}
 8006bca:	460c      	mov	r4, r1
 8006bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bd0:	2900      	cmp	r1, #0
 8006bd2:	b096      	sub	sp, #88	@ 0x58
 8006bd4:	4615      	mov	r5, r2
 8006bd6:	461e      	mov	r6, r3
 8006bd8:	da0d      	bge.n	8006bf6 <__swhatbuf_r+0x2e>
 8006bda:	89a3      	ldrh	r3, [r4, #12]
 8006bdc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006be0:	f04f 0100 	mov.w	r1, #0
 8006be4:	bf14      	ite	ne
 8006be6:	2340      	movne	r3, #64	@ 0x40
 8006be8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006bec:	2000      	movs	r0, #0
 8006bee:	6031      	str	r1, [r6, #0]
 8006bf0:	602b      	str	r3, [r5, #0]
 8006bf2:	b016      	add	sp, #88	@ 0x58
 8006bf4:	bd70      	pop	{r4, r5, r6, pc}
 8006bf6:	466a      	mov	r2, sp
 8006bf8:	f000 f848 	bl	8006c8c <_fstat_r>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	dbec      	blt.n	8006bda <__swhatbuf_r+0x12>
 8006c00:	9901      	ldr	r1, [sp, #4]
 8006c02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006c06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006c0a:	4259      	negs	r1, r3
 8006c0c:	4159      	adcs	r1, r3
 8006c0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c12:	e7eb      	b.n	8006bec <__swhatbuf_r+0x24>

08006c14 <__smakebuf_r>:
 8006c14:	898b      	ldrh	r3, [r1, #12]
 8006c16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c18:	079d      	lsls	r5, r3, #30
 8006c1a:	4606      	mov	r6, r0
 8006c1c:	460c      	mov	r4, r1
 8006c1e:	d507      	bpl.n	8006c30 <__smakebuf_r+0x1c>
 8006c20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006c24:	6023      	str	r3, [r4, #0]
 8006c26:	6123      	str	r3, [r4, #16]
 8006c28:	2301      	movs	r3, #1
 8006c2a:	6163      	str	r3, [r4, #20]
 8006c2c:	b003      	add	sp, #12
 8006c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c30:	ab01      	add	r3, sp, #4
 8006c32:	466a      	mov	r2, sp
 8006c34:	f7ff ffc8 	bl	8006bc8 <__swhatbuf_r>
 8006c38:	9f00      	ldr	r7, [sp, #0]
 8006c3a:	4605      	mov	r5, r0
 8006c3c:	4639      	mov	r1, r7
 8006c3e:	4630      	mov	r0, r6
 8006c40:	f7ff fbba 	bl	80063b8 <_malloc_r>
 8006c44:	b948      	cbnz	r0, 8006c5a <__smakebuf_r+0x46>
 8006c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c4a:	059a      	lsls	r2, r3, #22
 8006c4c:	d4ee      	bmi.n	8006c2c <__smakebuf_r+0x18>
 8006c4e:	f023 0303 	bic.w	r3, r3, #3
 8006c52:	f043 0302 	orr.w	r3, r3, #2
 8006c56:	81a3      	strh	r3, [r4, #12]
 8006c58:	e7e2      	b.n	8006c20 <__smakebuf_r+0xc>
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	6020      	str	r0, [r4, #0]
 8006c5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c62:	81a3      	strh	r3, [r4, #12]
 8006c64:	9b01      	ldr	r3, [sp, #4]
 8006c66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006c6a:	b15b      	cbz	r3, 8006c84 <__smakebuf_r+0x70>
 8006c6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c70:	4630      	mov	r0, r6
 8006c72:	f000 f81d 	bl	8006cb0 <_isatty_r>
 8006c76:	b128      	cbz	r0, 8006c84 <__smakebuf_r+0x70>
 8006c78:	89a3      	ldrh	r3, [r4, #12]
 8006c7a:	f023 0303 	bic.w	r3, r3, #3
 8006c7e:	f043 0301 	orr.w	r3, r3, #1
 8006c82:	81a3      	strh	r3, [r4, #12]
 8006c84:	89a3      	ldrh	r3, [r4, #12]
 8006c86:	431d      	orrs	r5, r3
 8006c88:	81a5      	strh	r5, [r4, #12]
 8006c8a:	e7cf      	b.n	8006c2c <__smakebuf_r+0x18>

08006c8c <_fstat_r>:
 8006c8c:	b538      	push	{r3, r4, r5, lr}
 8006c8e:	4d07      	ldr	r5, [pc, #28]	@ (8006cac <_fstat_r+0x20>)
 8006c90:	2300      	movs	r3, #0
 8006c92:	4604      	mov	r4, r0
 8006c94:	4608      	mov	r0, r1
 8006c96:	4611      	mov	r1, r2
 8006c98:	602b      	str	r3, [r5, #0]
 8006c9a:	f7fa f984 	bl	8000fa6 <_fstat>
 8006c9e:	1c43      	adds	r3, r0, #1
 8006ca0:	d102      	bne.n	8006ca8 <_fstat_r+0x1c>
 8006ca2:	682b      	ldr	r3, [r5, #0]
 8006ca4:	b103      	cbz	r3, 8006ca8 <_fstat_r+0x1c>
 8006ca6:	6023      	str	r3, [r4, #0]
 8006ca8:	bd38      	pop	{r3, r4, r5, pc}
 8006caa:	bf00      	nop
 8006cac:	2000044c 	.word	0x2000044c

08006cb0 <_isatty_r>:
 8006cb0:	b538      	push	{r3, r4, r5, lr}
 8006cb2:	4d06      	ldr	r5, [pc, #24]	@ (8006ccc <_isatty_r+0x1c>)
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	4604      	mov	r4, r0
 8006cb8:	4608      	mov	r0, r1
 8006cba:	602b      	str	r3, [r5, #0]
 8006cbc:	f7fa f983 	bl	8000fc6 <_isatty>
 8006cc0:	1c43      	adds	r3, r0, #1
 8006cc2:	d102      	bne.n	8006cca <_isatty_r+0x1a>
 8006cc4:	682b      	ldr	r3, [r5, #0]
 8006cc6:	b103      	cbz	r3, 8006cca <_isatty_r+0x1a>
 8006cc8:	6023      	str	r3, [r4, #0]
 8006cca:	bd38      	pop	{r3, r4, r5, pc}
 8006ccc:	2000044c 	.word	0x2000044c

08006cd0 <_sbrk_r>:
 8006cd0:	b538      	push	{r3, r4, r5, lr}
 8006cd2:	4d06      	ldr	r5, [pc, #24]	@ (8006cec <_sbrk_r+0x1c>)
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	4604      	mov	r4, r0
 8006cd8:	4608      	mov	r0, r1
 8006cda:	602b      	str	r3, [r5, #0]
 8006cdc:	f7fa f98c 	bl	8000ff8 <_sbrk>
 8006ce0:	1c43      	adds	r3, r0, #1
 8006ce2:	d102      	bne.n	8006cea <_sbrk_r+0x1a>
 8006ce4:	682b      	ldr	r3, [r5, #0]
 8006ce6:	b103      	cbz	r3, 8006cea <_sbrk_r+0x1a>
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	bd38      	pop	{r3, r4, r5, pc}
 8006cec:	2000044c 	.word	0x2000044c

08006cf0 <_init>:
 8006cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf2:	bf00      	nop
 8006cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cf6:	bc08      	pop	{r3}
 8006cf8:	469e      	mov	lr, r3
 8006cfa:	4770      	bx	lr

08006cfc <_fini>:
 8006cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cfe:	bf00      	nop
 8006d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d02:	bc08      	pop	{r3}
 8006d04:	469e      	mov	lr, r3
 8006d06:	4770      	bx	lr
