// Seed: 280397445
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input wor id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    output id_8,
    output id_9,
    input id_10,
    input id_11,
    output logic id_12,
    output logic id_13,
    input id_14,
    output id_15
);
  assign id_8 = 1;
  assign id_9[1] = 1 ? id_3[1'd0<1] : id_4;
endmodule
module module_1;
  logic id_16;
  logic id_17;
  logic id_18;
  assign id_8 = id_18;
endmodule
