{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559060604203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559060604218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 11:23:23 2019 " "Processing started: Tue May 28 11:23:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559060604218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559060604218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prueba2 -c prueba2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prueba2 -c prueba2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559060604218 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559060605374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/divisor/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/divisor/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behavior " "Found design unit 1: divisor-behavior" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/signextend/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/signextend/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "../SignExtend/SignExtend.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/SignExtend/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend/SignExtend.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/SignExtend/SignExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/shiftleft/shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/shiftleft/shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-ShiftLeft_arc " "Found design unit 1: ShiftLeft-ShiftLeft_arc" {  } { { "../ShiftLeft/ShiftLeft.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ShiftLeft/ShiftLeft.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "../ShiftLeft/ShiftLeft.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ShiftLeft/ShiftLeft.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/registros/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/registros/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-arch_Registro " "Found design unit 1: Registro-arch_Registro" {  } { { "../Registros/Registro.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Registros/Registro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "../Registros/Registro.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Registros/Registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-arch_RegFile " "Found design unit 1: RegFile-arch_RegFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxregdst/muxregdst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxregdst/muxregdst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxRegDst-archMuxRegDst " "Found design unit 1: MuxRegDst-archMuxRegDst" {  } { { "../MuxRegDst/MuxRegDst.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxRegDst/MuxRegDst.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Found entity 1: MuxRegDst" {  } { { "../MuxRegDst/MuxRegDst.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxRegDst/MuxRegDst.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxmemtoreg/muxmemtoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxmemtoreg/muxmemtoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxMemToReg-archMuxMemToReg " "Found design unit 1: MuxMemToReg-archMuxMemToReg" {  } { { "../MuxMemToReg/MuxMemToReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxMemToReg/MuxMemToReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Found entity 1: MuxMemToReg" {  } { { "../MuxMemToReg/MuxMemToReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxMemToReg/MuxMemToReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxalusrca/muxsrca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxalusrca/muxsrca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSrcA-archMuxScrA " "Found design unit 1: MuxSrcA-archMuxScrA" {  } { { "../MuxAluSrcA/MuxSrcA.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxAluSrcA/MuxSrcA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSrcA " "Found entity 1: MuxSrcA" {  } { { "../MuxAluSrcA/MuxSrcA.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxAluSrcA/MuxSrcA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alusrcb/muxalusrcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alusrcb/muxalusrcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxAluSrcB-archMuxAluSrcB " "Found design unit 1: MuxAluSrcB-archMuxAluSrcB" {  } { { "../AluSrcB/MuxAluSrcB.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/AluSrcB/MuxAluSrcB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxAluSrcB " "Found entity 1: MuxAluSrcB" {  } { { "../AluSrcB/MuxAluSrcB.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/AluSrcB/MuxAluSrcB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-Alu_arc " "Found design unit 1: Alu-Alu_arc" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606233 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alucontrol/alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alucontrol/alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluControl-arch_AluControl " "Found design unit 1: AluControl-arch_AluControl" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606233 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba2-arch_prueba " "Found design unit 1: prueba2-arch_prueba" {  } { { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606233 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba2 " "Found entity 1: prueba2" {  } { { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060606233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060606233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prueba2 " "Elaborating entity \"prueba2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559060606546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sBrAlu prueba2.vhd(141) " "Verilog HDL or VHDL warning at prueba2.vhd(141): object \"sBrAlu\" assigned a value but never read" {  } { { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559060606546 "|prueba2"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "salida 16 32 prueba2.vhd(219) " "VHDL Incomplete Partial Association warning at prueba2.vhd(219): port or argument \"salida\" has 16/32 unassociated elements" {  } { { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 219 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1559060606561 "|prueba2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:decoder " "Elaborating entity \"divisor\" for hierarchy \"divisor:decoder\"" {  } { { "prueba2.vhd" "decoder" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060606593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:muxMemReg " "Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:muxMemReg\"" {  } { { "prueba2.vhd" "muxMemReg" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060606593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:muxDST " "Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:muxDST\"" {  } { { "prueba2.vhd" "muxDST" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060606593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:registerFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:registerFile\"" {  } { { "prueba2.vhd" "registerFile" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060606608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:regA " "Elaborating entity \"Registro\" for hierarchy \"Registro:regA\"" {  } { { "prueba2.vhd" "regA" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060606608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSrcA MuxSrcA:MuxAluSrcA " "Elaborating entity \"MuxSrcA\" for hierarchy \"MuxSrcA:MuxAluSrcA\"" {  } { { "prueba2.vhd" "MuxAluSrcA" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060606624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAluSrcB MuxAluSrcB:aMuxAluSrcB " "Elaborating entity \"MuxAluSrcB\" for hierarchy \"MuxAluSrcB:aMuxAluSrcB\"" {  } { { "prueba2.vhd" "aMuxAluSrcB" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060606624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:aAluControl " "Elaborating entity \"AluControl\" for hierarchy \"AluControl:aAluControl\"" {  } { { "prueba2.vhd" "aAluControl" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060606624 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[0\] AluControl.vhd(42) " "Inferred latch for \"operation\[0\]\" at AluControl.vhd(42)" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606624 "|prueba2|AluControl:aAluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[1\] AluControl.vhd(42) " "Inferred latch for \"operation\[1\]\" at AluControl.vhd(42)" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606624 "|prueba2|AluControl:aAluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[2\] AluControl.vhd(42) " "Inferred latch for \"operation\[2\]\" at AluControl.vhd(42)" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606624 "|prueba2|AluControl:aAluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:aAlu " "Elaborating entity \"Alu\" for hierarchy \"Alu:aAlu\"" {  } { { "prueba2.vhd" "aAlu" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060606624 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] Alu.vhd(18) " "Inferred latch for \"tmp\[0\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] Alu.vhd(18) " "Inferred latch for \"tmp\[1\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] Alu.vhd(18) " "Inferred latch for \"tmp\[2\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] Alu.vhd(18) " "Inferred latch for \"tmp\[3\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] Alu.vhd(18) " "Inferred latch for \"tmp\[4\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] Alu.vhd(18) " "Inferred latch for \"tmp\[5\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] Alu.vhd(18) " "Inferred latch for \"tmp\[6\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] Alu.vhd(18) " "Inferred latch for \"tmp\[7\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] Alu.vhd(18) " "Inferred latch for \"tmp\[8\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] Alu.vhd(18) " "Inferred latch for \"tmp\[9\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] Alu.vhd(18) " "Inferred latch for \"tmp\[10\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] Alu.vhd(18) " "Inferred latch for \"tmp\[11\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] Alu.vhd(18) " "Inferred latch for \"tmp\[12\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] Alu.vhd(18) " "Inferred latch for \"tmp\[13\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] Alu.vhd(18) " "Inferred latch for \"tmp\[14\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] Alu.vhd(18) " "Inferred latch for \"tmp\[15\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] Alu.vhd(18) " "Inferred latch for \"tmp\[16\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] Alu.vhd(18) " "Inferred latch for \"tmp\[17\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] Alu.vhd(18) " "Inferred latch for \"tmp\[18\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] Alu.vhd(18) " "Inferred latch for \"tmp\[19\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] Alu.vhd(18) " "Inferred latch for \"tmp\[20\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] Alu.vhd(18) " "Inferred latch for \"tmp\[21\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] Alu.vhd(18) " "Inferred latch for \"tmp\[22\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] Alu.vhd(18) " "Inferred latch for \"tmp\[23\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] Alu.vhd(18) " "Inferred latch for \"tmp\[24\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] Alu.vhd(18) " "Inferred latch for \"tmp\[25\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] Alu.vhd(18) " "Inferred latch for \"tmp\[26\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] Alu.vhd(18) " "Inferred latch for \"tmp\[27\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] Alu.vhd(18) " "Inferred latch for \"tmp\[28\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] Alu.vhd(18) " "Inferred latch for \"tmp\[29\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] Alu.vhd(18) " "Inferred latch for \"tmp\[30\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] Alu.vhd(18) " "Inferred latch for \"tmp\[31\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] Alu.vhd(18) " "Inferred latch for \"res\[0\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] Alu.vhd(18) " "Inferred latch for \"res\[1\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] Alu.vhd(18) " "Inferred latch for \"res\[2\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] Alu.vhd(18) " "Inferred latch for \"res\[3\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] Alu.vhd(18) " "Inferred latch for \"res\[4\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] Alu.vhd(18) " "Inferred latch for \"res\[5\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] Alu.vhd(18) " "Inferred latch for \"res\[6\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] Alu.vhd(18) " "Inferred latch for \"res\[7\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] Alu.vhd(18) " "Inferred latch for \"res\[8\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] Alu.vhd(18) " "Inferred latch for \"res\[9\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] Alu.vhd(18) " "Inferred latch for \"res\[10\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] Alu.vhd(18) " "Inferred latch for \"res\[11\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] Alu.vhd(18) " "Inferred latch for \"res\[12\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] Alu.vhd(18) " "Inferred latch for \"res\[13\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] Alu.vhd(18) " "Inferred latch for \"res\[14\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] Alu.vhd(18) " "Inferred latch for \"res\[15\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] Alu.vhd(18) " "Inferred latch for \"res\[16\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] Alu.vhd(18) " "Inferred latch for \"res\[17\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] Alu.vhd(18) " "Inferred latch for \"res\[18\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] Alu.vhd(18) " "Inferred latch for \"res\[19\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] Alu.vhd(18) " "Inferred latch for \"res\[20\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] Alu.vhd(18) " "Inferred latch for \"res\[21\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] Alu.vhd(18) " "Inferred latch for \"res\[22\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] Alu.vhd(18) " "Inferred latch for \"res\[23\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] Alu.vhd(18) " "Inferred latch for \"res\[24\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] Alu.vhd(18) " "Inferred latch for \"res\[25\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] Alu.vhd(18) " "Inferred latch for \"res\[26\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] Alu.vhd(18) " "Inferred latch for \"res\[27\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] Alu.vhd(18) " "Inferred latch for \"res\[28\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] Alu.vhd(18) " "Inferred latch for \"res\[29\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] Alu.vhd(18) " "Inferred latch for \"res\[30\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] Alu.vhd(18) " "Inferred latch for \"res\[31\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559060606640 "|prueba2|Alu:aAlu"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[0\] " "LATCH primitive \"Alu:aAlu\|res\[0\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[1\] " "LATCH primitive \"Alu:aAlu\|res\[1\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[2\] " "LATCH primitive \"Alu:aAlu\|res\[2\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[3\] " "LATCH primitive \"Alu:aAlu\|res\[3\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[4\] " "LATCH primitive \"Alu:aAlu\|res\[4\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[5\] " "LATCH primitive \"Alu:aAlu\|res\[5\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[6\] " "LATCH primitive \"Alu:aAlu\|res\[6\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[7\] " "LATCH primitive \"Alu:aAlu\|res\[7\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[8\] " "LATCH primitive \"Alu:aAlu\|res\[8\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[9\] " "LATCH primitive \"Alu:aAlu\|res\[9\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[10\] " "LATCH primitive \"Alu:aAlu\|res\[10\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[11\] " "LATCH primitive \"Alu:aAlu\|res\[11\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[12\] " "LATCH primitive \"Alu:aAlu\|res\[12\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[13\] " "LATCH primitive \"Alu:aAlu\|res\[13\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[14\] " "LATCH primitive \"Alu:aAlu\|res\[14\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[15\] " "LATCH primitive \"Alu:aAlu\|res\[15\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559060606765 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegFile:registerFile\|array_reg " "RAM logic \"RegFile:registerFile\|array_reg\" is uninferred due to asynchronous read logic" {  } { { "../RegFile/RegFile.vhd" "array_reg" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1559060606874 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1559060606874 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegFile:registerFile\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegFile:registerFile\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559060606999 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1559060606999 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559060606999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegFile:registerFile\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegFile:registerFile\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559060607124 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559060607124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sng1 " "Found entity 1: altsyncram_sng1" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559060607249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559060607249 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a16 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a17 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a18 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a19 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a20 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a21 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a22 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a23 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a24 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a25 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a26 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 817 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a27 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a28 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a29 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a30 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a31 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607514 "|prueba2|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1559060607514 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1559060607514 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1040 " "1040 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1559060607764 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_sng1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/db/altsyncram_sng1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 187 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060607764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559060608014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060608014 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regDst " "No output dependent on input pin \"regDst\"" {  } { { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060608108 "|prueba2|regDst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eALUOp\[0\] " "No output dependent on input pin \"eALUOp\[0\]\"" {  } { { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060608108 "|prueba2|eALUOp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eALUOp\[1\] " "No output dependent on input pin \"eALUOp\[1\]\"" {  } { { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559060608108 "|prueba2|eALUOp[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1559060608108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559060608108 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559060608108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559060608108 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559060608108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559060608108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559060608155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 11:23:28 2019 " "Processing ended: Tue May 28 11:23:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559060608155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559060608155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559060608155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559060608155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559060609858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559060609858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 11:23:29 2019 " "Processing started: Tue May 28 11:23:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559060609858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559060609858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off prueba2 -c prueba2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off prueba2 -c prueba2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559060609858 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559060610076 ""}
{ "Info" "0" "" "Project  = prueba2" {  } {  } 0 0 "Project  = prueba2" 0 0 "Fitter" 0 0 1559060610076 ""}
{ "Info" "0" "" "Revision = prueba2" {  } {  } 0 0 "Revision = prueba2" 0 0 "Fitter" 0 0 1559060610076 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1559060610217 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prueba2 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"prueba2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559060610232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559060610295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559060610295 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559060610436 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559060610451 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559060611170 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559060611170 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559060611170 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559060611170 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559060611170 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559060611170 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559060611170 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559060611170 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559060611185 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 25 " "No exact pin location assignment(s) for 1 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "prueba2.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/prueba2.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559060611279 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1559060611279 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prueba2.sdc " "Synopsys Design Constraints File file not found: 'prueba2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559060611467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559060611467 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559060611467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:decoder\|state  " "Automatically promoted node divisor:decoder\|state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559060611467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:decoder\|state~0 " "Destination node divisor:decoder\|state~0" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:decoder|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559060611467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559060611467 ""}  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:decoder|state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559060611467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559060611560 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559060611560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559060611576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559060611576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559060611576 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559060611576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559060611576 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559060611576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559060611592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559060611592 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559060611592 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1559060611592 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1559060611592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559060611592 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559060611592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559060611592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559060611592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559060611592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559060611592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 17 19 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559060611592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 3 37 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559060611592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559060611592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1559060611592 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559060611592 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559060611607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559060613404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559060613513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559060613513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559060614091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559060614091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559060614169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559060615184 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559060615184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559060615309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559060615325 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559060615325 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559060615325 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559060615341 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[0\] 0 " "Pin \"salidaPrueba\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[1\] 0 " "Pin \"salidaPrueba\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[2\] 0 " "Pin \"salidaPrueba\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[3\] 0 " "Pin \"salidaPrueba\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[4\] 0 " "Pin \"salidaPrueba\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[5\] 0 " "Pin \"salidaPrueba\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[6\] 0 " "Pin \"salidaPrueba\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[7\] 0 " "Pin \"salidaPrueba\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[8\] 0 " "Pin \"salidaPrueba\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[9\] 0 " "Pin \"salidaPrueba\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[10\] 0 " "Pin \"salidaPrueba\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[11\] 0 " "Pin \"salidaPrueba\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[12\] 0 " "Pin \"salidaPrueba\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[13\] 0 " "Pin \"salidaPrueba\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[14\] 0 " "Pin \"salidaPrueba\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[15\] 0 " "Pin \"salidaPrueba\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559060615341 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1559060615341 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559060615481 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559060615497 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559060615622 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559060615934 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559060615950 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1559060616028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/output_files/prueba2.fit.smsg " "Generated suppressed messages file D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/output_files/prueba2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559060616137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559060616356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 11:23:36 2019 " "Processing ended: Tue May 28 11:23:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559060616356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559060616356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559060616356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559060616356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559060617621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559060617621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 11:23:37 2019 " "Processing started: Tue May 28 11:23:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559060617621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559060617621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off prueba2 -c prueba2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off prueba2 -c prueba2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559060617621 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559060619246 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559060619293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559060620105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 11:23:40 2019 " "Processing ended: Tue May 28 11:23:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559060620105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559060620105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559060620105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559060620105 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559060620793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559060621792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559060621792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 11:23:41 2019 " "Processing started: Tue May 28 11:23:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559060621792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559060621792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta prueba2 -c prueba2 " "Command: quartus_sta prueba2 -c prueba2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559060621792 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559060622027 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559060622339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559060622417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559060622417 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prueba2.sdc " "Synopsys Design Constraints File file not found: 'prueba2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1559060622558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559060622558 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:decoder\|state divisor:decoder\|state " "create_clock -period 1.000 -name divisor:decoder\|state divisor:decoder\|state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622558 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622558 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622558 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559060622573 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1559060622573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559060622589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.280 " "Worst-case setup slack is -6.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.280      -114.381 divisor:decoder\|state  " "   -6.280      -114.381 divisor:decoder\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.645         0.000 clk  " "    2.645         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559060622589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.393 " "Worst-case hold slack is -2.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.393        -2.393 clk  " "   -2.393        -2.393 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.786         0.000 divisor:decoder\|state  " "    2.786         0.000 divisor:decoder\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559060622589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559060622605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559060622605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -139.264 divisor:decoder\|state  " "   -2.064      -139.264 divisor:decoder\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -2.691 clk  " "   -1.469        -2.691 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559060622605 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559060622651 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1559060622651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559060622667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.460 " "Worst-case setup slack is -2.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460       -52.781 divisor:decoder\|state  " "   -2.460       -52.781 divisor:decoder\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.566         0.000 clk  " "    1.566         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559060622683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.186 " "Worst-case hold slack is -1.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186        -1.186 clk  " "   -1.186        -1.186 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.234         0.000 divisor:decoder\|state  " "    2.234         0.000 divisor:decoder\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559060622683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559060622683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559060622683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -110.366 divisor:decoder\|state  " "   -1.627      -110.366 divisor:decoder\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 clk  " "   -1.222        -2.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559060622698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559060622698 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559060622745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559060622761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559060622761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559060622839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 11:23:42 2019 " "Processing ended: Tue May 28 11:23:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559060622839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559060622839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559060622839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559060622839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559060624073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559060624089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 11:23:43 2019 " "Processing started: Tue May 28 11:23:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559060624089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559060624089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off prueba2 -c prueba2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off prueba2 -c prueba2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559060624089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prueba2.vo D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/simulation/modelsim/ simulation " "Generated file prueba2.vo in folder \"D:/PUJ/8/Arq/ProyectoARQUI2/prueba2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559060624713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559060624776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 11:23:44 2019 " "Processing ended: Tue May 28 11:23:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559060624776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559060624776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559060624776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559060624776 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559060625479 ""}
