<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 2</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 2" title="Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 2" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/ASE/2004/DATE-v2-2004.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 2</em><br/>DATE v2, 2004.</h2>
<div class="rbox">
<strong><a href="ASE.html">ASE</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/date/2004">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Eighth+Conference+on+Design,+Automation+and+Test+in+Europe,+Volume+2%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-v2-2004,
	booktitle     = "{DATE v2}",
<span id="isbn">	isbn          = "0-7695-2085-5",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 2}",
	year          = 2004,
}</pre>
</div>
<hr/>
<h3>Contents (123 items)</h3><dl class="toc"><div class="rbox"><span class="tag">19 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">18 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">15 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">12 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">11 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">11 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">10 ×<a href="tag/network.html">#network</a></span><br/><span class="tag">8 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">7 ×<a href="tag/reduction.html">#reduction</a></span><br/><span class="tag">7 ×<a href="tag/testing.html">#testing</a></span><br/></div><dt><a href="DATE-v2-2004-MangoCWC.html">DATE-v2-2004-MangoCWC</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Pattern Selection for Testing of Deep Sub-Micron Timing Defects (<abbr title="Mango Chia-Tso Chao">MCTC</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), p. 160.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-v2-2004-LoghiABBZ.html">DATE-v2-2004-LoghiABBZ</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span></dt><dd>Analyzing On-Chip Communication in a MPSoC Environment (<abbr title="Mirko Loghi">ML</abbr>, <abbr title="Federico Angiolini">FA</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-GrunewaldNPR.html">DATE-v2-2004-GrunewaldNPR</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A Mapping Strategy for Resource-Efficient Network Processing on Multiprocessor SoC (<abbr title="Matthias Grünewald">MG</abbr>, <abbr title="Jörg-Christian Niemann">JCN</abbr>, <abbr title="Mario Porrmann">MP</abbr>, <abbr title="Ulrich Rückert">UR</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-PestanaRRGG.html">DATE-v2-2004-PestanaRRGG</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach (<abbr title="Santiago González Pestana">SGP</abbr>, <abbr title="Edwin Rijpkema">ER</abbr>, <abbr title="Andrei Radulescu">AR</abbr>, <abbr title="Kees G. W. Goossens">KGWG</abbr>, <abbr title="Om Prakash Gangwal">OPG</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-XuWHCL.html">DATE-v2-2004-XuWHCL</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>A Case Study in Networks-on-Chip Design for Embedded Video (<abbr title="Jiang Xu">JX</abbr>, <abbr title="Wayne Wolf">WW</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Tiehan Lv">TL</abbr>), pp. 770–777.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-DuanK.html">DATE-v2-2004-DuanK</a></dt><dd>Exploiting Crosstalk to Speed up On-Chip Buse (<abbr title="Chunjie Duan">CD</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 778–783.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-GlebovGZOPB.html">DATE-v2-2004-GlebovGZOPB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>False-Noise Analysis for Domino Circuits (<abbr title="Alexey Glebov">AG</abbr>, <abbr title="Sergey Gavrilov">SG</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Murat R. Becer">MRB</abbr>), pp. 784–789.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-LiuWH.html">DATE-v2-2004-LiuWH</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Crosstalk Minimization in Logic Synthesis for PLA (<abbr title="Yi-Yu Liu">YYL</abbr>, <abbr title="Kuo-Hua Wang">KHW</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 790–795.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-NardiS.html">DATE-v2-2004-NardiS</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis for Manufacturability: A Sanity Check (<abbr title="Alessandra Nardi">AN</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 796–803.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-AbasRK.html">DATE-v2-2004-AbasRK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Design of Sub-10-Picoseconds On-Chip Time Measurement Circuit (<abbr title="M. Amir Abas">MAA</abbr>, <abbr title="Gordon Russell">GR</abbr>, <abbr title="D. J. Kinniment">DJK</abbr>), pp. 804–809.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-VrankenSW.html">DATE-v2-2004-VrankenSW</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Impact of Test Point Insertion on Silicon Area and Timing during Layout (<abbr title="Harald P. E. Vranken">HPEV</abbr>, <abbr title="Ferry Syafei Sapei">FSS</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 810–815.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-RizkPW.html">DATE-v2-2004-RizkPW</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Designing Self Test Programs for Embedded DSP Cores (<abbr title="Hani Rizk">HR</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>), pp. 816–823.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-WangMR.html">DATE-v2-2004-WangMR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Automated, Accurate Macromodelling of Digital Aggressors for Power/Ground/Substrate Noise Prediction (<abbr title="Zhe Wang">ZW</abbr>, <abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 824–829.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-WangTC.html">DATE-v2-2004-WangTC</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Thermal and Power Integrity Based Power/Ground Networks Optimization (<abbr title="Ting-Yuan Wang">TYW</abbr>, <abbr title="Jeng-Liang Tsai">JLT</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 830–835.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-LanD.html">DATE-v2-2004-LanD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesized Compact Models (SCM) of Substrate Noise Coupling Analysis and Synthesis in Mixed-Signal ICs (<abbr title="Hai Lan">HL</abbr>, <abbr title="Robert W. Dutton">RWD</abbr>), pp. 836–843.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-Paulin.html">DATE-v2-2004-Paulin</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>DATE Panel: Chips of the Future: Soft, Crunchy or Hard? (<abbr title="Pierre G. Paulin">PGP</abbr>), pp. 844–851.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-KadayifK.html">DATE-v2-2004-KadayifK</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Tuning In-Sensor Data Filtering to Reduce Energy Consumption in Wireless Sensor Networks (<abbr title="Ismail Kadayif">IK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 852–857.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-AcquavivaLB.html">DATE-v2-2004-AcquavivaLB</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Power-Aware Network Swapping for Wireless Palmtop PCs (<abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Emanuele Lattanzi">EL</abbr>, <abbr title="Alessandro Bogliolo">AB</abbr>), pp. 858–863.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-LiverisB.html">DATE-v2-2004-LiverisB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Power Aware Interface Synthesis for Bus-Based SoC Design (<abbr title="Nikolaos D. Liveris">NDL</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 864–869.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-BranoverKG.html">DATE-v2-2004-BranoverKG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Asynchronous Design By Conversion: Converting Synchronous Circuits into Asynchronous Ones (<abbr title="Alex Branover">AB</abbr>, <abbr title="Rakefet Kol">RK</abbr>, <abbr title="Ran Ginosar">RG</abbr>), pp. 870–877.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-RadulescuDGRW.html">DATE-v2-2004-RadulescuDGRW</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration (<abbr title="Andrei Radulescu">AR</abbr>, <abbr title="John Dielissen">JD</abbr>, <abbr title="Kees G. W. Goossens">KGWG</abbr>, <abbr title="Edwin Rijpkema">ER</abbr>, <abbr title="Paul Wielage">PW</abbr>), pp. 878–883.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-JalabertMBM.html">DATE-v2-2004-JalabertMBM</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip (<abbr title="Antoine Jalabert">AJ</abbr>, <abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 884–889.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-MillbergNTJ.html">DATE-v2-2004-MillbergNTJ</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip (<abbr title="Mikael Millberg">MM</abbr>, <abbr title="Erland Nilsson">EN</abbr>, <abbr title="Rikard Thid">RT</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 890–895.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-MuraliM.html">DATE-v2-2004-MuraliM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Bandwidth-Constrained Mapping of Cores onto NoC Architectures (<abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 896–903.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-ZhangGZJ.html">DATE-v2-2004-ZhangGZJ</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis and Optimization of Threshold Logic Networks with Application to Nanotechnologies (<abbr title="Rui Zhang">RZ</abbr>, <abbr title="Pallav Gupta">PG</abbr>, <abbr title="Lin Zhong">LZ</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 904–909.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-KarandikarS.html">DATE-v2-2004-KarandikarS</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Comparisons of Circuit Implementations (<abbr title="Shrirang K. Karandikar">SKK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 910–915.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-TiwariT.html">DATE-v2-2004-TiwariT</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>Saving Power by Mapping Finite-State Machines into Embedded Memory Blocks in FPGAs (<abbr title="Anurag Tiwari">AT</abbr>, <abbr title="Karen A. Tomko">KAT</abbr>), pp. 916–921.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-KumarBK.html">DATE-v2-2004-KumarBK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>MemMap: Technology Mapping Algorithm for Area Reduction in FPGAs with Embedded Memory Arrays Using Reconvergence Analysis (<abbr title="A. Manoj Kumar">AMK</abbr>, <abbr title="Jayaram Bobba">JB</abbr>, <abbr title="V. Kamakoti">VK</abbr>), pp. 922–929.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-RajskiT.html">DATE-v2-2004-RajskiT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>Nanometer Design: What are the Requirements for Manufacturing Test? (<abbr title="Janusz Rajski">JR</abbr>, <abbr title="Kan Thapar">KT</abbr>), pp. 930–937.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-PhillipsS.html">DATE-v2-2004-PhillipsS</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Poor Man’s TBR: A Simple Model Reduction Scheme (<abbr title="Joel R. Phillips">JRP</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>), pp. 938–943.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-Feldmann.html">DATE-v2-2004-Feldmann</a> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Model Order Reduction Techniques for Linear Systems with Large Numbers of Terminals (<abbr title="Peter Feldmann">PF</abbr>), pp. 944–947.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-v2-2004-JiangC.html">DATE-v2-2004-JiangC</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SCORE: SPICE COmpatible Reluctance Extraction (<abbr title="Rong Jiang">RJ</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 948–953.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-RosselloS.html">DATE-v2-2004-RosselloS</a></dt><dd>A Compact Propagation Delay Model for Deep-Submicron CMOS Gates including Crosstalk (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 954–961.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-DasikaVCS.html">DATE-v2-2004-DasikaVCS</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>A Framework for Battery-Aware Sensor Management (<abbr title="Sridhar Dasika">SD</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="R. Srinivasan">RS</abbr>), pp. 962–967.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-Stanley-MarbellM.html">DATE-v2-2004-Stanley-MarbellM</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>Local Decisions and Triggering Mechanisms for Adaptive Fault-Tolerance (<abbr title="Phillip Stanley-Marbell">PSM</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 968–973.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-GuptaJ.html">DATE-v2-2004-GuptaJ</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>An Algorithm for Nano-Pipelining of Circuits and Architectures for a Nanotechnology (<abbr title="Pallav Gupta">PG</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 974–979.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-ShendeMB.html">DATE-v2-2004-ShendeMB</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Smaller Two-Qubit Circuits for Quantum Communication and Computation (<abbr title="Vivek V. Shende">VVS</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Stephen S. Bullock">SSB</abbr>), pp. 980–987.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-VerbauwhedeSPK.html">DATE-v2-2004-VerbauwhedeSPK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Architectures and Design Techniques for Energy Efficient Embedded DSP and Multimedia Processing (<abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Christian Piguet">CP</abbr>, <abbr title="Bart Kienhuis">BK</abbr>), pp. 988–995.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-VorgRR.html">DATE-v2-2004-VorgRR</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Measurement of IP Qualification Costs and Benefits (<abbr title="Andreas Vörg">AV</abbr>, <abbr title="Martin Radetzki">MR</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 996–1001.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-UedaSTI.html">DATE-v2-2004-UedaSTI</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Architecture-Level Performance Estimation for IP-Based Embedded Systems (<abbr title="Kyoko Ueda">KU</abbr>, <abbr title="Keishi Sakanushi">KS</abbr>, <abbr title="Yoshinori Takeuchi">YT</abbr>, <abbr title="Masaharu Imai">MI</abbr>), pp. 1002–1007.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-SinghT.html">DATE-v2-2004-SinghT</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures (<abbr title="Montek Singh">MS</abbr>, <abbr title="Michael Theobald">MT</abbr>), pp. 1008–1013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-BoladoPCHSSFB.html">DATE-v2-2004-BoladoPCHSSFB</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/open%20source.html" title="open source">#open source</a></span></dt><dd>Platform Based on Open-Source Cores for Industrial Applications (<abbr title="M. Bolado">MB</abbr>, <abbr title="Hector Posadas">HP</abbr>, <abbr title="Javier Castillo">JC</abbr>, <abbr title="Pablo Huerta">PH</abbr>, <abbr title="Pablo Sánchez">PS</abbr>, <abbr title="C. Sánchez">CS</abbr>, <abbr title="H. Fouren">HF</abbr>, <abbr title="Francisco Blasco">FB</abbr>), pp. 1014–1019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-CheungPHC.html">DATE-v2-2004-CheungPHC</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>MINCE: Matching INstructions Using Combinational Equivalence for Extensible Processor (<abbr title="Newton Cheung">NC</abbr>, <abbr title="Sri Parameswaran">SP</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Jeremy Chan">JC</abbr>), pp. 1020–1027.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-PopEPIHB.html">DATE-v2-2004-PopEPIHB</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Design Optimization of Multi-Cluster Embedded Systems for Real-Time Application (<abbr title="Paul Pop">PP</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Viacheslav Izosimov">VI</abbr>, <abbr title="Magnus Hellring">MH</abbr>, <abbr title="Olof Bridal">OB</abbr>), pp. 1027–1033.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-v2-2004-TanM.html">DATE-v2-2004-TanM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Timing Analysis for Preemptive Multi-Tasking Real-Time Systems with Caches (<abbr title="Yudong Tan">YT</abbr>, <abbr title="Vincent John Mooney III">VJMI</abbr>), pp. 1034–1039.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-MaxiaguineKT.html">DATE-v2-2004-MaxiaguineKT</a> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span></dt><dd>Workload Characterization Model for Tasks with Variable Execution Demand (<abbr title="Alexander Maxiaguine">AM</abbr>, <abbr title="Simon Künzli">SK</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 1040–1045.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-JersakHE.html">DATE-v2-2004-JersakHE</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Context-Aware Performance Analysis for Efficient Embedded System Design (<abbr title="Marek Jersak">MJ</abbr>, <abbr title="Rafik Henia">RH</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 1046–1051.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-ShoganC.html">DATE-v2-2004-ShoganC</a></dt><dd>Compact Binaries with Code Compression in a Software Dynamic Translator (<abbr title="Stacey Shogan">SS</abbr>, <abbr title="Bruce R. Childers">BRC</abbr>), pp. 1052–1059.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-DworakCWM.html">DATE-v2-2004-DworakCWM</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Balanced Excitation and Its Effect on the Fortuitous Detection of Dynamic Defects (<abbr title="Jennifer Dworak">JD</abbr>, <abbr title="Brad Cobb">BC</abbr>, <abbr title="James Wingfield">JW</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 1066–1071.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-HuangCHTHH.html">DATE-v2-2004-HuangCHTHH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Intermittent Scan Chain Fault Diagnosis Based on Signal Probability Analysis (<abbr title="Yu Huang">YH</abbr>, <abbr title="Wu-Tung Cheng">WTC</abbr>, <abbr title="Cheng-Ju Hsieh">CJH</abbr>, <abbr title="Huan-Yung Tseng">HYT</abbr>, <abbr title="Alou Huang">AH</abbr>, <abbr title="Yu-Ting Hung">YTH</abbr>), pp. 1072–1077.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-TirumurtiKSC.html">DATE-v2-2004-TirumurtiKSC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A Modeling Approach for Addressing Power Supply Switching Noise Related Failures of Integrated Circuit (<abbr title="Chandra Tirumurti">CT</abbr>, <abbr title="Sandip Kundu">SK</abbr>, <abbr title="Susmita Sur-Kolay">SSK</abbr>, <abbr title="Yi-Shing Chang">YSC</abbr>), pp. 1078–1083.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-Al-ArsG.html">DATE-v2-2004-Al-ArsG</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Soft Faults and the Importance of Stresses in Memory Testing (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 1084–1091.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-LinZ.html">DATE-v2-2004-LinZ</a> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span></dt><dd>Wire Retiming for System-on-Chip by Fixpoint Computation (<abbr title="Chuan Lin">CL</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 1092–1097.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-KahngMR.html">DATE-v2-2004-KahngMR</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Boosting: Min-Cut Placement with Improved Signal Delay (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 1098–1103.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-DengW.html">DATE-v2-2004-DengW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Optimal Algorithm for Minimizing the Number of Twists in an On-Chip Bus (<abbr title="Liang Deng">LD</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 1104–1109.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-GuptaK.html">DATE-v2-2004-GuptaK</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Fast Word-Level Statistical Estimator of Intra-Bus Crosstalk (<abbr title="Suvodeep Gupta">SG</abbr>, <abbr title="Srinivas Katkoori">SK</abbr>), pp. 1110–1115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-XiongH.html">DATE-v2-2004-XiongH</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Full-Chip Multilevel Routing for Power and Signal Integrity (<abbr title="Jinjun Xiong">JX</abbr>, <abbr title="Lei He">LH</abbr>), pp. 1116–1123.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-AntwerpenDGMPVV.html">DATE-v2-2004-AntwerpenDGMPVV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Energy-Aware System Design for Wireless Multimedia (<abbr title="Hans Van Antwerpen">HVA</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Shivajit Mohapatra">SM</abbr>, <abbr title="Cristiano Pereira">CP</abbr>, <abbr title="Nalini Venkatasubramanian">NV</abbr>, <abbr title="Ralph von Vignau">RvV</abbr>), pp. 1124–1131.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-DziriCWJ.html">DATE-v2-2004-DziriCWJ</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Unified Component Integration Flow for Multi-Processor SoC Design and Validation (<abbr title="Mohamed-Anouar Dziri">MAD</abbr>, <abbr title="Wander O. Cesário">WOC</abbr>, <abbr title="Flávio Rech Wagner">FRW</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 1132–1137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-ChandraXSP.html">DATE-v2-2004-ChandraXSP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Interconnect Channel Design Methodology for High Performance Integrated Circuits (<abbr title="Vikas Chandra">VC</abbr>, <abbr title="Anthony Xu">AX</abbr>, <abbr title="Herman Schmit">HS</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 1138–1143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-BobrekPNPT.html">DATE-v2-2004-BobrekPNPT</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Modeling Shared Resource Contention Using a Hybrid Simulation/Analytical Approach (<abbr title="Alex Bobrek">AB</abbr>, <abbr title="Joshua J. Pieper">JJP</abbr>, <abbr title="Jeffrey E. Nelson">JEN</abbr>, <abbr title="JoAnn M. Paul">JMP</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 1144–1149.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-SuhBL.html">DATE-v2-2004-SuhBL</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Supporting Cache Coherence in Heterogeneous Multiprocessor Systems (<abbr title="Taeweon Suh">TS</abbr>, <abbr title="Douglas M. Blough">DMB</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>), pp. 1150–1157.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-KadayifKK.html">DATE-v2-2004-KadayifKK</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors (<abbr title="Ismail Kadayif">IK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ibrahim Kolcu">IK</abbr>), pp. 1158–1163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-PinelloCS.html">DATE-v2-2004-PinelloCS</a> <span class="tag"><a href="tag/deployment.html" title="deployment">#deployment</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Fault-Tolerant Deployment of Embedded Software for Cost-Sensitive Real-Time Feedback-Control Applications (<abbr title="Claudio Pinello">CP</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 1164–1169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-ZhangC.html">DATE-v2-2004-ZhangC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Task Feasibility Analysis and Dynamic Voltage Scaling in Fault-Tolerant Real-Time Embedded Systems (<abbr title="Ying Zhang">YZ</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1170–1175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-CortesEP.html">DATE-v2-2004-CortesEP</a> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Quasi-Static Scheduling for Real-Time Systems with Hard and Soft Tasks (<abbr title="Luis Alejandro Cortés">LAC</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 1176–1183.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-SunterOCJBEBB.html">DATE-v2-2004-SunterOCJBEBB</a> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Status of IEEE Testability Standards 1149.4, 1532 and 1149.6 (<abbr title="Stephen K. Sunter">SKS</abbr>, <abbr title="Adam Osseiran">AO</abbr>, <abbr title="Adam Cron">AC</abbr>, <abbr title="Neil Jacobson">NJ</abbr>, <abbr title="Dave Bonnett">DB</abbr>, <abbr title="Bill Eklow">BE</abbr>, <abbr title="Carl Barnhart">CB</abbr>, <abbr title="Ben Bennetts">BB</abbr>), pp. 1184–1191.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-RanKWM.html">DATE-v2-2004-RanKWM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Eliminating False Positives in Crosstalk Noise Analysis (<abbr title="Yajun Ran">YR</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Yosinori Watanabe">YW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 1192–1197.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-MondalCM.html">DATE-v2-2004-MondalCM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A New Approach to Timing Analysis Using Event Propagation and Temporal Logic (<abbr title="Arijit Mondal">AM</abbr>, <abbr title="P. P. Chakrabarti">PPC</abbr>, <abbr title="Chittaranjan A. Mandal">CAM</abbr>), pp. 1198–1203.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-HsiehH.html">DATE-v2-2004-HsiehH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>A New Effective Congestion Model in Floorplan Design (<abbr title="Yi-Lin Hsieh">YLH</abbr>, <abbr title="Tsai-Ming Hsieh">TMH</abbr>), pp. 1204–1209.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-NakashimaIOM.html">DATE-v2-2004-NakashimaIOM</a></dt><dd>ULSI Interconnect Length Distribution Model Considering Core Utilization (<abbr title="Hidenari Nakashima">HN</abbr>, <abbr title="Junpei Inoue">JI</abbr>, <abbr title="Kenichi Okada">KO</abbr>, <abbr title="Kazuya Masu">KM</abbr>), pp. 1210–1217.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-RosaPGL.html">DATE-v2-2004-RosaPGL</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Implementation of a UMTS Turbo-Decoder on a Dynamically Reconfigurable Platform (<abbr title="Alberto La Rosa">ALR</abbr>, <abbr title="Claudio Passerone">CP</abbr>, <abbr title="Francesco Gregoretti">FG</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), pp. 1218–1223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-MeiVVL.html">DATE-v2-2004-MeiVVL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study (<abbr title="Bingfeng Mei">BM</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>), pp. 1224–1229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-KhawamBPAAAW.html">DATE-v2-2004-KhawamBPAAAW</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>Efficient Implementations of Mobile Video Computations on Domain-Specific Reconfigurable Arrays (<abbr title="Sami Khawam">SK</abbr>, <abbr title="Sajid Baloch">SB</abbr>, <abbr title="Arjun Pai">AP</abbr>, <abbr title="Imran Ahmed">IA</abbr>, <abbr title="Nizamettin Aydin">NA</abbr>, <abbr title="Tughrul Arslan">TA</abbr>, <abbr title="Fred Westall">FW</abbr>), pp. 1230–1235.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-Krupnova.html">DATE-v2-2004-Krupnova</a> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience (<abbr title="Helena Krupnova">HK</abbr>), pp. 1236–1243.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-ZhuM.html">DATE-v2-2004-ZhuM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using a Communication Architecture Specification in an Application-Driven Retargetable Prototyping Platform for Multiprocessing (<abbr title="Xinping Zhu">XZ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 1244–1249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-BanerjeeVC.html">DATE-v2-2004-BanerjeeVC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Power and Performance Model for Network-on-Chip Architectures (<abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Praveen Vellanki">PV</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 1250–1255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-WieferinkKLAMBN.html">DATE-v2-2004-WieferinkKLAMBN</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platform (<abbr title="Andreas Wieferink">AW</abbr>, <abbr title="Tim Kogel">TK</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Achim Nohl">AN</abbr>), pp. 1256–1263.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-VermaWM.html">DATE-v2-2004-VermaWM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Cache-Aware Scratchpad Allocation Algorithm (<abbr title="Manish Verma">MV</abbr>, <abbr title="Lars Wehmeyer">LW</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 1264–1269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-LorenzM.html">DATE-v2-2004-LorenzM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Phase Coupled Code Generation for DSPs Using a Genetic Algorithm (<abbr title="Markus Lorenz">ML</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 1270–1275.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-HohenauerSKWKLAMBS.html">DATE-v2-2004-HohenauerSKWKLAMBS</a> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models (<abbr title="Manuel Hohenauer">MH</abbr>, <abbr title="Hanno Scharwächter">HS</abbr>, <abbr title="Kingshuk Karuri">KK</abbr>, <abbr title="Oliver Wahlen">OW</abbr>, <abbr title="Tim Kogel">TK</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Hans van Someren">HvS</abbr>), pp. 1276–1283.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-TehranipourNC.html">DATE-v2-2004-TehranipourNC</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Nine-Coded Compression Technique with Application to Reduced Pin-Count Testing and Flexible On-Chip Decompression (<abbr title="Mohammad H. Tehranipour">MHT</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1284–1289.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-ArslanO.html">DATE-v2-2004-ArslanO</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>CircularScan: A Scan Architecture for Test Cost Reduction (<abbr title="Baris Arslan">BA</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 1290–1295.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-WangLC.html">DATE-v2-2004-WangLC</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Hybrid Delay Scan: A Low Hardware Overhead Scan-Based Delay Test Technique for High Fault Coverage and Compact Test Sets (<abbr title="Seongmoon Wang">SW</abbr>, <abbr title="Xiao Liu">XL</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>), pp. 1296–1301.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-LeiningerGM.html">DATE-v2-2004-LeiningerGM</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Diagnosis of Scan-Chains by Use of a Configurable Signature Register and Error-Correcting Code (<abbr title="Andreas Leininger">AL</abbr>, <abbr title="Michael Gössel">MG</abbr>, <abbr title="Peter Muhmenthaler">PM</abbr>), pp. 1302–1309.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-WanS.html">DATE-v2-2004-WanS</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hierarchical Multi-Dimensional Table Lookup for Model Compiler Based Circuit Simulation (<abbr title="Bo Wan">BW</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 1310–1315.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-FengZCZF.html">DATE-v2-2004-FengZCZF</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Direct Nonlinear Order Reduction with Variational Analysis (<abbr title="Lihong Feng">LF</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Charles Chiang">CC</abbr>, <abbr title="Dian Zhou">DZ</abbr>, <abbr title="Qiang Fang">QF</abbr>), pp. 1316–1321.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v2-2004-ZhouZLLZC.html">DATE-v2-2004-ZhouZLLZC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Steady-State Analysis of Nonlinear Circuits Using Discrete Singular Convolution Method (<abbr title="Xin Zhou">XZ</abbr>, <abbr title="Dian Zhou">DZ</abbr>, <abbr title="Jin Liu">JL</abbr>, <abbr title="Ruiming Li">RL</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Charles Chiang">CC</abbr>), pp. 1322–1326.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-v2-2004-MineKKWA.html">DATE-v2-2004-MineKKWA</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hybrid Reduction Technique for Efficient Simulation of Linear/Nonlinear Mixed Circuits (<abbr title="Takashi Mine">TM</abbr>, <abbr title="Hidemasa Kubota">HK</abbr>, <abbr title="Atsushi Kamo">AK</abbr>, <abbr title="Takayuki Watanabe">TW</abbr>, <abbr title="Hideki Asai">HA</abbr>), pp. 1327–1333.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-v2-2004-Fitzpatric.html">DATE-v2-2004-Fitzpatric</a></dt><dd>System Verilog for VHDL Users (<abbr title="Tom Fitzpatric">TF</abbr>), pp. 1334–1341.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-MarculescuPH.html">DATE-v2-2004-MarculescuPH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Distributed Multimedia System Design: A Holistic Perspective (<abbr title="Radu Marculescu">RM</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1342–1349.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v2-2004-SbeytiNE.html">DATE-v2-2004-SbeytiNE</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive Prefetching for Multimedia Applications in Embedded Systems (<abbr title="Hassan Sbeyti">HS</abbr>, <abbr title="Smaïl Niar">SN</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>), pp. 1350–1351.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-PisharathCK.html">DATE-v2-2004-PisharathCK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/query.html" title="query">#query</a></span></dt><dd>Data Windows: A Data-Centric Approach for Query Execution in Memory-Resident Databases (<abbr title="Jayaprakash Pisharath">JP</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 1352–1353.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-ViamontesMH.html">DATE-v2-2004-ViamontesMH</a> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>High-Performance QuIDD-Based Simulation of Quantum Circuits (<abbr title="George F. Viamontes">GFV</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 1354–1355.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-ReedLBMC.html">DATE-v2-2004-ReedLBMC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Application of Parallel Discrete Event Simulation Algorithms to Mixed Domain System Simulation (<abbr title="D. K. Reed">DKR</abbr>, <abbr title="Steven P. Levitan">SPL</abbr>, <abbr title="J. Boles">JB</abbr>, <abbr title="Jose A. Martinez">JAM</abbr>, <abbr title="Donald M. Chiarulli">DMC</abbr>), pp. 1356–1357.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-HuangTL.html">DATE-v2-2004-HuangTL</a> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>Fault Tolerance of Programmable Switch Blocks (<abbr title="Jing Huang">JH</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>), pp. 1358–1359.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-SogomonyanMOG.html">DATE-v2-2004-SogomonyanMOG</a> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>A New Self-Checking Sum-Bit Duplicated Carry-Select Adder (<abbr title="Egor S. Sogomonyan">ESS</abbr>, <abbr title="Daniel Marienfeld">DM</abbr>, <abbr title="Vitalij Ocheretnij">VO</abbr>, <abbr title="Michael Gössel">MG</abbr>), pp. 1360–1361.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-ElviraMAG.html">DATE-v2-2004-ElviraMAG</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Macromodelling Methodology for Efficient High-Level Simulation of Substrate Noise Generation (<abbr title="Luis Elvira">LE</abbr>, <abbr title="Ferran Martorell">FM</abbr>, <abbr title="Xavier Aragonès">XA</abbr>, <abbr title="José Luis González">JLG</abbr>), pp. 1362–1363.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-AgarwalSYV.html">DATE-v2-2004-AgarwalSYV</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Accurate Estimation of Parasitic Capacitances in Analog Circuits (<abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Veena Yelamanchili">VY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1364–1365.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-CrisuCVL.html">DATE-v2-2004-CrisuCVL</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>GRAAL — A Development Framework for Embedded Graphics Accelerators (<abbr title="Dan Crisu">DC</abbr>, <abbr title="Sorin Cotofana">SC</abbr>, <abbr title="Stamatis Vassiliadis">SV</abbr>, <abbr title="Petri Liuha">PL</abbr>), pp. 1366–1367.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-CortadellaKLLS.html">DATE-v2-2004-CortadellaKLLS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>From Synchronous to Asynchronous: An Automatic Approach (<abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Kelvin Lwin">KL</abbr>, <abbr title="Christos P. Sotiriou">CPS</abbr>), pp. 1368–1369.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-LaouamriA.html">DATE-v2-2004-LaouamriA</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Enhancing Testability of System on Chips Using Network Management Protocols (<abbr title="Oussama Laouamri">OL</abbr>, <abbr title="Chouki Aktouf">CA</abbr>), pp. 1370–1371.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-LampropoulosAR.html">DATE-v2-2004-LampropoulosAR</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Minimization of Crosstalk Noise, Delay and Power Using a Modified Bus Invert Technique (<abbr title="Matheos Lampropoulos">ML</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Paul M. Rosinger">PMR</abbr>), pp. 1372–1373.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-AragonNVB.html">DATE-v2-2004-AragonNVB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-Efficient Design for Highly Associative Instruction Caches in Next-Generation Embedded Processors (<abbr title="Juan L. Aragón">JLA</abbr>, <abbr title="Dan Nicolaescu">DN</abbr>, <abbr title="Alexander V. Veidenbaum">AVV</abbr>, <abbr title="Ana-Maria Badulescu">AMB</abbr>), pp. 1374–1375.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-NaculG.html">DATE-v2-2004-NaculG</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Dynamic Voltage and Cache Reconfiguration for Low Power (<abbr title="André C. Nácul">ACN</abbr>, <abbr title="Tony Givargis">TG</abbr>), pp. 1376–1379.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-v2-2004-GoudarziHM.html">DATE-v2-2004-GoudarziHM</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/polymorphism.html" title="polymorphism">#polymorphism</a></span></dt><dd>Overhead-Free Polymorphism in Network-on-Chip Implementation of Object-Oriented Models (<abbr title="Maziar Goudarzi">MG</abbr>, <abbr title="Shaahin Hessabi">SH</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 1380–1381.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-YooYBJD.html">DATE-v2-2004-YooYBJD</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Multi-Processor SoC Design Methodology Using a Concept of Two-Layer Hardware-Dependent Software (<abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Mohamed-Wassim Youssef">MWY</abbr>, <abbr title="Aimen Bouchhima">AB</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Mario Diaz-Nava">MDN</abbr>), pp. 1382–1383.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-AgrawalJ.html">DATE-v2-2004-AgrawalJ</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Reversible Logic (<abbr title="Abhinav Agrawal">AA</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 1384–1385.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-ZieglerS.html">DATE-v2-2004-ZieglerS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Unified Design Space for Regular Parallel Prefix Adders (<abbr title="Matthew M. Ziegler">MMZ</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>), pp. 1386–1387.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-JabirP.html">DATE-v2-2004-JabirP</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>MODD: A New Decision Diagram and Representation for Multiple Output Binary Functions (<abbr title="Abusaleh M. Jabir">AMJ</abbr>, <abbr title="Dhiraj K. Pradhan">DKP</abbr>), pp. 1388–1389.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-CasuM.html">DATE-v2-2004-CasuM</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Issues in Implementing Latency Insensitive Protocols (<abbr title="Mario R. Casu">MRC</abbr>, <abbr title="Luca Macchiarulo">LM</abbr>), pp. 1390–1391.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-SchattkowskyM.html">DATE-v2-2004-SchattkowskyM</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Model-Based Specification and Execution of Embedded Real-Time Systems (<abbr title="Tim Schattkowsky">TS</abbr>, <abbr title="Wolfgang Müller">WM</abbr>), pp. 1392–1393.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-Singh.html">DATE-v2-2004-Singh</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Demonstration of Co-Design and Co-Verification in a Synchronous Language (<abbr title="Satnam Singh">SS</abbr>), pp. 1394–1395.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-ZhouCK.html">DATE-v2-2004-ZhouCK</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Profile Guided Management of Code Partitions for Embedded Systems (<abbr title="Shukang Zhou">SZ</abbr>, <abbr title="Bruce R. Childers">BRC</abbr>, <abbr title="Naveen Kumar">NK</abbr>), pp. 1396–1399.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-v2-2004-JiangC04a.html">DATE-v2-2004-JiangC04a</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Realizable Reduction for Electromagnetically Coupled RLMC Interconnects (<abbr title="Rong Jiang">RJ</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 1400–1401.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-GarceaMKO.html">DATE-v2-2004-GarceaMKO</a> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistically Aware Buffer Planning (<abbr title="Giuseppe S. Garcea">GSG</abbr>, <abbr title="N. P. van der Meijs">NPvdM</abbr>, <abbr title="Kees-Jan van der Kolk">KJvdK</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>), pp. 1402–1403.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-BernardiniPM.html">DATE-v2-2004-BernardiniPM</a></dt><dd>A Tunneling Model for Gate Oxide Failure in Deep Sub-Micron Technology (<abbr title="S. Bernardini">SB</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Pascal Masson">PM</abbr>), pp. 1404–1405.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-VazquezG.html">DATE-v2-2004-VazquezG</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Power Supply Noise Monitor for Signal Integrity Faults (<abbr title="Josep Rius Vázquez">JRV</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>), pp. 1406–1407.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-TahooriL.html">DATE-v2-2004-TahooriL</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing of Quantum Dot Cellular Automata Based Designs (<abbr title="Mehdi Baradaran Tahoori">MBT</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>), pp. 1408–1409.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-MinzPL.html">DATE-v2-2004-MinzPL</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span></dt><dd>Net and Pin Distribution for 3D Package Global Routing (<abbr title="Jacob R. Minz">JRM</abbr>, <abbr title="Mohit Pathak">MP</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 1410–1411.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-OlbrichB.html">DATE-v2-2004-OlbrichB</a> <span class="tag"><a href="tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Placement Using a Localization Probability Model (LPM) (<abbr title="Markus Olbrich">MO</abbr>, <abbr title="Erich Barke">EB</abbr>), p. 1412.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-v2-2004-GuilleyHMPP.html">DATE-v2-2004-GuilleyHMPP</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>CMOS Structures Suitable for Secured Hardware (<abbr title="Sylvain Guilley">SG</abbr>, <abbr title="Philippe Hoogvorst">PH</abbr>, <abbr title="Yves Mathieu">YM</abbr>, <abbr title="Renaud Pacalet">RP</abbr>, <abbr title="Jean Provost">JP</abbr>), pp. 1414–1415.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v2-2004-RahimiBD.html">DATE-v2-2004-RahimiBD</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Correction and Optimization with Adaptive Delay Sequential Element (<abbr title="Kambiz Rahimi">KR</abbr>, <abbr title="Seth Bridges">SB</abbr>, <abbr title="Chris Diorio">CD</abbr>), p. 1416.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>