#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00944A08 .scope module, "Exemplo0042" "Exemplo0042" 2 45;
 .timescale 0 0;
v0094D818_0 .net "clock", 0 0, v0094D7C0_0; 1 drivers
v0094D870_0 .var "p", 0 0;
v0094A988_0 .net "p1", 0 0, v00942D08_0; 1 drivers
v0094A9E0_0 .net "t1", 0 0, v00942C58_0; 1 drivers
S_0031F498 .scope module, "clk" "clock" 2 47, 2 8, S_00944A08;
 .timescale 0 0;
v0094D7C0_0 .var "clk", 0 0;
S_0031F410 .scope module, "pulse1" "pulse" 2 50, 2 21, S_00944A08;
 .timescale 0 0;
v00942CB0_0 .alias "clock", 0 0, v0094D818_0;
v00942D08_0 .var "signal", 0 0;
E_0094CE28 .event edge, v0094CD58_0;
S_00943658 .scope module, "trigger1" "trigger" 2 51, 2 34, S_00944A08;
 .timescale 0 0;
L_0094E208 .functor AND 1, v0094D7C0_0, v0094D870_0, C4<1>, C4<1>;
v009436E0_0 .net *"_s1", 0 0, L_0094E208; 1 drivers
v0094CD58_0 .alias "clock", 0 0, v0094D818_0;
v00943738_0 .net "on", 0 0, v0094D870_0; 1 drivers
v00942C58_0 .var "signal", 0 0;
E_0094CE48 .event posedge, L_0094E208;
    .scope S_0031F498;
T_0 ;
    %set/v v0094D7C0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0031F498;
T_1 ;
    %delay 12, 0;
    %load/v 8, v0094D7C0_0, 1;
    %inv 8, 1;
    %set/v v0094D7C0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0031F410;
T_2 ;
    %wait E_0094CE28;
    %set/v v00942D08_0, 1, 1;
    %delay 3, 0;
    %set/v v00942D08_0, 0, 1;
    %delay 3, 0;
    %set/v v00942D08_0, 1, 1;
    %delay 3, 0;
    %set/v v00942D08_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00943658;
T_3 ;
    %wait E_0094CE48;
    %delay 60, 0;
    %set/v v00942C58_0, 1, 1;
    %delay 60, 0;
    %set/v v00942C58_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00944A08;
T_4 ;
    %set/v v0094D870_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00944A08;
T_5 ;
    %vpi_call 2 56 "$dumpfile", "Exemplo0042.vcd";
    %vpi_call 2 57 "$dumpvars", 2'sb01, v0094D818_0, v0094A988_0, v0094D870_0, v0094A9E0_0;
    %delay 60, 0;
    %set/v v0094D870_0, 1, 1;
    %delay 120, 0;
    %set/v v0094D870_0, 0, 1;
    %delay 180, 0;
    %set/v v0094D870_0, 1, 1;
    %delay 240, 0;
    %set/v v0094D870_0, 0, 1;
    %delay 300, 0;
    %set/v v0094D870_0, 1, 1;
    %delay 360, 0;
    %set/v v0094D870_0, 0, 1;
    %delay 376, 0;
    %vpi_call 2 64 "$finish";
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\Brock\pedLoc\Aulas\puccdc2\terrorVerilog\Guia06\Exemplo0042.v";
