{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655275106845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655275106867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 00:38:26 2022 " "Processing started: Wed Jun 15 00:38:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655275106867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655275106867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off random_testing -c random_testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off random_testing -c random_testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655275106867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655275108797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655275108797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_testing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file random_testing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 random_testing " "Found entity 1: random_testing" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655275128624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655275128624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "random_testing " "Elaborating entity \"random_testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655275128743 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UP " "Undeclared parameter UP" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 384 520 968 "THSRTHS" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655275128751 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_DIRECTION UP " "Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 384 520 968 "THSRTHS" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1655275128751 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UP " "Undeclared parameter UP" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 800 936 968 "AEAE" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655275128755 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_DIRECTION UP " "Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 800 936 968 "AEAE" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1655275128755 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UP " "Undeclared parameter UP" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 1184 1320 968 "STRHSRTH" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655275128755 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_DIRECTION UP " "Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 1184 1320 968 "STRHSRTH" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1655275128755 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT indsvsDst16 " "Block or symbol \"NOT\" of instance \"indsvsDst16\" overlaps another block or symbol" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 184 888 936 216 "indsvsDst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1655275128755 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT DSG " "Block or symbol \"NOT\" of instance \"DSG\" overlaps another block or symbol" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 216 888 936 248 "DSG" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1655275128755 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT ARV " "Block or symbol \"NOT\" of instance \"ARV\" overlaps another block or symbol" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 248 888 936 280 "ARV" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1655275128755 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT arevgaerg " "Block or symbol \"NOT\" of instance \"arevgaerg\" overlaps another block or symbol" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 280 888 936 312 "arevgaerg" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1655275128755 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT avrateh " "Block or symbol \"NOT\" of instance \"avrateh\" overlaps another block or symbol" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 312 888 936 344 "avrateh" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1655275128757 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT ethstrj " "Block or symbol \"NOT\" of instance \"ethstrj\" overlaps another block or symbol" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 344 888 936 376 "ethstrj" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1655275128757 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT AEHAETHA " "Block or symbol \"NOT\" of instance \"AEHAETHA\" overlaps another block or symbol" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 376 888 936 408 "AEHAETHA" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1655275128757 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT AETHA " "Block or symbol \"NOT\" of instance \"AETHA\" overlaps another block or symbol" {  } { { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 408 888 936 440 "AETHA" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1655275128757 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655275129798 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655275129798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1655275129798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst\"" {  } { { "random_testing.bdf" "inst" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 152 680 824 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655275129811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:STRHSRTH " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:STRHSRTH\"" {  } { { "random_testing.bdf" "STRHSRTH" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 1184 1320 968 "STRHSRTH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655275130015 ""}
{ "Error" "ETDFX_ASSERTION" "clock port must be connected for lpm_counter " "Assertion error: clock port must be connected for lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 417 2 0 } } { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 1184 1320 968 "STRHSRTH" "" } } } }  } 0 287078 "Assertion error: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655275130026 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clk_en " "Variable or input pin \"clk_en\" is defined but never used." {  } { { "lpm_counter.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 237 2 0 } } { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 1184 1320 968 "STRHSRTH" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1655275130032 "|random_testing|LPM_COUNTER:STRHSRTH"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "cnt_en " "Variable or input pin \"cnt_en\" is defined but never used." {  } { { "lpm_counter.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 238 2 0 } } { "random_testing.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 1184 1320 968 "STRHSRTH" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1655275130032 "|random_testing|LPM_COUNTER:STRHSRTH"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LPM_COUNTER:STRHSRTH " "Can't elaborate user hierarchy \"LPM_COUNTER:STRHSRTH\"" {  } { { "random_testing.bdf" "STRHSRTH" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/16_bit/random_testing.bdf" { { 768 1184 1320 968 "STRHSRTH" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655275130033 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655275130256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 15 00:38:50 2022 " "Processing ended: Wed Jun 15 00:38:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655275130256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655275130256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655275130256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655275130256 ""}
