ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB141:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "NOS_ModBus.h"
  26:Core/Src/main.c **** #include "../Src/Detector/Code/Detector.h"
  27:Core/Src/main.c **** #include "stdint.h"
  28:Core/Src/main.c **** #include <stdbool.h>
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** UART_HandleTypeDef huart2;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** ModBus_Master_Command master;
  50:Core/Src/main.c **** ModBus_Slave_Command slave;
  51:Core/Src/main.c **** ModBusState state;
  52:Core/Src/main.c **** bool AddressOk = false;
  53:Core/Src/main.c **** uint8_t rx_buff[256];
  54:Core/Src/main.c **** uint8_t fuck_buff[1024];
  55:Core/Src/main.c **** uint16_t fuckIndex = 0;
  56:Core/Src/main.c **** uint8_t lenght = 0;
  57:Core/Src/main.c **** uint8_t currCommand = 0;
  58:Core/Src/main.c **** bool rx_flag = false;
  59:Core/Src/main.c **** bool tx_flag = false;
  60:Core/Src/main.c **** uint8_t tx_buff[16];
  61:Core/Src/main.c **** uint8_t counter = 0;
  62:Core/Src/main.c **** volatile NOS_Short tickcount1;
  63:Core/Src/main.c **** volatile NOS_Short tickcountBuff;
  64:Core/Src/main.c **** uint32_t tickcount2 = 0;
  65:Core/Src/main.c **** bool time250ms = false;
  66:Core/Src/main.c **** NOS_Short time;
  67:Core/Src/main.c **** TStatus_Stat stat;
  68:Core/Src/main.c **** /* USER CODE END PV */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  71:Core/Src/main.c **** void SystemClock_Config(void);
  72:Core/Src/main.c **** static void MX_GPIO_Init(void);
  73:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  74:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END PFP */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  79:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  80:Core/Src/main.c **** void NOS_ModBus_SendSlaveCommand(ModBus_Slave_Command* slave)
  81:Core/Src/main.c **** {
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,0);
  84:Core/Src/main.c ****   if(slave->type < 2)
  85:Core/Src/main.c ****   {
  86:Core/Src/main.c ****     tx_buff[0] = slave->Addr;
  87:Core/Src/main.c ****     tx_buff[1] = slave->Command;
  88:Core/Src/main.c ****     tx_buff[2] = slave->Byte_Count;
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 3


  89:Core/Src/main.c ****     NOS_Short crc;
  90:Core/Src/main.c ****     if(slave->type == 0)
  91:Core/Src/main.c ****     {
  92:Core/Src/main.c ****       tx_buff[3] = slave->ShortValue.bytes[1];
  93:Core/Src/main.c ****       tx_buff[4] = slave->ShortValue.bytes[0];
  94:Core/Src/main.c ****       crc.data = GetCRC16(&tx_buff,5);
  95:Core/Src/main.c ****       tx_buff[5] = crc.bytes[1];
  96:Core/Src/main.c ****       tx_buff[6] = crc.bytes[0];
  97:Core/Src/main.c ****       HAL_UART_Transmit_IT(&huart2,&tx_buff,7);
  98:Core/Src/main.c ****     }
  99:Core/Src/main.c ****     else
 100:Core/Src/main.c ****     {
 101:Core/Src/main.c ****       tx_buff[3] = slave->FloatValue.bytes[3];
 102:Core/Src/main.c ****       tx_buff[4] = slave->FloatValue.bytes[2];
 103:Core/Src/main.c ****       tx_buff[5] = slave->FloatValue.bytes[1];
 104:Core/Src/main.c ****       tx_buff[6] = slave->FloatValue.bytes[0];
 105:Core/Src/main.c ****       crc.data = GetCRC16(&tx_buff,7);
 106:Core/Src/main.c ****       tx_buff[8] = crc.bytes[1];
 107:Core/Src/main.c ****       tx_buff[9] = crc.bytes[0];
 108:Core/Src/main.c ****       HAL_UART_Transmit_IT(&huart2,&tx_buff,9);
 109:Core/Src/main.c ****     }
 110:Core/Src/main.c ****   }
 111:Core/Src/main.c ****   else
 112:Core/Src/main.c ****   {
 113:Core/Src/main.c ****     Stat_GetStatus(&stat);
 114:Core/Src/main.c ****     NOS_Float dat;
 115:Core/Src/main.c ****     dat.data = stat.CPS;
 116:Core/Src/main.c ****     tx_buff[0] = dat.bytes[3];
 117:Core/Src/main.c ****     tx_buff[1] = dat.bytes[2];
 118:Core/Src/main.c ****     tx_buff[2] = dat.bytes[1];
 119:Core/Src/main.c ****     tx_buff[3] = dat.bytes[0];
 120:Core/Src/main.c ****     tx_buff[4] = stat.Delta;
 121:Core/Src/main.c ****     dat.data = Detector_GetuZvValue(&stat);
 122:Core/Src/main.c ****     tx_buff[5] = dat.bytes[3];
 123:Core/Src/main.c ****     tx_buff[6] = dat.bytes[2];
 124:Core/Src/main.c ****     tx_buff[7] = dat.bytes[1];
 125:Core/Src/main.c ****     tx_buff[8] = dat.bytes[0];
 126:Core/Src/main.c ****     tx_buff[9] = stat.Status;
 127:Core/Src/main.c ****     tx_buff[10] = tickcountBuff.bytes[1];
 128:Core/Src/main.c ****     tx_buff[11] = tickcountBuff.bytes[0];
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****     HAL_UART_Transmit_IT(&huart2,tx_buff,12); 
 131:Core/Src/main.c ****   } 
 132:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,1);
 133:Core/Src/main.c **** }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 136:Core/Src/main.c **** 
 137:Core/Src/main.c **** static uint8_t* rx_buff_ptr = rx_buff;
 138:Core/Src/main.c **** 
 139:Core/Src/main.c **** fuck_buff[fuckIndex] = *rx_buff_ptr;
 140:Core/Src/main.c **** fuckIndex++;
 141:Core/Src/main.c **** if(fuckIndex > 1023)
 142:Core/Src/main.c **** {
 143:Core/Src/main.c ****   fuckIndex = 0;
 144:Core/Src/main.c **** }
 145:Core/Src/main.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 4


 146:Core/Src/main.c **** if(*rx_buff_ptr == 101 && !AddressOk)
 147:Core/Src/main.c **** {
 148:Core/Src/main.c ****   AddressOk = true;
 149:Core/Src/main.c ****   lenght = 0;
 150:Core/Src/main.c **** }
 151:Core/Src/main.c **** 
 152:Core/Src/main.c **** if(AddressOk && lenght == 1)
 153:Core/Src/main.c **** {
 154:Core/Src/main.c ****   currCommand = *rx_buff_ptr;
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** if(lenght > 10)
 158:Core/Src/main.c **** {
 159:Core/Src/main.c ****   rx_buff_ptr = rx_buff;
 160:Core/Src/main.c ****   lenght = 0;
 161:Core/Src/main.c ****   AddressOk = false;
 162:Core/Src/main.c ****   for(int i = 0; i < 10; i++)
 163:Core/Src/main.c ****   {
 164:Core/Src/main.c ****     rx_buff[i] = 0;
 165:Core/Src/main.c ****   }
 166:Core/Src/main.c **** }
 167:Core/Src/main.c **** 
 168:Core/Src/main.c **** if(AddressOk && lenght == 7 && currCommand == 0x03)
 169:Core/Src/main.c **** {
 170:Core/Src/main.c ****   rx_buff_ptr = rx_buff;
 171:Core/Src/main.c ****   AddressOk = false;
 172:Core/Src/main.c ****   lenght = 0;
 173:Core/Src/main.c ****   rx_flag = true;
 174:Core/Src/main.c **** }
 175:Core/Src/main.c **** else
 176:Core/Src/main.c **** {
 177:Core/Src/main.c ****   rx_buff[lenght] = *rx_buff_ptr;
 178:Core/Src/main.c ****   ++rx_buff_ptr;
 179:Core/Src/main.c ****   ++lenght;
 180:Core/Src/main.c **** }
 181:Core/Src/main.c ****     HAL_UART_Receive_IT (&huart2, rx_buff_ptr, 1); 
 182:Core/Src/main.c **** }
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** void SysTick_Handler(void)
 185:Core/Src/main.c **** {
 186:Core/Src/main.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* USER CODE END SysTick_IRQn 0 */
 189:Core/Src/main.c ****   HAL_IncTick();
 190:Core/Src/main.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 191:Core/Src/main.c **** time.data++;
 192:Core/Src/main.c **** if(time.data >= 250) {
 193:Core/Src/main.c ****    Stat_AddData250ms(tickcount1.data);
 194:Core/Src/main.c ****    tickcountBuff.data = tickcount1.data;
 195:Core/Src/main.c ****    tickcount1.data = 0;      
 196:Core/Src/main.c ****    time250ms = true;
 197:Core/Src/main.c ****    time.data = 0;
 198:Core/Src/main.c **** }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** }
 201:Core/Src/main.c **** 
 202:Core/Src/main.c **** void EXTI0_IRQHandler(void)
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 5


 203:Core/Src/main.c **** {
 204:Core/Src/main.c ****   /* USER CODE BEGIN EXTI0_IRQn 0 */
 205:Core/Src/main.c **** tickcount1.data++;
 206:Core/Src/main.c ****   /* USER CODE END EXTI0_IRQn 0 */
 207:Core/Src/main.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 208:Core/Src/main.c ****   /* USER CODE BEGIN EXTI0_IRQn 1 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* USER CODE END EXTI0_IRQn 1 */
 211:Core/Src/main.c **** }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** /**
 214:Core/Src/main.c ****   * @brief This function handles EXTI line1 interrupt.
 215:Core/Src/main.c ****   */
 216:Core/Src/main.c **** void EXTI1_IRQHandler(void)
 217:Core/Src/main.c **** {
 218:Core/Src/main.c ****   /* USER CODE BEGIN EXTI1_IRQn 0 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END EXTI1_IRQn 0 */
 221:Core/Src/main.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 222:Core/Src/main.c ****   /* USER CODE BEGIN EXTI1_IRQn 1 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE END EXTI1_IRQn 1 */
 225:Core/Src/main.c **** }
 226:Core/Src/main.c ****   /* USER CODE END SysTick_IRQn 1 */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** /* USER CODE END 0 */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** /**
 232:Core/Src/main.c ****   * @brief  The application entry point.
 233:Core/Src/main.c ****   * @retval int
 234:Core/Src/main.c ****   */
 235:Core/Src/main.c **** int main(void)
 236:Core/Src/main.c **** {
 237:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE END 1 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 244:Core/Src/main.c ****   HAL_Init();
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   /* USER CODE END Init */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* Configure the system clock */
 251:Core/Src/main.c ****   SystemClock_Config();
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* USER CODE END SysInit */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* Initialize all configured peripherals */
 258:Core/Src/main.c ****   MX_GPIO_Init();
 259:Core/Src/main.c ****   MX_USART2_UART_Init();
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 261:Core/Src/main.c ****   HAL_UART_Receive_IT (&huart2, rx_buff, 1); 
 262:Core/Src/main.c ****   Stat_Init(3.4,60,0);
 263:Core/Src/main.c ****   Detector_Init_Param(1.395E-3f, 0);
 264:Core/Src/main.c ****   /* USER CODE END 2 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* Infinite loop */
 267:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 268:Core/Src/main.c ****   while (1)
 269:Core/Src/main.c ****   {
 270:Core/Src/main.c ****      if(time250ms)
 271:Core/Src/main.c ****      {
 272:Core/Src/main.c ****         counter++;
 273:Core/Src/main.c ****         if(counter >= 4)
 274:Core/Src/main.c ****         {
 275:Core/Src/main.c ****            Stat_GetStatus(&stat);
 276:Core/Src/main.c ****            slave.type = 5;
 277:Core/Src/main.c ****            NOS_ModBus_SendSlaveCommand(&slave);
 278:Core/Src/main.c ****            counter = 0; 
 279:Core/Src/main.c ****         }
 280:Core/Src/main.c ****         time250ms = false;
 281:Core/Src/main.c ****      }
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****      if(rx_flag)
 284:Core/Src/main.c ****     {
 285:Core/Src/main.c ****       NOS_ModBus_ParseMasterCommand(&master,&rx_buff,0);
 286:Core/Src/main.c ****       switch(master.Command)
 287:Core/Src/main.c ****       {
 288:Core/Src/main.c ****         case 0x03:
 289:Core/Src/main.c ****         slave.Addr = 101;
 290:Core/Src/main.c ****         slave.Command = 0x03;
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****         switch(master.Reg_Addr)
 293:Core/Src/main.c ****         {
 294:Core/Src/main.c ****           case 0x0000:
 295:Core/Src/main.c ****           slave.ShortValue.data = 1000;
 296:Core/Src/main.c ****           slave.Byte_Count = 2;
 297:Core/Src/main.c ****           slave.type = 0;
 298:Core/Src/main.c ****           break;
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****           case 0x0001:
 301:Core/Src/main.c ****           slave.ShortValue.data = 25;
 302:Core/Src/main.c ****           slave.Byte_Count = 2;
 303:Core/Src/main.c ****           slave.type = 0;
 304:Core/Src/main.c ****           break;
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****           case 0x0003:
 307:Core/Src/main.c ****           Stat_GetStatus(&stat);
 308:Core/Src/main.c ****           slave.FloatValue.data = Detector_GetuZvValue(&stat);
 309:Core/Src/main.c ****           slave.Byte_Count = 4;
 310:Core/Src/main.c ****           slave.type = 1;
 311:Core/Src/main.c ****           break;
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****           case 0x0005:
 314:Core/Src/main.c ****           slave.ShortValue.data = 400;
 315:Core/Src/main.c ****           slave.Byte_Count = 2;
 316:Core/Src/main.c ****           slave.type = 0;
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 7


 317:Core/Src/main.c ****           break;
 318:Core/Src/main.c ****          
 319:Core/Src/main.c ****           case 0x0006:
 320:Core/Src/main.c ****           slave.FloatValue.data = 0.25f;
 321:Core/Src/main.c ****           slave.Byte_Count = 4;
 322:Core/Src/main.c ****           slave.type = 1;
 323:Core/Src/main.c ****           break;
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****           case 0x0008:
 326:Core/Src/main.c ****           slave.FloatValue.data = 1.25f;
 327:Core/Src/main.c ****           slave.Byte_Count = 4;
 328:Core/Src/main.c ****           slave.type = 1;
 329:Core/Src/main.c ****           break;         
 330:Core/Src/main.c ****         }  
 331:Core/Src/main.c ****       }
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****       NOS_ModBus_SendSlaveCommand(&slave);
 334:Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_8);
 335:Core/Src/main.c ****       rx_flag = false;
 336:Core/Src/main.c ****     }
 337:Core/Src/main.c ****     /* USER CODE END WHILE */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 340:Core/Src/main.c ****   }
 341:Core/Src/main.c ****   /* USER CODE END 3 */
 342:Core/Src/main.c **** }
 343:Core/Src/main.c **** 
 344:Core/Src/main.c **** /**
 345:Core/Src/main.c ****   * @brief System Clock Configuration
 346:Core/Src/main.c ****   * @retval None
 347:Core/Src/main.c ****   */
 348:Core/Src/main.c **** void SystemClock_Config(void)
 349:Core/Src/main.c **** {
 350:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 351:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 354:Core/Src/main.c ****   */
 355:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 356:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 357:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 358:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 359:Core/Src/main.c ****   */
 360:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 361:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 362:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 363:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 364:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 365:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 366:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 367:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 368:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 369:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 370:Core/Src/main.c ****   {
 371:Core/Src/main.c ****     Error_Handler();
 372:Core/Src/main.c ****   }
 373:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 8


 374:Core/Src/main.c ****   */
 375:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 376:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 377:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 378:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 379:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 380:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 383:Core/Src/main.c ****   {
 384:Core/Src/main.c ****     Error_Handler();
 385:Core/Src/main.c ****   }
 386:Core/Src/main.c **** }
 387:Core/Src/main.c **** 
 388:Core/Src/main.c **** /**
 389:Core/Src/main.c ****   * @brief USART2 Initialization Function
 390:Core/Src/main.c ****   * @param None
 391:Core/Src/main.c ****   * @retval None
 392:Core/Src/main.c ****   */
 393:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 394:Core/Src/main.c **** {
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 403:Core/Src/main.c ****   huart2.Instance = USART2;
 404:Core/Src/main.c ****   huart2.Init.BaudRate = 9600;
 405:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 406:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 407:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 408:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 409:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 410:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 411:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 412:Core/Src/main.c ****   {
 413:Core/Src/main.c ****     Error_Handler();
 414:Core/Src/main.c ****   }
 415:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c **** }
 420:Core/Src/main.c **** 
 421:Core/Src/main.c **** /**
 422:Core/Src/main.c ****   * @brief GPIO Initialization Function
 423:Core/Src/main.c ****   * @param None
 424:Core/Src/main.c ****   * @retval None
 425:Core/Src/main.c ****   */
 426:Core/Src/main.c **** static void MX_GPIO_Init(void)
 427:Core/Src/main.c **** {
  28              		.loc 1 427 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 9


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 89B0     		sub	sp, sp, #36
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
 428:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 428 3 view .LVU1
  42              		.loc 1 428 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0394     		str	r4, [sp, #12]
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 431:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  49              		.loc 1 431 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 431 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 431 3 view .LVU5
  54 0012 204B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00102 		orr	r2, r2, #1
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 431 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00102 		and	r2, r2, #1
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 431 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 431 3 view .LVU8
 432:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  66              		.loc 1 432 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 432 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 432 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F00202 		orr	r2, r2, #2
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 432 3 view .LVU12
  75 0030 1B6B     		ldr	r3, [r3, #48]
  76 0032 03F00203 		and	r3, r3, #2
  77 0036 0293     		str	r3, [sp, #8]
  78              		.loc 1 432 3 view .LVU13
  79 0038 029B     		ldr	r3, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 432 3 view .LVU14
 433:Core/Src/main.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 10


 434:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 435:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
  82              		.loc 1 435 3 view .LVU15
  83 003a 174D     		ldr	r5, .L3+4
  84 003c 0122     		movs	r2, #1
  85 003e 0221     		movs	r1, #2
  86 0040 2846     		mov	r0, r5
  87 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
  88              	.LVL0:
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /*Configure GPIO pin : PA1 */
 438:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
  89              		.loc 1 438 3 view .LVU16
  90              		.loc 1 438 23 is_stmt 0 view .LVU17
  91 0046 0223     		movs	r3, #2
  92 0048 0393     		str	r3, [sp, #12]
 439:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  93              		.loc 1 439 3 is_stmt 1 view .LVU18
  94              		.loc 1 439 24 is_stmt 0 view .LVU19
  95 004a 0123     		movs	r3, #1
  96 004c 0493     		str	r3, [sp, #16]
 440:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  97              		.loc 1 440 3 is_stmt 1 view .LVU20
  98              		.loc 1 440 24 is_stmt 0 view .LVU21
  99 004e 0594     		str	r4, [sp, #20]
 441:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 100              		.loc 1 441 3 is_stmt 1 view .LVU22
 101              		.loc 1 441 25 is_stmt 0 view .LVU23
 102 0050 0694     		str	r4, [sp, #24]
 442:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 103              		.loc 1 442 3 is_stmt 1 view .LVU24
 104 0052 03A9     		add	r1, sp, #12
 105 0054 2846     		mov	r0, r5
 106 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 107              	.LVL1:
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 */
 445:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 108              		.loc 1 445 3 view .LVU25
 109              		.loc 1 445 23 is_stmt 0 view .LVU26
 110 005a 0323     		movs	r3, #3
 111 005c 0393     		str	r3, [sp, #12]
 446:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 112              		.loc 1 446 3 is_stmt 1 view .LVU27
 113              		.loc 1 446 24 is_stmt 0 view .LVU28
 114 005e 4FF48813 		mov	r3, #1114112
 115 0062 0493     		str	r3, [sp, #16]
 447:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 116              		.loc 1 447 3 is_stmt 1 view .LVU29
 117              		.loc 1 447 24 is_stmt 0 view .LVU30
 118 0064 0594     		str	r4, [sp, #20]
 448:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 119              		.loc 1 448 3 is_stmt 1 view .LVU31
 120 0066 03A9     		add	r1, sp, #12
 121 0068 0C48     		ldr	r0, .L3+8
 122 006a FFF7FEFF 		bl	HAL_GPIO_Init
 123              	.LVL2:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 11


 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /* EXTI interrupt init*/
 451:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 124              		.loc 1 451 3 view .LVU32
 125 006e 2246     		mov	r2, r4
 126 0070 2146     		mov	r1, r4
 127 0072 0620     		movs	r0, #6
 128 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 129              	.LVL3:
 452:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 130              		.loc 1 452 3 view .LVU33
 131 0078 0620     		movs	r0, #6
 132 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 133              	.LVL4:
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 134              		.loc 1 454 3 view .LVU34
 135 007e 2246     		mov	r2, r4
 136 0080 2146     		mov	r1, r4
 137 0082 0720     		movs	r0, #7
 138 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 139              	.LVL5:
 455:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 140              		.loc 1 455 3 view .LVU35
 141 0088 0720     		movs	r0, #7
 142 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 143              	.LVL6:
 456:Core/Src/main.c **** 
 457:Core/Src/main.c **** }
 144              		.loc 1 457 1 is_stmt 0 view .LVU36
 145 008e 09B0     		add	sp, sp, #36
 146              	.LCFI2:
 147              		.cfi_def_cfa_offset 12
 148              		@ sp needed
 149 0090 30BD     		pop	{r4, r5, pc}
 150              	.L4:
 151 0092 00BF     		.align	2
 152              	.L3:
 153 0094 00380240 		.word	1073887232
 154 0098 00000240 		.word	1073872896
 155 009c 00040240 		.word	1073873920
 156              		.cfi_endproc
 157              	.LFE141:
 159              		.section	.text.NOS_ModBus_SendSlaveCommand,"ax",%progbits
 160              		.align	1
 161              		.global	NOS_ModBus_SendSlaveCommand
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv4-sp-d16
 167              	NOS_ModBus_SendSlaveCommand:
 168              	.LVL7:
 169              	.LFB133:
  81:Core/Src/main.c **** 
 170              		.loc 1 81 1 is_stmt 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 12


 173              		@ frame_needed = 0, uses_anonymous_args = 0
  81:Core/Src/main.c **** 
 174              		.loc 1 81 1 is_stmt 0 view .LVU38
 175 0000 30B5     		push	{r4, r5, lr}
 176              	.LCFI3:
 177              		.cfi_def_cfa_offset 12
 178              		.cfi_offset 4, -12
 179              		.cfi_offset 5, -8
 180              		.cfi_offset 14, -4
 181 0002 83B0     		sub	sp, sp, #12
 182              	.LCFI4:
 183              		.cfi_def_cfa_offset 24
 184 0004 0446     		mov	r4, r0
  83:Core/Src/main.c ****   if(slave->type < 2)
 185              		.loc 1 83 5 is_stmt 1 view .LVU39
 186 0006 0022     		movs	r2, #0
 187 0008 0221     		movs	r1, #2
 188 000a 3748     		ldr	r0, .L11
 189              	.LVL8:
  83:Core/Src/main.c ****   if(slave->type < 2)
 190              		.loc 1 83 5 is_stmt 0 view .LVU40
 191 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 192              	.LVL9:
  84:Core/Src/main.c ****   {
 193              		.loc 1 84 3 is_stmt 1 view .LVU41
  84:Core/Src/main.c ****   {
 194              		.loc 1 84 11 is_stmt 0 view .LVU42
 195 0010 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
  84:Core/Src/main.c ****   {
 196              		.loc 1 84 5 view .LVU43
 197 0012 012B     		cmp	r3, #1
 198 0014 32D8     		bhi	.L6
 199              	.LBB6:
  86:Core/Src/main.c ****     tx_buff[1] = slave->Command;
 200              		.loc 1 86 5 is_stmt 1 view .LVU44
  86:Core/Src/main.c ****     tx_buff[1] = slave->Command;
 201              		.loc 1 86 23 is_stmt 0 view .LVU45
 202 0016 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
  86:Core/Src/main.c ****     tx_buff[1] = slave->Command;
 203              		.loc 1 86 16 view .LVU46
 204 0018 344B     		ldr	r3, .L11+4
 205 001a 1A70     		strb	r2, [r3]
  87:Core/Src/main.c ****     tx_buff[2] = slave->Byte_Count;
 206              		.loc 1 87 5 is_stmt 1 view .LVU47
  87:Core/Src/main.c ****     tx_buff[2] = slave->Byte_Count;
 207              		.loc 1 87 23 is_stmt 0 view .LVU48
 208 001c A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
  87:Core/Src/main.c ****     tx_buff[2] = slave->Byte_Count;
 209              		.loc 1 87 16 view .LVU49
 210 001e 5A70     		strb	r2, [r3, #1]
  88:Core/Src/main.c ****     NOS_Short crc;
 211              		.loc 1 88 5 is_stmt 1 view .LVU50
  88:Core/Src/main.c ****     NOS_Short crc;
 212              		.loc 1 88 23 is_stmt 0 view .LVU51
 213 0020 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
  88:Core/Src/main.c ****     NOS_Short crc;
 214              		.loc 1 88 16 view .LVU52
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 13


 215 0022 9A70     		strb	r2, [r3, #2]
  89:Core/Src/main.c ****     if(slave->type == 0)
 216              		.loc 1 89 5 is_stmt 1 view .LVU53
  90:Core/Src/main.c ****     {
 217              		.loc 1 90 5 view .LVU54
  90:Core/Src/main.c ****     {
 218              		.loc 1 90 13 is_stmt 0 view .LVU55
 219 0024 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
  90:Core/Src/main.c ****     {
 220              		.loc 1 90 7 view .LVU56
 221 0026 93B9     		cbnz	r3, .L7
  92:Core/Src/main.c ****       tx_buff[4] = slave->ShortValue.bytes[0];
 222              		.loc 1 92 7 is_stmt 1 view .LVU57
  92:Core/Src/main.c ****       tx_buff[4] = slave->ShortValue.bytes[0];
 223              		.loc 1 92 43 is_stmt 0 view .LVU58
 224 0028 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
  92:Core/Src/main.c ****       tx_buff[4] = slave->ShortValue.bytes[0];
 225              		.loc 1 92 18 view .LVU59
 226 002a 304D     		ldr	r5, .L11+4
 227 002c EB70     		strb	r3, [r5, #3]
  93:Core/Src/main.c ****       crc.data = GetCRC16(&tx_buff,5);
 228              		.loc 1 93 7 is_stmt 1 view .LVU60
  93:Core/Src/main.c ****       crc.data = GetCRC16(&tx_buff,5);
 229              		.loc 1 93 43 is_stmt 0 view .LVU61
 230 002e 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
  93:Core/Src/main.c ****       crc.data = GetCRC16(&tx_buff,5);
 231              		.loc 1 93 18 view .LVU62
 232 0030 2B71     		strb	r3, [r5, #4]
  94:Core/Src/main.c ****       tx_buff[5] = crc.bytes[1];
 233              		.loc 1 94 7 is_stmt 1 view .LVU63
  94:Core/Src/main.c ****       tx_buff[5] = crc.bytes[1];
 234              		.loc 1 94 18 is_stmt 0 view .LVU64
 235 0032 0521     		movs	r1, #5
 236 0034 2846     		mov	r0, r5
 237 0036 FFF7FEFF 		bl	GetCRC16
 238              	.LVL10:
  95:Core/Src/main.c ****       tx_buff[6] = crc.bytes[0];
 239              		.loc 1 95 7 is_stmt 1 view .LVU65
  95:Core/Src/main.c ****       tx_buff[6] = crc.bytes[0];
 240              		.loc 1 95 18 is_stmt 0 view .LVU66
 241 003a C0F30723 		ubfx	r3, r0, #8, #8
 242 003e 6B71     		strb	r3, [r5, #5]
  96:Core/Src/main.c ****       HAL_UART_Transmit_IT(&huart2,&tx_buff,7);
 243              		.loc 1 96 7 is_stmt 1 view .LVU67
  96:Core/Src/main.c ****       HAL_UART_Transmit_IT(&huart2,&tx_buff,7);
 244              		.loc 1 96 18 is_stmt 0 view .LVU68
 245 0040 A871     		strb	r0, [r5, #6]
  97:Core/Src/main.c ****     }
 246              		.loc 1 97 7 is_stmt 1 view .LVU69
 247 0042 0722     		movs	r2, #7
 248 0044 2946     		mov	r1, r5
 249 0046 2A48     		ldr	r0, .L11+8
 250 0048 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 251              	.LVL11:
 252 004c 44E0     		b	.L9
 253              	.L7:
 101:Core/Src/main.c ****       tx_buff[4] = slave->FloatValue.bytes[2];
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 14


 254              		.loc 1 101 7 view .LVU70
 101:Core/Src/main.c ****       tx_buff[4] = slave->FloatValue.bytes[2];
 255              		.loc 1 101 43 is_stmt 0 view .LVU71
 256 004e E37A     		ldrb	r3, [r4, #11]	@ zero_extendqisi2
 101:Core/Src/main.c ****       tx_buff[4] = slave->FloatValue.bytes[2];
 257              		.loc 1 101 18 view .LVU72
 258 0050 264D     		ldr	r5, .L11+4
 259 0052 EB70     		strb	r3, [r5, #3]
 102:Core/Src/main.c ****       tx_buff[5] = slave->FloatValue.bytes[1];
 260              		.loc 1 102 7 is_stmt 1 view .LVU73
 102:Core/Src/main.c ****       tx_buff[5] = slave->FloatValue.bytes[1];
 261              		.loc 1 102 43 is_stmt 0 view .LVU74
 262 0054 A37A     		ldrb	r3, [r4, #10]	@ zero_extendqisi2
 102:Core/Src/main.c ****       tx_buff[5] = slave->FloatValue.bytes[1];
 263              		.loc 1 102 18 view .LVU75
 264 0056 2B71     		strb	r3, [r5, #4]
 103:Core/Src/main.c ****       tx_buff[6] = slave->FloatValue.bytes[0];
 265              		.loc 1 103 7 is_stmt 1 view .LVU76
 103:Core/Src/main.c ****       tx_buff[6] = slave->FloatValue.bytes[0];
 266              		.loc 1 103 43 is_stmt 0 view .LVU77
 267 0058 637A     		ldrb	r3, [r4, #9]	@ zero_extendqisi2
 103:Core/Src/main.c ****       tx_buff[6] = slave->FloatValue.bytes[0];
 268              		.loc 1 103 18 view .LVU78
 269 005a 6B71     		strb	r3, [r5, #5]
 104:Core/Src/main.c ****       crc.data = GetCRC16(&tx_buff,7);
 270              		.loc 1 104 7 is_stmt 1 view .LVU79
 104:Core/Src/main.c ****       crc.data = GetCRC16(&tx_buff,7);
 271              		.loc 1 104 43 is_stmt 0 view .LVU80
 272 005c 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 104:Core/Src/main.c ****       crc.data = GetCRC16(&tx_buff,7);
 273              		.loc 1 104 18 view .LVU81
 274 005e AB71     		strb	r3, [r5, #6]
 105:Core/Src/main.c ****       tx_buff[8] = crc.bytes[1];
 275              		.loc 1 105 7 is_stmt 1 view .LVU82
 105:Core/Src/main.c ****       tx_buff[8] = crc.bytes[1];
 276              		.loc 1 105 18 is_stmt 0 view .LVU83
 277 0060 0721     		movs	r1, #7
 278 0062 2846     		mov	r0, r5
 279 0064 FFF7FEFF 		bl	GetCRC16
 280              	.LVL12:
 106:Core/Src/main.c ****       tx_buff[9] = crc.bytes[0];
 281              		.loc 1 106 7 is_stmt 1 view .LVU84
 106:Core/Src/main.c ****       tx_buff[9] = crc.bytes[0];
 282              		.loc 1 106 18 is_stmt 0 view .LVU85
 283 0068 C0F30723 		ubfx	r3, r0, #8, #8
 284 006c 2B72     		strb	r3, [r5, #8]
 107:Core/Src/main.c ****       HAL_UART_Transmit_IT(&huart2,&tx_buff,9);
 285              		.loc 1 107 7 is_stmt 1 view .LVU86
 107:Core/Src/main.c ****       HAL_UART_Transmit_IT(&huart2,&tx_buff,9);
 286              		.loc 1 107 18 is_stmt 0 view .LVU87
 287 006e 6872     		strb	r0, [r5, #9]
 108:Core/Src/main.c ****     }
 288              		.loc 1 108 7 is_stmt 1 view .LVU88
 289 0070 0922     		movs	r2, #9
 290 0072 2946     		mov	r1, r5
 291 0074 1E48     		ldr	r0, .L11+8
 292 0076 FFF7FEFF 		bl	HAL_UART_Transmit_IT
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 15


 293              	.LVL13:
 294 007a 2DE0     		b	.L9
 295              	.L6:
 108:Core/Src/main.c ****     }
 296              		.loc 1 108 7 is_stmt 0 view .LVU89
 297              	.LBE6:
 298              	.LBB7:
 113:Core/Src/main.c ****     NOS_Float dat;
 299              		.loc 1 113 5 is_stmt 1 view .LVU90
 300 007c 1D4D     		ldr	r5, .L11+12
 301 007e 2846     		mov	r0, r5
 302 0080 FFF7FEFF 		bl	Stat_GetStatus
 303              	.LVL14:
 114:Core/Src/main.c ****     dat.data = stat.CPS;
 304              		.loc 1 114 5 view .LVU91
 115:Core/Src/main.c ****     tx_buff[0] = dat.bytes[3];
 305              		.loc 1 115 5 view .LVU92
 116:Core/Src/main.c ****     tx_buff[1] = dat.bytes[2];
 306              		.loc 1 116 5 view .LVU93
 116:Core/Src/main.c ****     tx_buff[1] = dat.bytes[2];
 307              		.loc 1 116 16 is_stmt 0 view .LVU94
 308 0084 194C     		ldr	r4, .L11+4
 309              	.LVL15:
 116:Core/Src/main.c ****     tx_buff[1] = dat.bytes[2];
 310              		.loc 1 116 16 view .LVU95
 311 0086 6B68     		ldr	r3, [r5, #4]
 312 0088 C3F30762 		ubfx	r2, r3, #24, #8
 313 008c 2270     		strb	r2, [r4]
 117:Core/Src/main.c ****     tx_buff[2] = dat.bytes[1];
 314              		.loc 1 117 5 is_stmt 1 view .LVU96
 117:Core/Src/main.c ****     tx_buff[2] = dat.bytes[1];
 315              		.loc 1 117 16 is_stmt 0 view .LVU97
 316 008e C3F30742 		ubfx	r2, r3, #16, #8
 317 0092 6270     		strb	r2, [r4, #1]
 118:Core/Src/main.c ****     tx_buff[3] = dat.bytes[0];
 318              		.loc 1 118 5 is_stmt 1 view .LVU98
 118:Core/Src/main.c ****     tx_buff[3] = dat.bytes[0];
 319              		.loc 1 118 16 is_stmt 0 view .LVU99
 320 0094 C3F30722 		ubfx	r2, r3, #8, #8
 321 0098 A270     		strb	r2, [r4, #2]
 119:Core/Src/main.c ****     tx_buff[4] = stat.Delta;
 322              		.loc 1 119 5 is_stmt 1 view .LVU100
 119:Core/Src/main.c ****     tx_buff[4] = stat.Delta;
 323              		.loc 1 119 16 is_stmt 0 view .LVU101
 324 009a E370     		strb	r3, [r4, #3]
 120:Core/Src/main.c ****     dat.data = Detector_GetuZvValue(&stat);
 325              		.loc 1 120 5 is_stmt 1 view .LVU102
 120:Core/Src/main.c ****     dat.data = Detector_GetuZvValue(&stat);
 326              		.loc 1 120 22 is_stmt 0 view .LVU103
 327 009c 2B7A     		ldrb	r3, [r5, #8]	@ zero_extendqisi2
 120:Core/Src/main.c ****     dat.data = Detector_GetuZvValue(&stat);
 328              		.loc 1 120 16 view .LVU104
 329 009e 2371     		strb	r3, [r4, #4]
 121:Core/Src/main.c ****     tx_buff[5] = dat.bytes[3];
 330              		.loc 1 121 5 is_stmt 1 view .LVU105
 121:Core/Src/main.c ****     tx_buff[5] = dat.bytes[3];
 331              		.loc 1 121 16 is_stmt 0 view .LVU106
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 16


 332 00a0 2846     		mov	r0, r5
 333 00a2 FFF7FEFF 		bl	Detector_GetuZvValue
 334              	.LVL16:
 335 00a6 8DED010A 		vstr.32	s0, [sp, #4]
 122:Core/Src/main.c ****     tx_buff[6] = dat.bytes[2];
 336              		.loc 1 122 5 is_stmt 1 view .LVU107
 122:Core/Src/main.c ****     tx_buff[6] = dat.bytes[2];
 337              		.loc 1 122 16 is_stmt 0 view .LVU108
 338 00aa 019B     		ldr	r3, [sp, #4]
 339 00ac C3F30762 		ubfx	r2, r3, #24, #8
 340 00b0 6271     		strb	r2, [r4, #5]
 123:Core/Src/main.c ****     tx_buff[7] = dat.bytes[1];
 341              		.loc 1 123 5 is_stmt 1 view .LVU109
 123:Core/Src/main.c ****     tx_buff[7] = dat.bytes[1];
 342              		.loc 1 123 16 is_stmt 0 view .LVU110
 343 00b2 C3F30742 		ubfx	r2, r3, #16, #8
 344 00b6 A271     		strb	r2, [r4, #6]
 124:Core/Src/main.c ****     tx_buff[8] = dat.bytes[0];
 345              		.loc 1 124 5 is_stmt 1 view .LVU111
 124:Core/Src/main.c ****     tx_buff[8] = dat.bytes[0];
 346              		.loc 1 124 16 is_stmt 0 view .LVU112
 347 00b8 C3F30722 		ubfx	r2, r3, #8, #8
 348 00bc E271     		strb	r2, [r4, #7]
 125:Core/Src/main.c ****     tx_buff[9] = stat.Status;
 349              		.loc 1 125 5 is_stmt 1 view .LVU113
 125:Core/Src/main.c ****     tx_buff[9] = stat.Status;
 350              		.loc 1 125 16 is_stmt 0 view .LVU114
 351 00be 2372     		strb	r3, [r4, #8]
 126:Core/Src/main.c ****     tx_buff[10] = tickcountBuff.bytes[1];
 352              		.loc 1 126 5 is_stmt 1 view .LVU115
 126:Core/Src/main.c ****     tx_buff[10] = tickcountBuff.bytes[1];
 353              		.loc 1 126 22 is_stmt 0 view .LVU116
 354 00c0 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 126:Core/Src/main.c ****     tx_buff[10] = tickcountBuff.bytes[1];
 355              		.loc 1 126 16 view .LVU117
 356 00c2 6372     		strb	r3, [r4, #9]
 127:Core/Src/main.c ****     tx_buff[11] = tickcountBuff.bytes[0];
 357              		.loc 1 127 5 is_stmt 1 view .LVU118
 127:Core/Src/main.c ****     tx_buff[11] = tickcountBuff.bytes[0];
 358              		.loc 1 127 38 is_stmt 0 view .LVU119
 359 00c4 0C4B     		ldr	r3, .L11+16
 360 00c6 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 127:Core/Src/main.c ****     tx_buff[11] = tickcountBuff.bytes[0];
 361              		.loc 1 127 17 view .LVU120
 362 00c8 A272     		strb	r2, [r4, #10]
 128:Core/Src/main.c **** 
 363              		.loc 1 128 5 is_stmt 1 view .LVU121
 128:Core/Src/main.c **** 
 364              		.loc 1 128 38 is_stmt 0 view .LVU122
 365 00ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 128:Core/Src/main.c **** 
 366              		.loc 1 128 17 view .LVU123
 367 00cc E372     		strb	r3, [r4, #11]
 130:Core/Src/main.c ****   } 
 368              		.loc 1 130 5 is_stmt 1 view .LVU124
 369 00ce 0C22     		movs	r2, #12
 370 00d0 2146     		mov	r1, r4
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 17


 371 00d2 0748     		ldr	r0, .L11+8
 372 00d4 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 373              	.LVL17:
 374              	.L9:
 375              	.LBE7:
 132:Core/Src/main.c **** }
 376              		.loc 1 132 3 view .LVU125
 377 00d8 0122     		movs	r2, #1
 378 00da 0221     		movs	r1, #2
 379 00dc 0248     		ldr	r0, .L11
 380 00de FFF7FEFF 		bl	HAL_GPIO_WritePin
 381              	.LVL18:
 133:Core/Src/main.c **** 
 382              		.loc 1 133 1 is_stmt 0 view .LVU126
 383 00e2 03B0     		add	sp, sp, #12
 384              	.LCFI5:
 385              		.cfi_def_cfa_offset 12
 386              		@ sp needed
 387 00e4 30BD     		pop	{r4, r5, pc}
 388              	.L12:
 389 00e6 00BF     		.align	2
 390              	.L11:
 391 00e8 00000240 		.word	1073872896
 392 00ec 00000000 		.word	.LANCHOR0
 393 00f0 00000000 		.word	.LANCHOR1
 394 00f4 00000000 		.word	.LANCHOR2
 395 00f8 00000000 		.word	.LANCHOR3
 396              		.cfi_endproc
 397              	.LFE133:
 399              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 400              		.align	1
 401              		.global	HAL_UART_RxCpltCallback
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu fpv4-sp-d16
 407              	HAL_UART_RxCpltCallback:
 408              	.LVL19:
 409              	.LFB134:
 135:Core/Src/main.c **** 
 410              		.loc 1 135 57 is_stmt 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 135:Core/Src/main.c **** 
 414              		.loc 1 135 57 is_stmt 0 view .LVU128
 415 0000 10B5     		push	{r4, lr}
 416              	.LCFI6:
 417              		.cfi_def_cfa_offset 8
 418              		.cfi_offset 4, -8
 419              		.cfi_offset 14, -4
 137:Core/Src/main.c **** 
 420              		.loc 1 137 1 is_stmt 1 view .LVU129
 139:Core/Src/main.c **** fuckIndex++;
 421              		.loc 1 139 1 view .LVU130
 139:Core/Src/main.c **** fuckIndex++;
 422              		.loc 1 139 24 is_stmt 0 view .LVU131
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 18


 423 0002 344B     		ldr	r3, .L26
 424 0004 1A68     		ldr	r2, [r3]
 139:Core/Src/main.c **** fuckIndex++;
 425              		.loc 1 139 10 view .LVU132
 426 0006 3449     		ldr	r1, .L26+4
 427 0008 0B88     		ldrh	r3, [r1]
 139:Core/Src/main.c **** fuckIndex++;
 428              		.loc 1 139 24 view .LVU133
 429 000a 92F800C0 		ldrb	ip, [r2]	@ zero_extendqisi2
 139:Core/Src/main.c **** fuckIndex++;
 430              		.loc 1 139 22 view .LVU134
 431 000e 3348     		ldr	r0, .L26+8
 432              	.LVL20:
 139:Core/Src/main.c **** fuckIndex++;
 433              		.loc 1 139 22 view .LVU135
 434 0010 00F803C0 		strb	ip, [r0, r3]
 140:Core/Src/main.c **** if(fuckIndex > 1023)
 435              		.loc 1 140 1 is_stmt 1 view .LVU136
 140:Core/Src/main.c **** if(fuckIndex > 1023)
 436              		.loc 1 140 10 is_stmt 0 view .LVU137
 437 0014 0133     		adds	r3, r3, #1
 438 0016 9BB2     		uxth	r3, r3
 439 0018 0B80     		strh	r3, [r1]	@ movhi
 141:Core/Src/main.c **** {
 440              		.loc 1 141 1 is_stmt 1 view .LVU138
 141:Core/Src/main.c **** {
 441              		.loc 1 141 3 is_stmt 0 view .LVU139
 442 001a B3F5806F 		cmp	r3, #1024
 443 001e 02D3     		bcc	.L14
 143:Core/Src/main.c **** }
 444              		.loc 1 143 3 is_stmt 1 view .LVU140
 143:Core/Src/main.c **** }
 445              		.loc 1 143 13 is_stmt 0 view .LVU141
 446 0020 0B46     		mov	r3, r1
 447 0022 0021     		movs	r1, #0
 448 0024 1980     		strh	r1, [r3]	@ movhi
 449              	.L14:
 146:Core/Src/main.c **** {
 450              		.loc 1 146 1 is_stmt 1 view .LVU142
 146:Core/Src/main.c **** {
 451              		.loc 1 146 4 is_stmt 0 view .LVU143
 452 0026 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 146:Core/Src/main.c **** {
 453              		.loc 1 146 3 view .LVU144
 454 0028 652B     		cmp	r3, #101
 455 002a 13D0     		beq	.L23
 456              	.L15:
 152:Core/Src/main.c **** {
 457              		.loc 1 152 1 is_stmt 1 view .LVU145
 152:Core/Src/main.c **** {
 458              		.loc 1 152 4 is_stmt 0 view .LVU146
 459 002c 2C4B     		ldr	r3, .L26+12
 460 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 152:Core/Src/main.c **** {
 461              		.loc 1 152 3 view .LVU147
 462 0030 1BB1     		cbz	r3, .L16
 152:Core/Src/main.c **** {
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 19


 463              		.loc 1 152 24 discriminator 1 view .LVU148
 464 0032 2C4B     		ldr	r3, .L26+16
 465 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 152:Core/Src/main.c **** {
 466              		.loc 1 152 14 discriminator 1 view .LVU149
 467 0036 012B     		cmp	r3, #1
 468 0038 17D0     		beq	.L24
 469              	.L16:
 157:Core/Src/main.c **** {
 470              		.loc 1 157 1 is_stmt 1 view .LVU150
 157:Core/Src/main.c **** {
 471              		.loc 1 157 11 is_stmt 0 view .LVU151
 472 003a 2A4B     		ldr	r3, .L26+16
 473 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 157:Core/Src/main.c **** {
 474              		.loc 1 157 3 view .LVU152
 475 003e 0A2B     		cmp	r3, #10
 476 0040 1DD9     		bls	.L17
 159:Core/Src/main.c ****   lenght = 0;
 477              		.loc 1 159 3 is_stmt 1 view .LVU153
 159:Core/Src/main.c ****   lenght = 0;
 478              		.loc 1 159 15 is_stmt 0 view .LVU154
 479 0042 244B     		ldr	r3, .L26
 480 0044 284A     		ldr	r2, .L26+20
 481 0046 1A60     		str	r2, [r3]
 160:Core/Src/main.c ****   AddressOk = false;
 482              		.loc 1 160 3 is_stmt 1 view .LVU155
 160:Core/Src/main.c ****   AddressOk = false;
 483              		.loc 1 160 10 is_stmt 0 view .LVU156
 484 0048 0023     		movs	r3, #0
 485 004a 264A     		ldr	r2, .L26+16
 486 004c 1370     		strb	r3, [r2]
 161:Core/Src/main.c ****   for(int i = 0; i < 10; i++)
 487              		.loc 1 161 3 is_stmt 1 view .LVU157
 161:Core/Src/main.c ****   for(int i = 0; i < 10; i++)
 488              		.loc 1 161 13 is_stmt 0 view .LVU158
 489 004e 244A     		ldr	r2, .L26+12
 490 0050 1370     		strb	r3, [r2]
 162:Core/Src/main.c ****   {
 491              		.loc 1 162 3 is_stmt 1 view .LVU159
 492              	.LBB8:
 162:Core/Src/main.c ****   {
 493              		.loc 1 162 7 view .LVU160
 494              	.LVL21:
 162:Core/Src/main.c ****   {
 495              		.loc 1 162 3 is_stmt 0 view .LVU161
 496 0052 12E0     		b	.L18
 497              	.LVL22:
 498              	.L23:
 162:Core/Src/main.c ****   {
 499              		.loc 1 162 3 view .LVU162
 500              	.LBE8:
 146:Core/Src/main.c **** {
 501              		.loc 1 146 27 discriminator 1 view .LVU163
 502 0054 224B     		ldr	r3, .L26+12
 503 0056 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 146:Core/Src/main.c **** {
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 20


 504              		.loc 1 146 24 discriminator 1 view .LVU164
 505 0058 002B     		cmp	r3, #0
 506 005a E7D1     		bne	.L15
 148:Core/Src/main.c ****   lenght = 0;
 507              		.loc 1 148 3 is_stmt 1 view .LVU165
 148:Core/Src/main.c ****   lenght = 0;
 508              		.loc 1 148 13 is_stmt 0 view .LVU166
 509 005c 204B     		ldr	r3, .L26+12
 510 005e 0121     		movs	r1, #1
 511 0060 1970     		strb	r1, [r3]
 149:Core/Src/main.c **** }
 512              		.loc 1 149 3 is_stmt 1 view .LVU167
 149:Core/Src/main.c **** }
 513              		.loc 1 149 10 is_stmt 0 view .LVU168
 514 0062 204B     		ldr	r3, .L26+16
 515 0064 0021     		movs	r1, #0
 516 0066 1970     		strb	r1, [r3]
 517 0068 E0E7     		b	.L15
 518              	.L24:
 154:Core/Src/main.c **** }
 519              		.loc 1 154 3 is_stmt 1 view .LVU169
 154:Core/Src/main.c **** }
 520              		.loc 1 154 17 is_stmt 0 view .LVU170
 521 006a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 154:Core/Src/main.c **** }
 522              		.loc 1 154 15 view .LVU171
 523 006c 1F4B     		ldr	r3, .L26+24
 524 006e 1A70     		strb	r2, [r3]
 525 0070 E3E7     		b	.L16
 526              	.LVL23:
 527              	.L19:
 528              	.LBB9:
 164:Core/Src/main.c ****   }
 529              		.loc 1 164 5 is_stmt 1 discriminator 3 view .LVU172
 164:Core/Src/main.c ****   }
 530              		.loc 1 164 16 is_stmt 0 discriminator 3 view .LVU173
 531 0072 1D4A     		ldr	r2, .L26+20
 532 0074 0021     		movs	r1, #0
 533 0076 D154     		strb	r1, [r2, r3]
 162:Core/Src/main.c ****   {
 534              		.loc 1 162 26 is_stmt 1 discriminator 3 view .LVU174
 162:Core/Src/main.c ****   {
 535              		.loc 1 162 27 is_stmt 0 discriminator 3 view .LVU175
 536 0078 0133     		adds	r3, r3, #1
 537              	.LVL24:
 538              	.L18:
 162:Core/Src/main.c ****   {
 539              		.loc 1 162 18 is_stmt 1 discriminator 1 view .LVU176
 162:Core/Src/main.c ****   {
 540              		.loc 1 162 3 is_stmt 0 discriminator 1 view .LVU177
 541 007a 092B     		cmp	r3, #9
 542 007c F9DD     		ble	.L19
 543              	.LVL25:
 544              	.L17:
 162:Core/Src/main.c ****   {
 545              		.loc 1 162 3 discriminator 1 view .LVU178
 546              	.LBE9:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 21


 168:Core/Src/main.c **** {
 547              		.loc 1 168 1 is_stmt 1 view .LVU179
 168:Core/Src/main.c **** {
 548              		.loc 1 168 4 is_stmt 0 view .LVU180
 549 007e 184B     		ldr	r3, .L26+12
 550 0080 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 168:Core/Src/main.c **** {
 551              		.loc 1 168 3 view .LVU181
 552 0082 1BB1     		cbz	r3, .L20
 168:Core/Src/main.c **** {
 553              		.loc 1 168 24 discriminator 1 view .LVU182
 554 0084 174B     		ldr	r3, .L26+16
 555 0086 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 168:Core/Src/main.c **** {
 556              		.loc 1 168 14 discriminator 1 view .LVU183
 557 0088 072B     		cmp	r3, #7
 558 008a 12D0     		beq	.L25
 559              	.L20:
 177:Core/Src/main.c ****   ++rx_buff_ptr;
 560              		.loc 1 177 3 is_stmt 1 view .LVU184
 177:Core/Src/main.c ****   ++rx_buff_ptr;
 561              		.loc 1 177 21 is_stmt 0 view .LVU185
 562 008c 1148     		ldr	r0, .L26
 177:Core/Src/main.c ****   ++rx_buff_ptr;
 563              		.loc 1 177 10 view .LVU186
 564 008e 1549     		ldr	r1, .L26+16
 565 0090 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 177:Core/Src/main.c ****   ++rx_buff_ptr;
 566              		.loc 1 177 21 view .LVU187
 567 0092 0268     		ldr	r2, [r0]
 568 0094 12F801CB 		ldrb	ip, [r2], #1	@ zero_extendqisi2
 177:Core/Src/main.c ****   ++rx_buff_ptr;
 569              		.loc 1 177 19 view .LVU188
 570 0098 134C     		ldr	r4, .L26+20
 571 009a 04F803C0 		strb	ip, [r4, r3]
 178:Core/Src/main.c ****   ++lenght;
 572              		.loc 1 178 3 is_stmt 1 view .LVU189
 573 009e 0260     		str	r2, [r0]
 179:Core/Src/main.c **** }
 574              		.loc 1 179 3 view .LVU190
 575 00a0 0133     		adds	r3, r3, #1
 576 00a2 0B70     		strb	r3, [r1]
 577              	.L21:
 181:Core/Src/main.c **** }
 578              		.loc 1 181 5 view .LVU191
 579 00a4 0122     		movs	r2, #1
 580 00a6 0B4B     		ldr	r3, .L26
 581 00a8 1968     		ldr	r1, [r3]
 582 00aa 1148     		ldr	r0, .L26+28
 583 00ac FFF7FEFF 		bl	HAL_UART_Receive_IT
 584              	.LVL26:
 182:Core/Src/main.c **** 
 585              		.loc 1 182 1 is_stmt 0 view .LVU192
 586 00b0 10BD     		pop	{r4, pc}
 587              	.L25:
 168:Core/Src/main.c **** {
 588              		.loc 1 168 44 discriminator 2 view .LVU193
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 22


 589 00b2 0E4B     		ldr	r3, .L26+24
 590 00b4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 168:Core/Src/main.c **** {
 591              		.loc 1 168 29 discriminator 2 view .LVU194
 592 00b6 032B     		cmp	r3, #3
 593 00b8 E8D1     		bne	.L20
 170:Core/Src/main.c ****   AddressOk = false;
 594              		.loc 1 170 3 is_stmt 1 view .LVU195
 170:Core/Src/main.c ****   AddressOk = false;
 595              		.loc 1 170 15 is_stmt 0 view .LVU196
 596 00ba 064B     		ldr	r3, .L26
 597 00bc 0A4A     		ldr	r2, .L26+20
 598 00be 1A60     		str	r2, [r3]
 171:Core/Src/main.c ****   lenght = 0;
 599              		.loc 1 171 3 is_stmt 1 view .LVU197
 171:Core/Src/main.c ****   lenght = 0;
 600              		.loc 1 171 13 is_stmt 0 view .LVU198
 601 00c0 0023     		movs	r3, #0
 602 00c2 074A     		ldr	r2, .L26+12
 603 00c4 1370     		strb	r3, [r2]
 172:Core/Src/main.c ****   rx_flag = true;
 604              		.loc 1 172 3 is_stmt 1 view .LVU199
 172:Core/Src/main.c ****   rx_flag = true;
 605              		.loc 1 172 10 is_stmt 0 view .LVU200
 606 00c6 074A     		ldr	r2, .L26+16
 607 00c8 1370     		strb	r3, [r2]
 173:Core/Src/main.c **** }
 608              		.loc 1 173 3 is_stmt 1 view .LVU201
 173:Core/Src/main.c **** }
 609              		.loc 1 173 11 is_stmt 0 view .LVU202
 610 00ca 0A4B     		ldr	r3, .L26+32
 611 00cc 0122     		movs	r2, #1
 612 00ce 1A70     		strb	r2, [r3]
 613 00d0 E8E7     		b	.L21
 614              	.L27:
 615 00d2 00BF     		.align	2
 616              	.L26:
 617 00d4 00000000 		.word	.LANCHOR4
 618 00d8 00000000 		.word	.LANCHOR5
 619 00dc 00000000 		.word	.LANCHOR6
 620 00e0 00000000 		.word	.LANCHOR7
 621 00e4 00000000 		.word	.LANCHOR8
 622 00e8 00000000 		.word	.LANCHOR10
 623 00ec 00000000 		.word	.LANCHOR9
 624 00f0 00000000 		.word	.LANCHOR1
 625 00f4 00000000 		.word	.LANCHOR11
 626              		.cfi_endproc
 627              	.LFE134:
 629              		.section	.text.SysTick_Handler,"ax",%progbits
 630              		.align	1
 631              		.global	SysTick_Handler
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 635              		.fpu fpv4-sp-d16
 637              	SysTick_Handler:
 638              	.LFB135:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 23


 185:Core/Src/main.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 639              		.loc 1 185 1 is_stmt 1 view -0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 0
 642              		@ frame_needed = 0, uses_anonymous_args = 0
 643 0000 10B5     		push	{r4, lr}
 644              	.LCFI7:
 645              		.cfi_def_cfa_offset 8
 646              		.cfi_offset 4, -8
 647              		.cfi_offset 14, -4
 189:Core/Src/main.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 648              		.loc 1 189 3 view .LVU204
 649 0002 FFF7FEFF 		bl	HAL_IncTick
 650              	.LVL27:
 191:Core/Src/main.c **** if(time.data >= 250) {
 651              		.loc 1 191 1 view .LVU205
 191:Core/Src/main.c **** if(time.data >= 250) {
 652              		.loc 1 191 5 is_stmt 0 view .LVU206
 653 0006 0C4A     		ldr	r2, .L32
 654 0008 1388     		ldrh	r3, [r2]
 191:Core/Src/main.c **** if(time.data >= 250) {
 655              		.loc 1 191 10 view .LVU207
 656 000a 0133     		adds	r3, r3, #1
 657 000c 9BB2     		uxth	r3, r3
 658 000e 1380     		strh	r3, [r2]	@ movhi
 192:Core/Src/main.c ****    Stat_AddData250ms(tickcount1.data);
 659              		.loc 1 192 1 is_stmt 1 view .LVU208
 192:Core/Src/main.c ****    Stat_AddData250ms(tickcount1.data);
 660              		.loc 1 192 3 is_stmt 0 view .LVU209
 661 0010 F92B     		cmp	r3, #249
 662 0012 00D8     		bhi	.L31
 663              	.L28:
 200:Core/Src/main.c **** 
 664              		.loc 1 200 1 view .LVU210
 665 0014 10BD     		pop	{r4, pc}
 666              	.L31:
 193:Core/Src/main.c ****    tickcountBuff.data = tickcount1.data;
 667              		.loc 1 193 4 is_stmt 1 view .LVU211
 193:Core/Src/main.c ****    tickcountBuff.data = tickcount1.data;
 668              		.loc 1 193 32 is_stmt 0 view .LVU212
 669 0016 094C     		ldr	r4, .L32+4
 670 0018 2088     		ldrh	r0, [r4]
 193:Core/Src/main.c ****    tickcountBuff.data = tickcount1.data;
 671              		.loc 1 193 4 view .LVU213
 672 001a 80B2     		uxth	r0, r0
 673 001c FFF7FEFF 		bl	Stat_AddData250ms
 674              	.LVL28:
 194:Core/Src/main.c ****    tickcount1.data = 0;      
 675              		.loc 1 194 4 is_stmt 1 view .LVU214
 194:Core/Src/main.c ****    tickcount1.data = 0;      
 676              		.loc 1 194 35 is_stmt 0 view .LVU215
 677 0020 2388     		ldrh	r3, [r4]
 678 0022 9BB2     		uxth	r3, r3
 194:Core/Src/main.c ****    tickcount1.data = 0;      
 679              		.loc 1 194 23 view .LVU216
 680 0024 064A     		ldr	r2, .L32+8
 681 0026 1380     		strh	r3, [r2]	@ movhi
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 24


 195:Core/Src/main.c ****    time250ms = true;
 682              		.loc 1 195 4 is_stmt 1 view .LVU217
 195:Core/Src/main.c ****    time250ms = true;
 683              		.loc 1 195 20 is_stmt 0 view .LVU218
 684 0028 0023     		movs	r3, #0
 685 002a 2380     		strh	r3, [r4]	@ movhi
 196:Core/Src/main.c ****    time.data = 0;
 686              		.loc 1 196 4 is_stmt 1 view .LVU219
 196:Core/Src/main.c ****    time.data = 0;
 687              		.loc 1 196 14 is_stmt 0 view .LVU220
 688 002c 054A     		ldr	r2, .L32+12
 689 002e 0121     		movs	r1, #1
 690 0030 1170     		strb	r1, [r2]
 197:Core/Src/main.c **** }
 691              		.loc 1 197 4 is_stmt 1 view .LVU221
 197:Core/Src/main.c **** }
 692              		.loc 1 197 14 is_stmt 0 view .LVU222
 693 0032 014A     		ldr	r2, .L32
 694 0034 1380     		strh	r3, [r2]	@ movhi
 200:Core/Src/main.c **** 
 695              		.loc 1 200 1 view .LVU223
 696 0036 EDE7     		b	.L28
 697              	.L33:
 698              		.align	2
 699              	.L32:
 700 0038 00000000 		.word	.LANCHOR12
 701 003c 00000000 		.word	.LANCHOR13
 702 0040 00000000 		.word	.LANCHOR3
 703 0044 00000000 		.word	.LANCHOR14
 704              		.cfi_endproc
 705              	.LFE135:
 707              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 708              		.align	1
 709              		.global	EXTI0_IRQHandler
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 713              		.fpu fpv4-sp-d16
 715              	EXTI0_IRQHandler:
 716              	.LFB136:
 203:Core/Src/main.c ****   /* USER CODE BEGIN EXTI0_IRQn 0 */
 717              		.loc 1 203 1 is_stmt 1 view -0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 0
 720              		@ frame_needed = 0, uses_anonymous_args = 0
 721 0000 08B5     		push	{r3, lr}
 722              	.LCFI8:
 723              		.cfi_def_cfa_offset 8
 724              		.cfi_offset 3, -8
 725              		.cfi_offset 14, -4
 205:Core/Src/main.c ****   /* USER CODE END EXTI0_IRQn 0 */
 726              		.loc 1 205 1 view .LVU225
 205:Core/Src/main.c ****   /* USER CODE END EXTI0_IRQn 0 */
 727              		.loc 1 205 11 is_stmt 0 view .LVU226
 728 0002 054A     		ldr	r2, .L36
 729 0004 1388     		ldrh	r3, [r2]
 730 0006 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 25


 205:Core/Src/main.c ****   /* USER CODE END EXTI0_IRQn 0 */
 731              		.loc 1 205 16 view .LVU227
 732 0008 0133     		adds	r3, r3, #1
 733 000a 9BB2     		uxth	r3, r3
 734 000c 1380     		strh	r3, [r2]	@ movhi
 207:Core/Src/main.c ****   /* USER CODE BEGIN EXTI0_IRQn 1 */
 735              		.loc 1 207 3 is_stmt 1 view .LVU228
 736 000e 0120     		movs	r0, #1
 737 0010 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 738              	.LVL29:
 211:Core/Src/main.c **** 
 739              		.loc 1 211 1 is_stmt 0 view .LVU229
 740 0014 08BD     		pop	{r3, pc}
 741              	.L37:
 742 0016 00BF     		.align	2
 743              	.L36:
 744 0018 00000000 		.word	.LANCHOR13
 745              		.cfi_endproc
 746              	.LFE136:
 748              		.section	.text.EXTI1_IRQHandler,"ax",%progbits
 749              		.align	1
 750              		.global	EXTI1_IRQHandler
 751              		.syntax unified
 752              		.thumb
 753              		.thumb_func
 754              		.fpu fpv4-sp-d16
 756              	EXTI1_IRQHandler:
 757              	.LFB137:
 217:Core/Src/main.c ****   /* USER CODE BEGIN EXTI1_IRQn 0 */
 758              		.loc 1 217 1 is_stmt 1 view -0
 759              		.cfi_startproc
 760              		@ args = 0, pretend = 0, frame = 0
 761              		@ frame_needed = 0, uses_anonymous_args = 0
 762 0000 08B5     		push	{r3, lr}
 763              	.LCFI9:
 764              		.cfi_def_cfa_offset 8
 765              		.cfi_offset 3, -8
 766              		.cfi_offset 14, -4
 221:Core/Src/main.c ****   /* USER CODE BEGIN EXTI1_IRQn 1 */
 767              		.loc 1 221 3 view .LVU231
 768 0002 0220     		movs	r0, #2
 769 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 770              	.LVL30:
 225:Core/Src/main.c ****   /* USER CODE END SysTick_IRQn 1 */
 771              		.loc 1 225 1 is_stmt 0 view .LVU232
 772 0008 08BD     		pop	{r3, pc}
 773              		.cfi_endproc
 774              	.LFE137:
 776              		.section	.text.Error_Handler,"ax",%progbits
 777              		.align	1
 778              		.global	Error_Handler
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 782              		.fpu fpv4-sp-d16
 784              	Error_Handler:
 785              	.LFB142:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 26


 458:Core/Src/main.c **** 
 459:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c **** /* USER CODE END 4 */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c **** /**
 464:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 465:Core/Src/main.c ****   * @retval None
 466:Core/Src/main.c ****   */
 467:Core/Src/main.c **** void Error_Handler(void)
 468:Core/Src/main.c **** {
 786              		.loc 1 468 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ Volatile: function does not return.
 789              		@ args = 0, pretend = 0, frame = 0
 790              		@ frame_needed = 0, uses_anonymous_args = 0
 791              		@ link register save eliminated.
 469:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 470:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 471:Core/Src/main.c ****   __disable_irq();
 792              		.loc 1 471 3 view .LVU234
 793              	.LBB10:
 794              	.LBI10:
 795              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 27


  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 28


  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 796              		.loc 2 140 27 view .LVU235
 797              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 798              		.loc 2 142 3 view .LVU236
 799              		.syntax unified
 800              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 29


 801 0000 72B6     		cpsid i
 802              	@ 0 "" 2
 803              		.thumb
 804              		.syntax unified
 805              	.L41:
 806              	.LBE11:
 807              	.LBE10:
 472:Core/Src/main.c ****   while (1)
 808              		.loc 1 472 3 discriminator 1 view .LVU237
 473:Core/Src/main.c ****   {
 474:Core/Src/main.c ****   }
 809              		.loc 1 474 3 discriminator 1 view .LVU238
 472:Core/Src/main.c ****   while (1)
 810              		.loc 1 472 9 discriminator 1 view .LVU239
 811 0002 FEE7     		b	.L41
 812              		.cfi_endproc
 813              	.LFE142:
 815              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 816              		.align	1
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 820              		.fpu fpv4-sp-d16
 822              	MX_USART2_UART_Init:
 823              	.LFB140:
 394:Core/Src/main.c **** 
 824              		.loc 1 394 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828 0000 08B5     		push	{r3, lr}
 829              	.LCFI10:
 830              		.cfi_def_cfa_offset 8
 831              		.cfi_offset 3, -8
 832              		.cfi_offset 14, -4
 403:Core/Src/main.c ****   huart2.Init.BaudRate = 9600;
 833              		.loc 1 403 3 view .LVU241
 403:Core/Src/main.c ****   huart2.Init.BaudRate = 9600;
 834              		.loc 1 403 19 is_stmt 0 view .LVU242
 835 0002 0A48     		ldr	r0, .L46
 836 0004 0A4B     		ldr	r3, .L46+4
 837 0006 0360     		str	r3, [r0]
 404:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 838              		.loc 1 404 3 is_stmt 1 view .LVU243
 404:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 839              		.loc 1 404 24 is_stmt 0 view .LVU244
 840 0008 4FF41653 		mov	r3, #9600
 841 000c 4360     		str	r3, [r0, #4]
 405:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 842              		.loc 1 405 3 is_stmt 1 view .LVU245
 405:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 843              		.loc 1 405 26 is_stmt 0 view .LVU246
 844 000e 0023     		movs	r3, #0
 845 0010 8360     		str	r3, [r0, #8]
 406:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 846              		.loc 1 406 3 is_stmt 1 view .LVU247
 406:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 30


 847              		.loc 1 406 24 is_stmt 0 view .LVU248
 848 0012 C360     		str	r3, [r0, #12]
 407:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 849              		.loc 1 407 3 is_stmt 1 view .LVU249
 407:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 850              		.loc 1 407 22 is_stmt 0 view .LVU250
 851 0014 0361     		str	r3, [r0, #16]
 408:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 852              		.loc 1 408 3 is_stmt 1 view .LVU251
 408:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 853              		.loc 1 408 20 is_stmt 0 view .LVU252
 854 0016 0C22     		movs	r2, #12
 855 0018 4261     		str	r2, [r0, #20]
 409:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 856              		.loc 1 409 3 is_stmt 1 view .LVU253
 409:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 857              		.loc 1 409 25 is_stmt 0 view .LVU254
 858 001a 8361     		str	r3, [r0, #24]
 410:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 859              		.loc 1 410 3 is_stmt 1 view .LVU255
 410:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 860              		.loc 1 410 28 is_stmt 0 view .LVU256
 861 001c C361     		str	r3, [r0, #28]
 411:Core/Src/main.c ****   {
 862              		.loc 1 411 3 is_stmt 1 view .LVU257
 411:Core/Src/main.c ****   {
 863              		.loc 1 411 7 is_stmt 0 view .LVU258
 864 001e FFF7FEFF 		bl	HAL_UART_Init
 865              	.LVL31:
 411:Core/Src/main.c ****   {
 866              		.loc 1 411 6 view .LVU259
 867 0022 00B9     		cbnz	r0, .L45
 419:Core/Src/main.c **** 
 868              		.loc 1 419 1 view .LVU260
 869 0024 08BD     		pop	{r3, pc}
 870              	.L45:
 413:Core/Src/main.c ****   }
 871              		.loc 1 413 5 is_stmt 1 view .LVU261
 872 0026 FFF7FEFF 		bl	Error_Handler
 873              	.LVL32:
 874              	.L47:
 875 002a 00BF     		.align	2
 876              	.L46:
 877 002c 00000000 		.word	.LANCHOR1
 878 0030 00440040 		.word	1073759232
 879              		.cfi_endproc
 880              	.LFE140:
 882              		.section	.text.SystemClock_Config,"ax",%progbits
 883              		.align	1
 884              		.global	SystemClock_Config
 885              		.syntax unified
 886              		.thumb
 887              		.thumb_func
 888              		.fpu fpv4-sp-d16
 890              	SystemClock_Config:
 891              	.LFB139:
 349:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 31


 892              		.loc 1 349 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 80
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896 0000 00B5     		push	{lr}
 897              	.LCFI11:
 898              		.cfi_def_cfa_offset 4
 899              		.cfi_offset 14, -4
 900 0002 95B0     		sub	sp, sp, #84
 901              	.LCFI12:
 902              		.cfi_def_cfa_offset 88
 350:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 903              		.loc 1 350 3 view .LVU263
 350:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 904              		.loc 1 350 22 is_stmt 0 view .LVU264
 905 0004 3022     		movs	r2, #48
 906 0006 0021     		movs	r1, #0
 907 0008 08A8     		add	r0, sp, #32
 908 000a FFF7FEFF 		bl	memset
 909              	.LVL33:
 351:Core/Src/main.c **** 
 910              		.loc 1 351 3 is_stmt 1 view .LVU265
 351:Core/Src/main.c **** 
 911              		.loc 1 351 22 is_stmt 0 view .LVU266
 912 000e 0023     		movs	r3, #0
 913 0010 0393     		str	r3, [sp, #12]
 914 0012 0493     		str	r3, [sp, #16]
 915 0014 0593     		str	r3, [sp, #20]
 916 0016 0693     		str	r3, [sp, #24]
 917 0018 0793     		str	r3, [sp, #28]
 355:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 918              		.loc 1 355 3 is_stmt 1 view .LVU267
 919              	.LBB12:
 355:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 920              		.loc 1 355 3 view .LVU268
 921 001a 0193     		str	r3, [sp, #4]
 355:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 922              		.loc 1 355 3 view .LVU269
 923 001c 1F4A     		ldr	r2, .L54
 924 001e 116C     		ldr	r1, [r2, #64]
 925 0020 41F08051 		orr	r1, r1, #268435456
 926 0024 1164     		str	r1, [r2, #64]
 355:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 927              		.loc 1 355 3 view .LVU270
 928 0026 126C     		ldr	r2, [r2, #64]
 929 0028 02F08052 		and	r2, r2, #268435456
 930 002c 0192     		str	r2, [sp, #4]
 355:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 931              		.loc 1 355 3 view .LVU271
 932 002e 019A     		ldr	r2, [sp, #4]
 933              	.LBE12:
 355:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 934              		.loc 1 355 3 view .LVU272
 356:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 935              		.loc 1 356 3 view .LVU273
 936              	.LBB13:
 356:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 32


 937              		.loc 1 356 3 view .LVU274
 938 0030 0293     		str	r3, [sp, #8]
 356:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 939              		.loc 1 356 3 view .LVU275
 940 0032 1B4A     		ldr	r2, .L54+4
 941 0034 1168     		ldr	r1, [r2]
 942 0036 41F48041 		orr	r1, r1, #16384
 943 003a 1160     		str	r1, [r2]
 356:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 944              		.loc 1 356 3 view .LVU276
 945 003c 1268     		ldr	r2, [r2]
 946 003e 02F48042 		and	r2, r2, #16384
 947 0042 0292     		str	r2, [sp, #8]
 356:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 948              		.loc 1 356 3 view .LVU277
 949 0044 029A     		ldr	r2, [sp, #8]
 950              	.LBE13:
 356:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 951              		.loc 1 356 3 view .LVU278
 360:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 952              		.loc 1 360 3 view .LVU279
 360:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 953              		.loc 1 360 36 is_stmt 0 view .LVU280
 954 0046 0222     		movs	r2, #2
 955 0048 0892     		str	r2, [sp, #32]
 361:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 956              		.loc 1 361 3 is_stmt 1 view .LVU281
 361:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 957              		.loc 1 361 30 is_stmt 0 view .LVU282
 958 004a 0121     		movs	r1, #1
 959 004c 0B91     		str	r1, [sp, #44]
 362:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 960              		.loc 1 362 3 is_stmt 1 view .LVU283
 362:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 961              		.loc 1 362 41 is_stmt 0 view .LVU284
 962 004e 1021     		movs	r1, #16
 963 0050 0C91     		str	r1, [sp, #48]
 363:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 964              		.loc 1 363 3 is_stmt 1 view .LVU285
 363:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 965              		.loc 1 363 34 is_stmt 0 view .LVU286
 966 0052 0E92     		str	r2, [sp, #56]
 364:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 967              		.loc 1 364 3 is_stmt 1 view .LVU287
 364:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 968              		.loc 1 364 35 is_stmt 0 view .LVU288
 969 0054 0F93     		str	r3, [sp, #60]
 365:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 970              		.loc 1 365 3 is_stmt 1 view .LVU289
 365:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 971              		.loc 1 365 30 is_stmt 0 view .LVU290
 972 0056 0823     		movs	r3, #8
 973 0058 1093     		str	r3, [sp, #64]
 366:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 974              		.loc 1 366 3 is_stmt 1 view .LVU291
 366:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 975              		.loc 1 366 30 is_stmt 0 view .LVU292
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 33


 976 005a A823     		movs	r3, #168
 977 005c 1193     		str	r3, [sp, #68]
 367:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 978              		.loc 1 367 3 is_stmt 1 view .LVU293
 367:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 979              		.loc 1 367 30 is_stmt 0 view .LVU294
 980 005e 1292     		str	r2, [sp, #72]
 368:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 981              		.loc 1 368 3 is_stmt 1 view .LVU295
 368:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 982              		.loc 1 368 30 is_stmt 0 view .LVU296
 983 0060 0423     		movs	r3, #4
 984 0062 1393     		str	r3, [sp, #76]
 369:Core/Src/main.c ****   {
 985              		.loc 1 369 3 is_stmt 1 view .LVU297
 369:Core/Src/main.c ****   {
 986              		.loc 1 369 7 is_stmt 0 view .LVU298
 987 0064 08A8     		add	r0, sp, #32
 988 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 989              	.LVL34:
 369:Core/Src/main.c ****   {
 990              		.loc 1 369 6 view .LVU299
 991 006a 98B9     		cbnz	r0, .L52
 375:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 992              		.loc 1 375 3 is_stmt 1 view .LVU300
 375:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 993              		.loc 1 375 31 is_stmt 0 view .LVU301
 994 006c 0F23     		movs	r3, #15
 995 006e 0393     		str	r3, [sp, #12]
 377:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 996              		.loc 1 377 3 is_stmt 1 view .LVU302
 377:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 997              		.loc 1 377 34 is_stmt 0 view .LVU303
 998 0070 0223     		movs	r3, #2
 999 0072 0493     		str	r3, [sp, #16]
 378:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1000              		.loc 1 378 3 is_stmt 1 view .LVU304
 378:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1001              		.loc 1 378 35 is_stmt 0 view .LVU305
 1002 0074 0023     		movs	r3, #0
 1003 0076 0593     		str	r3, [sp, #20]
 379:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1004              		.loc 1 379 3 is_stmt 1 view .LVU306
 379:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1005              		.loc 1 379 36 is_stmt 0 view .LVU307
 1006 0078 4FF4A053 		mov	r3, #5120
 1007 007c 0693     		str	r3, [sp, #24]
 380:Core/Src/main.c **** 
 1008              		.loc 1 380 3 is_stmt 1 view .LVU308
 380:Core/Src/main.c **** 
 1009              		.loc 1 380 36 is_stmt 0 view .LVU309
 1010 007e 4FF48053 		mov	r3, #4096
 1011 0082 0793     		str	r3, [sp, #28]
 382:Core/Src/main.c ****   {
 1012              		.loc 1 382 3 is_stmt 1 view .LVU310
 382:Core/Src/main.c ****   {
 1013              		.loc 1 382 7 is_stmt 0 view .LVU311
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 34


 1014 0084 0521     		movs	r1, #5
 1015 0086 03A8     		add	r0, sp, #12
 1016 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1017              	.LVL35:
 382:Core/Src/main.c ****   {
 1018              		.loc 1 382 6 view .LVU312
 1019 008c 20B9     		cbnz	r0, .L53
 386:Core/Src/main.c **** 
 1020              		.loc 1 386 1 view .LVU313
 1021 008e 15B0     		add	sp, sp, #84
 1022              	.LCFI13:
 1023              		.cfi_remember_state
 1024              		.cfi_def_cfa_offset 4
 1025              		@ sp needed
 1026 0090 5DF804FB 		ldr	pc, [sp], #4
 1027              	.L52:
 1028              	.LCFI14:
 1029              		.cfi_restore_state
 371:Core/Src/main.c ****   }
 1030              		.loc 1 371 5 is_stmt 1 view .LVU314
 1031 0094 FFF7FEFF 		bl	Error_Handler
 1032              	.LVL36:
 1033              	.L53:
 384:Core/Src/main.c ****   }
 1034              		.loc 1 384 5 view .LVU315
 1035 0098 FFF7FEFF 		bl	Error_Handler
 1036              	.LVL37:
 1037              	.L55:
 1038              		.align	2
 1039              	.L54:
 1040 009c 00380240 		.word	1073887232
 1041 00a0 00700040 		.word	1073770496
 1042              		.cfi_endproc
 1043              	.LFE139:
 1045              		.section	.text.main,"ax",%progbits
 1046              		.align	1
 1047              		.global	main
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1051              		.fpu fpv4-sp-d16
 1053              	main:
 1054              	.LFB138:
 236:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1055              		.loc 1 236 1 view -0
 1056              		.cfi_startproc
 1057              		@ Volatile: function does not return.
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060 0000 08B5     		push	{r3, lr}
 1061              	.LCFI15:
 1062              		.cfi_def_cfa_offset 8
 1063              		.cfi_offset 3, -8
 1064              		.cfi_offset 14, -4
 244:Core/Src/main.c **** 
 1065              		.loc 1 244 3 view .LVU317
 1066 0002 FFF7FEFF 		bl	HAL_Init
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 35


 1067              	.LVL38:
 251:Core/Src/main.c **** 
 1068              		.loc 1 251 3 view .LVU318
 1069 0006 FFF7FEFF 		bl	SystemClock_Config
 1070              	.LVL39:
 258:Core/Src/main.c ****   MX_USART2_UART_Init();
 1071              		.loc 1 258 3 view .LVU319
 1072 000a FFF7FEFF 		bl	MX_GPIO_Init
 1073              	.LVL40:
 259:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1074              		.loc 1 259 3 view .LVU320
 1075 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 1076              	.LVL41:
 261:Core/Src/main.c ****   Stat_Init(3.4,60,0);
 1077              		.loc 1 261 3 view .LVU321
 1078 0012 0122     		movs	r2, #1
 1079 0014 4649     		ldr	r1, .L71
 1080 0016 4748     		ldr	r0, .L71+4
 1081 0018 FFF7FEFF 		bl	HAL_UART_Receive_IT
 1082              	.LVL42:
 262:Core/Src/main.c ****   Detector_Init_Param(1.395E-3f, 0);
 1083              		.loc 1 262 3 view .LVU322
 1084 001c 9FED468A 		vldr.32	s16, .L71+8
 1085 0020 F0EE480A 		vmov.f32	s1, s16
 1086 0024 3C20     		movs	r0, #60
 1087 0026 9FED450A 		vldr.32	s0, .L71+12
 1088 002a FFF7FEFF 		bl	Stat_Init
 1089              	.LVL43:
 263:Core/Src/main.c ****   /* USER CODE END 2 */
 1090              		.loc 1 263 3 view .LVU323
 1091 002e F0EE480A 		vmov.f32	s1, s16
 1092 0032 9FED430A 		vldr.32	s0, .L71+16
 1093 0036 FFF7FEFF 		bl	Detector_Init_Param
 1094              	.LVL44:
 1095 003a 05E0     		b	.L59
 1096              	.L58:
 280:Core/Src/main.c ****      }
 1097              		.loc 1 280 9 view .LVU324
 280:Core/Src/main.c ****      }
 1098              		.loc 1 280 19 is_stmt 0 view .LVU325
 1099 003c 414B     		ldr	r3, .L71+20
 1100 003e 0022     		movs	r2, #0
 1101 0040 1A70     		strb	r2, [r3]
 1102              	.L57:
 283:Core/Src/main.c ****     {
 1103              		.loc 1 283 6 is_stmt 1 view .LVU326
 283:Core/Src/main.c ****     {
 1104              		.loc 1 283 9 is_stmt 0 view .LVU327
 1105 0042 414B     		ldr	r3, .L71+24
 1106 0044 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 283:Core/Src/main.c ****     {
 1107              		.loc 1 283 8 view .LVU328
 1108 0046 B3B9     		cbnz	r3, .L70
 1109              	.L59:
 268:Core/Src/main.c ****   {
 1110              		.loc 1 268 3 is_stmt 1 view .LVU329
 270:Core/Src/main.c ****      {
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 36


 1111              		.loc 1 270 6 view .LVU330
 270:Core/Src/main.c ****      {
 1112              		.loc 1 270 9 is_stmt 0 view .LVU331
 1113 0048 3E4B     		ldr	r3, .L71+20
 1114 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 270:Core/Src/main.c ****      {
 1115              		.loc 1 270 8 view .LVU332
 1116 004c 002B     		cmp	r3, #0
 1117 004e F8D0     		beq	.L57
 272:Core/Src/main.c ****         if(counter >= 4)
 1118              		.loc 1 272 9 is_stmt 1 view .LVU333
 272:Core/Src/main.c ****         if(counter >= 4)
 1119              		.loc 1 272 16 is_stmt 0 view .LVU334
 1120 0050 3E4A     		ldr	r2, .L71+28
 1121 0052 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1122 0054 0133     		adds	r3, r3, #1
 1123 0056 DBB2     		uxtb	r3, r3
 1124 0058 1370     		strb	r3, [r2]
 273:Core/Src/main.c ****         {
 1125              		.loc 1 273 9 is_stmt 1 view .LVU335
 273:Core/Src/main.c ****         {
 1126              		.loc 1 273 11 is_stmt 0 view .LVU336
 1127 005a 032B     		cmp	r3, #3
 1128 005c EED9     		bls	.L58
 275:Core/Src/main.c ****            slave.type = 5;
 1129              		.loc 1 275 12 is_stmt 1 view .LVU337
 1130 005e 3C48     		ldr	r0, .L71+32
 1131 0060 FFF7FEFF 		bl	Stat_GetStatus
 1132              	.LVL45:
 276:Core/Src/main.c ****            NOS_ModBus_SendSlaveCommand(&slave);
 1133              		.loc 1 276 12 view .LVU338
 276:Core/Src/main.c ****            NOS_ModBus_SendSlaveCommand(&slave);
 1134              		.loc 1 276 23 is_stmt 0 view .LVU339
 1135 0064 3B48     		ldr	r0, .L71+36
 1136 0066 0523     		movs	r3, #5
 1137 0068 0370     		strb	r3, [r0]
 277:Core/Src/main.c ****            counter = 0; 
 1138              		.loc 1 277 12 is_stmt 1 view .LVU340
 1139 006a FFF7FEFF 		bl	NOS_ModBus_SendSlaveCommand
 1140              	.LVL46:
 278:Core/Src/main.c ****         }
 1141              		.loc 1 278 12 view .LVU341
 278:Core/Src/main.c ****         }
 1142              		.loc 1 278 20 is_stmt 0 view .LVU342
 1143 006e 374B     		ldr	r3, .L71+28
 1144 0070 0022     		movs	r2, #0
 1145 0072 1A70     		strb	r2, [r3]
 1146 0074 E2E7     		b	.L58
 1147              	.L70:
 285:Core/Src/main.c ****       switch(master.Command)
 1148              		.loc 1 285 7 is_stmt 1 view .LVU343
 1149 0076 384C     		ldr	r4, .L71+40
 1150 0078 0022     		movs	r2, #0
 1151 007a 2D49     		ldr	r1, .L71
 1152 007c 2046     		mov	r0, r4
 1153 007e FFF7FEFF 		bl	NOS_ModBus_ParseMasterCommand
 1154              	.LVL47:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 37


 286:Core/Src/main.c ****       {
 1155              		.loc 1 286 7 view .LVU344
 286:Core/Src/main.c ****       {
 1156              		.loc 1 286 20 is_stmt 0 view .LVU345
 1157 0082 A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 286:Core/Src/main.c ****       {
 1158              		.loc 1 286 7 view .LVU346
 1159 0084 032B     		cmp	r3, #3
 1160 0086 16D1     		bne	.L60
 289:Core/Src/main.c ****         slave.Command = 0x03;
 1161              		.loc 1 289 9 is_stmt 1 view .LVU347
 289:Core/Src/main.c ****         slave.Command = 0x03;
 1162              		.loc 1 289 20 is_stmt 0 view .LVU348
 1163 0088 324B     		ldr	r3, .L71+36
 1164 008a 6522     		movs	r2, #101
 1165 008c 5A70     		strb	r2, [r3, #1]
 290:Core/Src/main.c **** 
 1166              		.loc 1 290 9 is_stmt 1 view .LVU349
 290:Core/Src/main.c **** 
 1167              		.loc 1 290 23 is_stmt 0 view .LVU350
 1168 008e 0322     		movs	r2, #3
 1169 0090 9A70     		strb	r2, [r3, #2]
 292:Core/Src/main.c ****         {
 1170              		.loc 1 292 9 is_stmt 1 view .LVU351
 292:Core/Src/main.c ****         {
 1171              		.loc 1 292 22 is_stmt 0 view .LVU352
 1172 0092 A388     		ldrh	r3, [r4, #4]
 1173 0094 082B     		cmp	r3, #8
 1174 0096 0ED8     		bhi	.L60
 1175 0098 DFE803F0 		tbb	[pc, r3]
 1176              	.L62:
 1177 009c 05       		.byte	(.L67-.L62)/2
 1178 009d 19       		.byte	(.L66-.L62)/2
 1179 009e 0D       		.byte	(.L60-.L62)/2
 1180 009f 21       		.byte	(.L65-.L62)/2
 1181 00a0 0D       		.byte	(.L60-.L62)/2
 1182 00a1 30       		.byte	(.L64-.L62)/2
 1183 00a2 39       		.byte	(.L63-.L62)/2
 1184 00a3 0D       		.byte	(.L60-.L62)/2
 1185 00a4 42       		.byte	(.L61-.L62)/2
 1186 00a5 00       		.p2align 1
 1187              	.L67:
 295:Core/Src/main.c ****           slave.Byte_Count = 2;
 1188              		.loc 1 295 11 is_stmt 1 view .LVU353
 295:Core/Src/main.c ****           slave.Byte_Count = 2;
 1189              		.loc 1 295 33 is_stmt 0 view .LVU354
 1190 00a6 2B4B     		ldr	r3, .L71+36
 1191 00a8 4FF47A72 		mov	r2, #1000
 1192 00ac 9A80     		strh	r2, [r3, #4]	@ movhi
 296:Core/Src/main.c ****           slave.type = 0;
 1193              		.loc 1 296 11 is_stmt 1 view .LVU355
 296:Core/Src/main.c ****           slave.type = 0;
 1194              		.loc 1 296 28 is_stmt 0 view .LVU356
 1195 00ae 0222     		movs	r2, #2
 1196 00b0 DA70     		strb	r2, [r3, #3]
 297:Core/Src/main.c ****           break;
 1197              		.loc 1 297 11 is_stmt 1 view .LVU357
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 38


 297:Core/Src/main.c ****           break;
 1198              		.loc 1 297 22 is_stmt 0 view .LVU358
 1199 00b2 0022     		movs	r2, #0
 1200 00b4 1A70     		strb	r2, [r3]
 298:Core/Src/main.c **** 
 1201              		.loc 1 298 11 is_stmt 1 view .LVU359
 1202              	.L60:
 333:Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_8);
 1203              		.loc 1 333 7 view .LVU360
 1204 00b6 2748     		ldr	r0, .L71+36
 1205 00b8 FFF7FEFF 		bl	NOS_ModBus_SendSlaveCommand
 1206              	.LVL48:
 334:Core/Src/main.c ****       rx_flag = false;
 1207              		.loc 1 334 7 view .LVU361
 1208 00bc 4FF48071 		mov	r1, #256
 1209 00c0 2648     		ldr	r0, .L71+44
 1210 00c2 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1211              	.LVL49:
 335:Core/Src/main.c ****     }
 1212              		.loc 1 335 7 view .LVU362
 335:Core/Src/main.c ****     }
 1213              		.loc 1 335 15 is_stmt 0 view .LVU363
 1214 00c6 204B     		ldr	r3, .L71+24
 1215 00c8 0022     		movs	r2, #0
 1216 00ca 1A70     		strb	r2, [r3]
 1217 00cc BCE7     		b	.L59
 1218              	.L66:
 301:Core/Src/main.c ****           slave.Byte_Count = 2;
 1219              		.loc 1 301 11 is_stmt 1 view .LVU364
 301:Core/Src/main.c ****           slave.Byte_Count = 2;
 1220              		.loc 1 301 33 is_stmt 0 view .LVU365
 1221 00ce 214B     		ldr	r3, .L71+36
 1222 00d0 1922     		movs	r2, #25
 1223 00d2 9A80     		strh	r2, [r3, #4]	@ movhi
 302:Core/Src/main.c ****           slave.type = 0;
 1224              		.loc 1 302 11 is_stmt 1 view .LVU366
 302:Core/Src/main.c ****           slave.type = 0;
 1225              		.loc 1 302 28 is_stmt 0 view .LVU367
 1226 00d4 0222     		movs	r2, #2
 1227 00d6 DA70     		strb	r2, [r3, #3]
 303:Core/Src/main.c ****           break;
 1228              		.loc 1 303 11 is_stmt 1 view .LVU368
 303:Core/Src/main.c ****           break;
 1229              		.loc 1 303 22 is_stmt 0 view .LVU369
 1230 00d8 0022     		movs	r2, #0
 1231 00da 1A70     		strb	r2, [r3]
 304:Core/Src/main.c **** 
 1232              		.loc 1 304 11 is_stmt 1 view .LVU370
 1233 00dc EBE7     		b	.L60
 1234              	.L65:
 307:Core/Src/main.c ****           slave.FloatValue.data = Detector_GetuZvValue(&stat);
 1235              		.loc 1 307 11 view .LVU371
 1236 00de 1C4C     		ldr	r4, .L71+32
 1237 00e0 2046     		mov	r0, r4
 1238 00e2 FFF7FEFF 		bl	Stat_GetStatus
 1239              	.LVL50:
 308:Core/Src/main.c ****           slave.Byte_Count = 4;
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 39


 1240              		.loc 1 308 11 view .LVU372
 308:Core/Src/main.c ****           slave.Byte_Count = 4;
 1241              		.loc 1 308 35 is_stmt 0 view .LVU373
 1242 00e6 2046     		mov	r0, r4
 1243 00e8 FFF7FEFF 		bl	Detector_GetuZvValue
 1244              	.LVL51:
 308:Core/Src/main.c ****           slave.Byte_Count = 4;
 1245              		.loc 1 308 33 view .LVU374
 1246 00ec 194B     		ldr	r3, .L71+36
 1247 00ee 83ED020A 		vstr.32	s0, [r3, #8]
 309:Core/Src/main.c ****           slave.type = 1;
 1248              		.loc 1 309 11 is_stmt 1 view .LVU375
 309:Core/Src/main.c ****           slave.type = 1;
 1249              		.loc 1 309 28 is_stmt 0 view .LVU376
 1250 00f2 0422     		movs	r2, #4
 1251 00f4 DA70     		strb	r2, [r3, #3]
 310:Core/Src/main.c ****           break;
 1252              		.loc 1 310 11 is_stmt 1 view .LVU377
 310:Core/Src/main.c ****           break;
 1253              		.loc 1 310 22 is_stmt 0 view .LVU378
 1254 00f6 0122     		movs	r2, #1
 1255 00f8 1A70     		strb	r2, [r3]
 311:Core/Src/main.c **** 
 1256              		.loc 1 311 11 is_stmt 1 view .LVU379
 1257 00fa DCE7     		b	.L60
 1258              	.L64:
 314:Core/Src/main.c ****           slave.Byte_Count = 2;
 1259              		.loc 1 314 11 view .LVU380
 314:Core/Src/main.c ****           slave.Byte_Count = 2;
 1260              		.loc 1 314 33 is_stmt 0 view .LVU381
 1261 00fc 154B     		ldr	r3, .L71+36
 1262 00fe 4FF4C872 		mov	r2, #400
 1263 0102 9A80     		strh	r2, [r3, #4]	@ movhi
 315:Core/Src/main.c ****           slave.type = 0;
 1264              		.loc 1 315 11 is_stmt 1 view .LVU382
 315:Core/Src/main.c ****           slave.type = 0;
 1265              		.loc 1 315 28 is_stmt 0 view .LVU383
 1266 0104 0222     		movs	r2, #2
 1267 0106 DA70     		strb	r2, [r3, #3]
 316:Core/Src/main.c ****           break;
 1268              		.loc 1 316 11 is_stmt 1 view .LVU384
 316:Core/Src/main.c ****           break;
 1269              		.loc 1 316 22 is_stmt 0 view .LVU385
 1270 0108 0022     		movs	r2, #0
 1271 010a 1A70     		strb	r2, [r3]
 317:Core/Src/main.c ****          
 1272              		.loc 1 317 11 is_stmt 1 view .LVU386
 1273 010c D3E7     		b	.L60
 1274              	.L63:
 320:Core/Src/main.c ****           slave.Byte_Count = 4;
 1275              		.loc 1 320 11 view .LVU387
 320:Core/Src/main.c ****           slave.Byte_Count = 4;
 1276              		.loc 1 320 33 is_stmt 0 view .LVU388
 1277 010e 114B     		ldr	r3, .L71+36
 1278 0110 4FF07A52 		mov	r2, #1048576000
 1279 0114 9A60     		str	r2, [r3, #8]	@ float
 321:Core/Src/main.c ****           slave.type = 1;
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 40


 1280              		.loc 1 321 11 is_stmt 1 view .LVU389
 321:Core/Src/main.c ****           slave.type = 1;
 1281              		.loc 1 321 28 is_stmt 0 view .LVU390
 1282 0116 0422     		movs	r2, #4
 1283 0118 DA70     		strb	r2, [r3, #3]
 322:Core/Src/main.c ****           break;
 1284              		.loc 1 322 11 is_stmt 1 view .LVU391
 322:Core/Src/main.c ****           break;
 1285              		.loc 1 322 22 is_stmt 0 view .LVU392
 1286 011a 0122     		movs	r2, #1
 1287 011c 1A70     		strb	r2, [r3]
 323:Core/Src/main.c **** 
 1288              		.loc 1 323 11 is_stmt 1 view .LVU393
 1289 011e CAE7     		b	.L60
 1290              	.L61:
 326:Core/Src/main.c ****           slave.Byte_Count = 4;
 1291              		.loc 1 326 11 view .LVU394
 326:Core/Src/main.c ****           slave.Byte_Count = 4;
 1292              		.loc 1 326 33 is_stmt 0 view .LVU395
 1293 0120 0C4B     		ldr	r3, .L71+36
 1294 0122 0F4A     		ldr	r2, .L71+48
 1295 0124 9A60     		str	r2, [r3, #8]	@ float
 327:Core/Src/main.c ****           slave.type = 1;
 1296              		.loc 1 327 11 is_stmt 1 view .LVU396
 327:Core/Src/main.c ****           slave.type = 1;
 1297              		.loc 1 327 28 is_stmt 0 view .LVU397
 1298 0126 0422     		movs	r2, #4
 1299 0128 DA70     		strb	r2, [r3, #3]
 328:Core/Src/main.c ****           break;         
 1300              		.loc 1 328 11 is_stmt 1 view .LVU398
 328:Core/Src/main.c ****           break;         
 1301              		.loc 1 328 22 is_stmt 0 view .LVU399
 1302 012a 0122     		movs	r2, #1
 1303 012c 1A70     		strb	r2, [r3]
 329:Core/Src/main.c ****         }  
 1304              		.loc 1 329 11 is_stmt 1 view .LVU400
 1305 012e C2E7     		b	.L60
 1306              	.L72:
 1307              		.align	2
 1308              	.L71:
 1309 0130 00000000 		.word	.LANCHOR10
 1310 0134 00000000 		.word	.LANCHOR1
 1311 0138 00000000 		.word	0
 1312 013c 9A995940 		.word	1079613850
 1313 0140 6FD8B63A 		.word	985061487
 1314 0144 00000000 		.word	.LANCHOR14
 1315 0148 00000000 		.word	.LANCHOR11
 1316 014c 00000000 		.word	.LANCHOR15
 1317 0150 00000000 		.word	.LANCHOR2
 1318 0154 00000000 		.word	.LANCHOR16
 1319 0158 00000000 		.word	.LANCHOR17
 1320 015c 00000240 		.word	1073872896
 1321 0160 0000A03F 		.word	1067450368
 1322              		.cfi_endproc
 1323              	.LFE138:
 1325              		.global	stat
 1326              		.global	time
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 41


 1327              		.global	time250ms
 1328              		.global	tickcount2
 1329              		.global	tickcountBuff
 1330              		.global	tickcount1
 1331              		.global	counter
 1332              		.global	tx_buff
 1333              		.global	tx_flag
 1334              		.global	rx_flag
 1335              		.global	currCommand
 1336              		.global	lenght
 1337              		.global	fuckIndex
 1338              		.global	fuck_buff
 1339              		.global	rx_buff
 1340              		.global	AddressOk
 1341              		.global	state
 1342              		.global	slave
 1343              		.global	master
 1344              		.global	huart2
 1345              		.section	.bss.AddressOk,"aw",%nobits
 1346              		.set	.LANCHOR7,. + 0
 1349              	AddressOk:
 1350 0000 00       		.space	1
 1351              		.section	.bss.counter,"aw",%nobits
 1352              		.set	.LANCHOR15,. + 0
 1355              	counter:
 1356 0000 00       		.space	1
 1357              		.section	.bss.currCommand,"aw",%nobits
 1358              		.set	.LANCHOR9,. + 0
 1361              	currCommand:
 1362 0000 00       		.space	1
 1363              		.section	.bss.fuckIndex,"aw",%nobits
 1364              		.align	1
 1365              		.set	.LANCHOR5,. + 0
 1368              	fuckIndex:
 1369 0000 0000     		.space	2
 1370              		.section	.bss.fuck_buff,"aw",%nobits
 1371              		.align	2
 1372              		.set	.LANCHOR6,. + 0
 1375              	fuck_buff:
 1376 0000 00000000 		.space	1024
 1376      00000000 
 1376      00000000 
 1376      00000000 
 1376      00000000 
 1377              		.section	.bss.huart2,"aw",%nobits
 1378              		.align	2
 1379              		.set	.LANCHOR1,. + 0
 1382              	huart2:
 1383 0000 00000000 		.space	68
 1383      00000000 
 1383      00000000 
 1383      00000000 
 1383      00000000 
 1384              		.section	.bss.lenght,"aw",%nobits
 1385              		.set	.LANCHOR8,. + 0
 1388              	lenght:
 1389 0000 00       		.space	1
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 42


 1390              		.section	.bss.master,"aw",%nobits
 1391              		.align	2
 1392              		.set	.LANCHOR17,. + 0
 1395              	master:
 1396 0000 00000000 		.space	16
 1396      00000000 
 1396      00000000 
 1396      00000000 
 1397              		.section	.bss.rx_buff,"aw",%nobits
 1398              		.align	2
 1399              		.set	.LANCHOR10,. + 0
 1402              	rx_buff:
 1403 0000 00000000 		.space	256
 1403      00000000 
 1403      00000000 
 1403      00000000 
 1403      00000000 
 1404              		.section	.bss.rx_flag,"aw",%nobits
 1405              		.set	.LANCHOR11,. + 0
 1408              	rx_flag:
 1409 0000 00       		.space	1
 1410              		.section	.bss.slave,"aw",%nobits
 1411              		.align	2
 1412              		.set	.LANCHOR16,. + 0
 1415              	slave:
 1416 0000 00000000 		.space	12
 1416      00000000 
 1416      00000000 
 1417              		.section	.bss.stat,"aw",%nobits
 1418              		.align	2
 1419              		.set	.LANCHOR2,. + 0
 1422              	stat:
 1423 0000 00000000 		.space	12
 1423      00000000 
 1423      00000000 
 1424              		.section	.bss.state,"aw",%nobits
 1427              	state:
 1428 0000 00       		.space	1
 1429              		.section	.bss.tickcount1,"aw",%nobits
 1430              		.align	2
 1431              		.set	.LANCHOR13,. + 0
 1434              	tickcount1:
 1435 0000 0000     		.space	2
 1436              		.section	.bss.tickcount2,"aw",%nobits
 1437              		.align	2
 1440              	tickcount2:
 1441 0000 00000000 		.space	4
 1442              		.section	.bss.tickcountBuff,"aw",%nobits
 1443              		.align	2
 1444              		.set	.LANCHOR3,. + 0
 1447              	tickcountBuff:
 1448 0000 0000     		.space	2
 1449              		.section	.bss.time,"aw",%nobits
 1450              		.align	2
 1451              		.set	.LANCHOR12,. + 0
 1454              	time:
 1455 0000 0000     		.space	2
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 43


 1456              		.section	.bss.time250ms,"aw",%nobits
 1457              		.set	.LANCHOR14,. + 0
 1460              	time250ms:
 1461 0000 00       		.space	1
 1462              		.section	.bss.tx_buff,"aw",%nobits
 1463              		.align	2
 1464              		.set	.LANCHOR0,. + 0
 1467              	tx_buff:
 1468 0000 00000000 		.space	16
 1468      00000000 
 1468      00000000 
 1468      00000000 
 1469              		.section	.bss.tx_flag,"aw",%nobits
 1472              	tx_flag:
 1473 0000 00       		.space	1
 1474              		.section	.data.rx_buff_ptr.0,"aw"
 1475              		.align	2
 1476              		.set	.LANCHOR4,. + 0
 1479              	rx_buff_ptr.0:
 1480 0000 00000000 		.word	rx_buff
 1481              		.text
 1482              	.Letext0:
 1483              		.file 3 "c:\\users\\user\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpac
 1484              		.file 4 "c:\\users\\user\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpac
 1485              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1486              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1487              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1488              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1489              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1490              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1491              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1492              		.file 12 "Core/Src/NOS_Typedefs.h"
 1493              		.file 13 "Core/Src/../Src/Detector/Code/StatPM.h"
 1494              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1495              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1496              		.file 16 "Core/Src/../Src/Detector/Code/Detector.h"
 1497              		.file 17 "Core/Src/NOS_ModBus.h"
 1498              		.file 18 "<built-in>"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 44


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\user\AppData\Local\Temp\cctjPozP.s:18     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cctjPozP.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\user\AppData\Local\Temp\cctjPozP.s:153    .text.MX_GPIO_Init:0000000000000094 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:160    .text.NOS_ModBus_SendSlaveCommand:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cctjPozP.s:167    .text.NOS_ModBus_SendSlaveCommand:0000000000000000 NOS_ModBus_SendSlaveCommand
C:\Users\user\AppData\Local\Temp\cctjPozP.s:391    .text.NOS_ModBus_SendSlaveCommand:00000000000000e8 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:400    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cctjPozP.s:407    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
C:\Users\user\AppData\Local\Temp\cctjPozP.s:617    .text.HAL_UART_RxCpltCallback:00000000000000d4 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:630    .text.SysTick_Handler:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cctjPozP.s:637    .text.SysTick_Handler:0000000000000000 SysTick_Handler
C:\Users\user\AppData\Local\Temp\cctjPozP.s:700    .text.SysTick_Handler:0000000000000038 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:708    .text.EXTI0_IRQHandler:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cctjPozP.s:715    .text.EXTI0_IRQHandler:0000000000000000 EXTI0_IRQHandler
C:\Users\user\AppData\Local\Temp\cctjPozP.s:744    .text.EXTI0_IRQHandler:0000000000000018 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:749    .text.EXTI1_IRQHandler:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cctjPozP.s:756    .text.EXTI1_IRQHandler:0000000000000000 EXTI1_IRQHandler
C:\Users\user\AppData\Local\Temp\cctjPozP.s:777    .text.Error_Handler:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cctjPozP.s:784    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\user\AppData\Local\Temp\cctjPozP.s:816    .text.MX_USART2_UART_Init:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cctjPozP.s:822    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
C:\Users\user\AppData\Local\Temp\cctjPozP.s:877    .text.MX_USART2_UART_Init:000000000000002c $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:883    .text.SystemClock_Config:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cctjPozP.s:890    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1040   .text.SystemClock_Config:000000000000009c $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1046   .text.main:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1053   .text.main:0000000000000000 main
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1177   .text.main:000000000000009c $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1309   .text.main:0000000000000130 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1422   .bss.stat:0000000000000000 stat
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1454   .bss.time:0000000000000000 time
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1460   .bss.time250ms:0000000000000000 time250ms
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1440   .bss.tickcount2:0000000000000000 tickcount2
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1447   .bss.tickcountBuff:0000000000000000 tickcountBuff
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1434   .bss.tickcount1:0000000000000000 tickcount1
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1355   .bss.counter:0000000000000000 counter
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1467   .bss.tx_buff:0000000000000000 tx_buff
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1472   .bss.tx_flag:0000000000000000 tx_flag
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1408   .bss.rx_flag:0000000000000000 rx_flag
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1361   .bss.currCommand:0000000000000000 currCommand
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1388   .bss.lenght:0000000000000000 lenght
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1368   .bss.fuckIndex:0000000000000000 fuckIndex
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1375   .bss.fuck_buff:0000000000000000 fuck_buff
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1402   .bss.rx_buff:0000000000000000 rx_buff
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1349   .bss.AddressOk:0000000000000000 AddressOk
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1427   .bss.state:0000000000000000 state
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1415   .bss.slave:0000000000000000 slave
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1395   .bss.master:0000000000000000 master
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1382   .bss.huart2:0000000000000000 huart2
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1350   .bss.AddressOk:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1356   .bss.counter:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1362   .bss.currCommand:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1364   .bss.fuckIndex:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1371   .bss.fuck_buff:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1378   .bss.huart2:0000000000000000 $d
ARM GAS  C:\Users\user\AppData\Local\Temp\cctjPozP.s 			page 45


C:\Users\user\AppData\Local\Temp\cctjPozP.s:1389   .bss.lenght:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1391   .bss.master:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1398   .bss.rx_buff:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1409   .bss.rx_flag:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1411   .bss.slave:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1418   .bss.stat:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1428   .bss.state:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1430   .bss.tickcount1:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1437   .bss.tickcount2:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1443   .bss.tickcountBuff:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1450   .bss.time:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1461   .bss.time250ms:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1463   .bss.tx_buff:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1473   .bss.tx_flag:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1475   .data.rx_buff_ptr.0:0000000000000000 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1479   .data.rx_buff_ptr.0:0000000000000000 rx_buff_ptr.0
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1186   .text.main:00000000000000a5 $d
C:\Users\user\AppData\Local\Temp\cctjPozP.s:1186   .text.main:00000000000000a6 $t

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
GetCRC16
HAL_UART_Transmit_IT
Stat_GetStatus
Detector_GetuZvValue
HAL_UART_Receive_IT
HAL_IncTick
Stat_AddData250ms
HAL_GPIO_EXTI_IRQHandler
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
Stat_Init
Detector_Init_Param
NOS_ModBus_ParseMasterCommand
HAL_GPIO_TogglePin
