{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637599286338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637599286339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 10:41:26 2021 " "Processing started: Mon Nov 22 10:41:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637599286339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599286339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dut -c dut " "Command: quartus_map --read_settings_files=on --write_settings_files=off dut -c dut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599286339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637599286673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637599286673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/half_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637599292500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599292500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/full_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637599292501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599292501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_sub_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_sub_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_sub_8bit " "Found entity 1: carry_select_adder_sub_8bit" {  } { { "carry_select_adder_sub_8bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_select_adder_sub_8bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637599292502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599292502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_8bit " "Found entity 1: carry_select_adder_8bit" {  } { { "carry_select_adder_8bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_select_adder_8bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637599292503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599292503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_look_ahead_adder_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_look_ahead_adder_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead_adder_4bit " "Found entity 1: carry_look_ahead_adder_4bit" {  } { { "carry_look_ahead_adder_4bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_look_ahead_adder_4bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637599292505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599292505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_multiplier_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file booth_multiplier_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier_8bit " "Found entity 1: booth_multiplier_8bit" {  } { { "booth_multiplier_8bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/booth_multiplier_8bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637599292506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599292506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "action_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file action_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 action_dec " "Found entity 1: action_dec" {  } { { "action_dec.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/action_dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637599292507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599292507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.sv 1 1 " "Found 1 design units, including 1 entities, in source file dut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dut " "Found entity 1: dut" {  } { { "dut.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/dut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637599292508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599292508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dut " "Elaborating entity \"dut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637599292533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_multiplier_8bit booth_multiplier_8bit:bm " "Elaborating entity \"booth_multiplier_8bit\" for hierarchy \"booth_multiplier_8bit:bm\"" {  } { { "dut.sv" "bm" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/dut.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637599292535 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout booth_multiplier_8bit.sv(10) " "Output port \"Cout\" at booth_multiplier_8bit.sv(10) has no driver" {  } { { "booth_multiplier_8bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/booth_multiplier_8bit.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637599292536 "|dut|booth_multiplier_8bit:bm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "action_dec booth_multiplier_8bit:bm\|action_dec:block_0 " "Elaborating entity \"action_dec\" for hierarchy \"booth_multiplier_8bit:bm\|action_dec:block_0\"" {  } { { "booth_multiplier_8bit.sv" "block_0" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/booth_multiplier_8bit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637599292536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_sub_8bit booth_multiplier_8bit:bm\|action_dec:block_0\|carry_select_adder_sub_8bit:adder_1 " "Elaborating entity \"carry_select_adder_sub_8bit\" for hierarchy \"booth_multiplier_8bit:bm\|action_dec:block_0\|carry_select_adder_sub_8bit:adder_1\"" {  } { { "action_dec.sv" "adder_1" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/action_dec.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637599292537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_8bit booth_multiplier_8bit:bm\|action_dec:block_0\|carry_select_adder_sub_8bit:adder_1\|carry_select_adder_8bit:csa_0 " "Elaborating entity \"carry_select_adder_8bit\" for hierarchy \"booth_multiplier_8bit:bm\|action_dec:block_0\|carry_select_adder_sub_8bit:adder_1\|carry_select_adder_8bit:csa_0\"" {  } { { "carry_select_adder_sub_8bit.sv" "csa_0" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_select_adder_sub_8bit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637599292538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead_adder_4bit booth_multiplier_8bit:bm\|action_dec:block_0\|carry_select_adder_sub_8bit:adder_1\|carry_select_adder_8bit:csa_0\|carry_look_ahead_adder_4bit:claa_0_LSB " "Elaborating entity \"carry_look_ahead_adder_4bit\" for hierarchy \"booth_multiplier_8bit:bm\|action_dec:block_0\|carry_select_adder_sub_8bit:adder_1\|carry_select_adder_8bit:csa_0\|carry_look_ahead_adder_4bit:claa_0_LSB\"" {  } { { "carry_select_adder_8bit.sv" "claa_0_LSB" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_select_adder_8bit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637599292539 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "P carry_look_ahead_adder_4bit.sv(16) " "Verilog HDL warning at carry_look_ahead_adder_4bit.sv(16): initial value for variable P should be constant" {  } { { "carry_look_ahead_adder_4bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_look_ahead_adder_4bit.sv" 16 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1637599292539 "|dut|booth_multiplier_8bit:bm|action_dec:block_0|carry_select_adder_sub_8bit:adder_1|carry_select_adder_8bit:csa_0|carry_look_ahead_adder_4bit:claa_0_LSB"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "G carry_look_ahead_adder_4bit.sv(21) " "Verilog HDL warning at carry_look_ahead_adder_4bit.sv(21): initial value for variable G should be constant" {  } { { "carry_look_ahead_adder_4bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_look_ahead_adder_4bit.sv" 21 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1637599292539 "|dut|booth_multiplier_8bit:bm|action_dec:block_0|carry_select_adder_sub_8bit:adder_1|carry_select_adder_8bit:csa_0|carry_look_ahead_adder_4bit:claa_0_LSB"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "P 0 carry_look_ahead_adder_4bit.sv(13) " "Net \"P\" at carry_look_ahead_adder_4bit.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "carry_look_ahead_adder_4bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_look_ahead_adder_4bit.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637599292539 "|dut|booth_multiplier_8bit:bm|action_dec:block_0|carry_select_adder_sub_8bit:adder_1|carry_select_adder_8bit:csa_0|carry_look_ahead_adder_4bit:claa_0_LSB"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G 0 carry_look_ahead_adder_4bit.sv(14) " "Net \"G\" at carry_look_ahead_adder_4bit.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "carry_look_ahead_adder_4bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_look_ahead_adder_4bit.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637599292539 "|dut|booth_multiplier_8bit:bm|action_dec:block_0|carry_select_adder_sub_8bit:adder_1|carry_select_adder_8bit:csa_0|carry_look_ahead_adder_4bit:claa_0_LSB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder booth_multiplier_8bit:bm\|action_dec:block_0\|carry_select_adder_sub_8bit:adder_1\|carry_select_adder_8bit:csa_0\|carry_look_ahead_adder_4bit:claa_0_LSB\|full_adder:fa_0 " "Elaborating entity \"full_adder\" for hierarchy \"booth_multiplier_8bit:bm\|action_dec:block_0\|carry_select_adder_sub_8bit:adder_1\|carry_select_adder_8bit:csa_0\|carry_look_ahead_adder_4bit:claa_0_LSB\|full_adder:fa_0\"" {  } { { "carry_look_ahead_adder_4bit.sv" "fa_0" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_look_ahead_adder_4bit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637599292540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder booth_multiplier_8bit:bm\|action_dec:block_0\|carry_select_adder_sub_8bit:adder_1\|carry_select_adder_8bit:csa_0\|carry_look_ahead_adder_4bit:claa_0_LSB\|full_adder:fa_0\|half_adder:ha1 " "Elaborating entity \"half_adder\" for hierarchy \"booth_multiplier_8bit:bm\|action_dec:block_0\|carry_select_adder_sub_8bit:adder_1\|carry_select_adder_8bit:csa_0\|carry_look_ahead_adder_4bit:claa_0_LSB\|full_adder:fa_0\|half_adder:ha1\"" {  } { { "full_adder.sv" "ha1" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/full_adder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637599292588 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637599293104 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decode_x\[0\] GND " "Pin \"decode_x\[0\]\" is stuck at GND" {  } { { "dut.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/dut.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637599293122 "|dut|decode_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g0\[0\] GND " "Pin \"g0\[0\]\" is stuck at GND" {  } { { "dut.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/dut.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637599293122 "|dut|g0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout GND " "Pin \"Cout\" is stuck at GND" {  } { { "dut.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/dut.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637599293122 "|dut|Cout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637599293122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637599293186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637599293600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637599293600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637599293658 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637599293658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637599293658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637599293658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637599293671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 10:41:33 2021 " "Processing ended: Mon Nov 22 10:41:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637599293671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637599293671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637599293671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637599293671 ""}
