

================================================================
== Synthesis Summary Report of 'hls_linear_combination'
================================================================
+ General Information: 
    * Date:           Thu May 19 21:20:13 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        hls_linear_combination
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |          Modules         | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |   |    |     |
    |          & Loops         | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF| LUT| URAM|
    +--------------------------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |+ hls_linear_combination  |    II|  -7.30|        0|   0.000|         -|        1|     -|       yes|     -|   -|  -|   -|    -|
    +--------------------------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+

