m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4
valu
Z0 !s110 1682997749
!i10b 1
!s100 2jM7<BeL3VQ72POoL5PT61
IH_^UH[Q1;[Y?cS8P?FOmD3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore
w1682994060
8C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/ALU.v
FC:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1682997749.000000
!s107 C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/ALU.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
valuDec
R0
!i10b 1
!s100 Bf6]NPiPZC73<RincgHUY1
IN7JGBJd_BAbo]h]lGY4R;0
R1
R2
Z7 w1603323536
Z8 8C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/CTRLLOGIC.v
Z9 FC:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/CTRLLOGIC.v
L0 42
R3
r1
!s85 0
31
R4
Z10 !s107 C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/CTRLLOGIC.v|
Z11 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/CTRLLOGIC.v|
!i113 1
R5
R6
nalu@dec
vctrlogic
R0
!i10b 1
!s100 Xl[Ob95=JV[<?]dB0`;Q[2
IGoE[ze;IfKo4Id<ZdK?l70
R1
R2
R7
R8
R9
L0 1
R3
r1
!s85 0
31
R4
R10
R11
!i113 1
R5
R6
vdplogic
R0
!i10b 1
!s100 k[TY7AnZ<W:2>mWPHFfa>3
IH]SN@H2UNBlZ@cXiHVN9a1
R1
R2
R7
8C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v
FC:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v|
!i113 1
R5
R6
vhexOut
Z12 !s110 1682997750
!i10b 1
!s100 fJ?Jb_25VU0SLW6J>mG5f0
ID5@zl8P34Y=:F<cN`d5Ba1
R1
R2
R7
Z13 8C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/HEXOUT.v
Z14 FC:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/HEXOUT.v
L0 1
R3
r1
!s85 0
31
Z15 !s108 1682997750.000000
Z16 !s107 C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/HEXOUT.v|
Z17 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/HEXOUT.v|
!i113 1
R5
R6
nhex@out
vINSTMEM
R12
!i10b 1
!s100 LWYVd?KPdgMZLV3m4JBk41
I]S^k?DY0mTHVhggn[C1<M2
R1
R2
R7
8C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM_bb.v
FC:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM_bb.v
L0 34
R3
r1
!s85 0
31
R15
!s107 C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM_bb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM_bb.v|
!i113 1
R5
R6
n@i@n@s@t@m@e@m
vmips
R12
!i10b 1
!s100 O31Xe]@jCObdHW9^caG3F2
I<DTmJK=PMed=UR824Ad:f3
R1
R2
R7
8C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v
FC:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v|
!i113 1
R5
R6
vpc
R12
!i10b 1
!s100 UC9cP60[i=]E@<Yl[F5<22
Io]lWQOT_=o>85A<NmJ5Kl3
R1
R2
R7
8C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/PC.v
FC:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/PC.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/PC.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/PC.v|
!i113 1
R5
R6
vrf
R12
!i10b 1
!s100 ba?WN:nnY_m;HJJD]8HY_3
IP`J;8GOWU[L<QS5<jLT]Z0
R1
R2
R7
8C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/REGFILE.v
FC:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/REGFILE.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/REGFILE.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/REGFILE.v|
!i113 1
R5
R6
vseg7dec
R12
!i10b 1
!s100 ]nRKIIL51n;F_@HK1hA_=1
ISAVm9fk0MAU<LZNd3]ZnQ2
R1
R2
R7
R13
R14
L0 37
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R5
R6
