Reading RTL: test_module.v
Printing ALL port list: 
   -----------------------  -----  -
  input                    clk    ;
  input                    reset  ;
  input [DATA_WIDTH-1:0]   din    ;
  input                    read   ;
  input                    write  ;
  output [DATA_WIDTH-1:0]  dout   ;
  output                   empty  ;
  output                   full   ;
  output                   ale    ;
  output                   alf    ;
  -----------------------  -----  -

************ Successfully created the testbench for  FIFO_memory ************
