
vrs_cv2_ll_programming.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003d4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800055c  0800055c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800055c  0800055c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  0800055c  0800055c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800055c  0800055c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800055c  0800055c  0001055c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000560  08000560  00010560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000564  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08000568  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000568  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000011c0  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005af  00000000  00000000  000211f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001d0  00000000  00000000  000217a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000188  00000000  00000000  00021978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013181  00000000  00000000  00021b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001aa5  00000000  00000000  00034c81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006acf9  00000000  00000000  00036726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a141f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005e8  00000000  00000000  000a1474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000544 	.word	0x08000544

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000544 	.word	0x08000544

080001c8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80001d2:	687a      	ldr	r2, [r7, #4]
 80001d4:	683b      	ldr	r3, [r7, #0]
 80001d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80001da:	4a07      	ldr	r2, [pc, #28]	; (80001f8 <LL_InitTick+0x30>)
 80001dc:	3b01      	subs	r3, #1
 80001de:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80001e0:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <LL_InitTick+0x30>)
 80001e2:	2200      	movs	r2, #0
 80001e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80001e6:	4b04      	ldr	r3, [pc, #16]	; (80001f8 <LL_InitTick+0x30>)
 80001e8:	2205      	movs	r2, #5
 80001ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80001ec:	bf00      	nop
 80001ee:	370c      	adds	r7, #12
 80001f0:	46bd      	mov	sp, r7
 80001f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f6:	4770      	bx	lr
 80001f8:	e000e010 	.word	0xe000e010

080001fc <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8000204:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000208:	6878      	ldr	r0, [r7, #4]
 800020a:	f7ff ffdd 	bl	80001c8 <LL_InitTick>
}
 800020e:	bf00      	nop
 8000210:	3708      	adds	r7, #8
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
	...

08000218 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000220:	4a04      	ldr	r2, [pc, #16]	; (8000234 <LL_SetSystemCoreClock+0x1c>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	6013      	str	r3, [r2, #0]
}
 8000226:	bf00      	nop
 8000228:	370c      	adds	r7, #12
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	20000000 	.word	0x20000000

08000238 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8000238:	b480      	push	{r7}
 800023a:	b083      	sub	sp, #12
 800023c:	af00      	add	r7, sp, #0
 800023e:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2b04      	cmp	r3, #4
 8000244:	d106      	bne.n	8000254 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000246:	4b09      	ldr	r3, [pc, #36]	; (800026c <LL_SYSTICK_SetClkSource+0x34>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	4a08      	ldr	r2, [pc, #32]	; (800026c <LL_SYSTICK_SetClkSource+0x34>)
 800024c:	f043 0304 	orr.w	r3, r3, #4
 8000250:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8000252:	e005      	b.n	8000260 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000254:	4b05      	ldr	r3, [pc, #20]	; (800026c <LL_SYSTICK_SetClkSource+0x34>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a04      	ldr	r2, [pc, #16]	; (800026c <LL_SYSTICK_SetClkSource+0x34>)
 800025a:	f023 0304 	bic.w	r3, r3, #4
 800025e:	6013      	str	r3, [r2, #0]
}
 8000260:	bf00      	nop
 8000262:	370c      	adds	r7, #12
 8000264:	46bd      	mov	sp, r7
 8000266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026a:	4770      	bx	lr
 800026c:	e000e010 	.word	0xe000e010

08000270 <main>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "assignment.h"

int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b086      	sub	sp, #24
 8000274:	af00      	add	r7, sp, #0
   *  DO NOT WRITE TO THE WHOLE REGISTER!!!
   *  Write to the bits, that are meant for change.
   */
   
  //Systick init
  LL_Init1msTick(8000000);
 8000276:	4848      	ldr	r0, [pc, #288]	; (8000398 <main+0x128>)
 8000278:	f7ff ffc0 	bl	80001fc <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 800027c:	2004      	movs	r0, #4
 800027e:	f7ff ffdb 	bl	8000238 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);	
 8000282:	4845      	ldr	r0, [pc, #276]	; (8000398 <main+0x128>)
 8000284:	f7ff ffc8 	bl	8000218 <LL_SetSystemCoreClock>
   */


  /* Enable clock for GPIO port A*/

  RCC_AHBENR_REG |= (uint32_t)(1 << 17);//type your code for GPIOA clock enable here:
 8000288:	4b44      	ldr	r3, [pc, #272]	; (800039c <main+0x12c>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a43      	ldr	r2, [pc, #268]	; (800039c <main+0x12c>)
 800028e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000292:	6013      	str	r3, [r2, #0]

  /* GPIOA pin 3 and 4 setup */

  /*GPIO MODER register*/
  //Set mode for pin 4
  GPIOA_MODER_REG &= ~(uint32_t)(0x3 << 8);
 8000294:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800029e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80002a2:	6013      	str	r3, [r2, #0]
  GPIOA_MODER_REG |= (uint32_t)(1 << 8);
 80002a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002b2:	6013      	str	r3, [r2, #0]
  //Set mode for pin 3
  GPIOA_MODER_REG &= ~(uint32_t)(0x3 << 6);
 80002b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002be:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80002c2:	6013      	str	r3, [r2, #0]

  /*GPIO OTYPER register*/
  GPIOA_OTYPER_REG &= ~(1 << 4);
 80002c4:	4b36      	ldr	r3, [pc, #216]	; (80003a0 <main+0x130>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a35      	ldr	r2, [pc, #212]	; (80003a0 <main+0x130>)
 80002ca:	f023 0310 	bic.w	r3, r3, #16
 80002ce:	6013      	str	r3, [r2, #0]

  /*GPIO OSPEEDR register*/
  //Set Low speed for GPIOA pin 4
  GPIOA_OSPEEDER_REG &= ~(0x3 << 8);
 80002d0:	4b34      	ldr	r3, [pc, #208]	; (80003a4 <main+0x134>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	4a33      	ldr	r2, [pc, #204]	; (80003a4 <main+0x134>)
 80002d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80002da:	6013      	str	r3, [r2, #0]

  /*GPIO PUPDR register, reset*/
  //Set pull up for GPIOA pin 3 (input)
  GPIOA_PUPDR_REG |= (1 << 6);
 80002dc:	4b32      	ldr	r3, [pc, #200]	; (80003a8 <main+0x138>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a31      	ldr	r2, [pc, #196]	; (80003a8 <main+0x138>)
 80002e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002e6:	6013      	str	r3, [r2, #0]
  //Set no pull for GPIOA pin 4
  GPIOA_PUPDR_REG &= ~(0x3 << 8);
 80002e8:	4b2f      	ldr	r3, [pc, #188]	; (80003a8 <main+0x138>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	4a2e      	ldr	r2, [pc, #184]	; (80003a8 <main+0x138>)
 80002ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80002f2:	6013      	str	r3, [r2, #0]
  volatile char buttonPressed=0;
 80002f4:	2300      	movs	r3, #0
 80002f6:	75fb      	strb	r3, [r7, #23]
  volatile int buttonPressedConfidenceLevel = 0;
 80002f8:	2300      	movs	r3, #0
 80002fa:	613b      	str	r3, [r7, #16]
  volatile int buttonReleasedConfidenceLevel = 0;
 80002fc:	2300      	movs	r3, #0
 80002fe:	60fb      	str	r3, [r7, #12]
  volatile int confidenceThreshold=200;
 8000300:	23c8      	movs	r3, #200	; 0xc8
 8000302:	60bb      	str	r3, [r7, #8]
  volatile char LEDState = 0;
 8000304:	2300      	movs	r3, #0
 8000306:	71fb      	strb	r3, [r7, #7]

  while (1)
  {
	  if(GPIOA->IDR & GPIO_IDR_3)
 8000308:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800030c:	691b      	ldr	r3, [r3, #16]
 800030e:	f003 0308 	and.w	r3, r3, #8
 8000312:	2b00      	cmp	r3, #0
 8000314:	d02a      	beq.n	800036c <main+0xfc>
	  {
		if(buttonPressed==0)
 8000316:	7dfb      	ldrb	r3, [r7, #23]
 8000318:	b2db      	uxtb	r3, r3
 800031a:	2b00      	cmp	r3, #0
 800031c:	d1f4      	bne.n	8000308 <main+0x98>
		{
			buttonPressedConfidenceLevel++;
 800031e:	693b      	ldr	r3, [r7, #16]
 8000320:	3301      	adds	r3, #1
 8000322:	613b      	str	r3, [r7, #16]
			buttonReleasedConfidenceLevel=0;
 8000324:	2300      	movs	r3, #0
 8000326:	60fb      	str	r3, [r7, #12]
			if(buttonPressedConfidenceLevel > confidenceThreshold)
 8000328:	693a      	ldr	r2, [r7, #16]
 800032a:	68bb      	ldr	r3, [r7, #8]
 800032c:	429a      	cmp	r2, r3
 800032e:	dd17      	ble.n	8000360 <main+0xf0>
			{
				if(LEDState == 0){
 8000330:	79fb      	ldrb	r3, [r7, #7]
 8000332:	b2db      	uxtb	r3, r3
 8000334:	2b00      	cmp	r3, #0
 8000336:	d108      	bne.n	800034a <main+0xda>
					LEDState=1;
 8000338:	2301      	movs	r3, #1
 800033a:	71fb      	strb	r3, [r7, #7]
					LED_ON;
 800033c:	4b1b      	ldr	r3, [pc, #108]	; (80003ac <main+0x13c>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a1a      	ldr	r2, [pc, #104]	; (80003ac <main+0x13c>)
 8000342:	f043 0310 	orr.w	r3, r3, #16
 8000346:	6013      	str	r3, [r2, #0]
 8000348:	e007      	b.n	800035a <main+0xea>
				}
				else{
					LEDState=0;
 800034a:	2300      	movs	r3, #0
 800034c:	71fb      	strb	r3, [r7, #7]
					LED_OFF;
 800034e:	4b18      	ldr	r3, [pc, #96]	; (80003b0 <main+0x140>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	4a17      	ldr	r2, [pc, #92]	; (80003b0 <main+0x140>)
 8000354:	f043 0310 	orr.w	r3, r3, #16
 8000358:	6013      	str	r3, [r2, #0]
				}
				buttonPressed=1;
 800035a:	2301      	movs	r3, #1
 800035c:	75fb      	strb	r3, [r7, #23]
 800035e:	e7d3      	b.n	8000308 <main+0x98>

			}
			else
			{
				buttonPressedConfidenceLevel++;
 8000360:	693b      	ldr	r3, [r7, #16]
 8000362:	3301      	adds	r3, #1
 8000364:	613b      	str	r3, [r7, #16]
				buttonReleasedConfidenceLevel=0;
 8000366:	2300      	movs	r3, #0
 8000368:	60fb      	str	r3, [r7, #12]
 800036a:	e7cd      	b.n	8000308 <main+0x98>
			}
		}
	  }
	  else
	  {
		  if(buttonPressed==1)
 800036c:	7dfb      	ldrb	r3, [r7, #23]
 800036e:	b2db      	uxtb	r3, r3
 8000370:	2b01      	cmp	r3, #1
 8000372:	d1c9      	bne.n	8000308 <main+0x98>
		  {
			  buttonReleasedConfidenceLevel++;
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	3301      	adds	r3, #1
 8000378:	60fb      	str	r3, [r7, #12]
			  buttonPressedConfidenceLevel = 0;
 800037a:	2300      	movs	r3, #0
 800037c:	613b      	str	r3, [r7, #16]
			  if(buttonReleasedConfidenceLevel > confidenceThreshold)
 800037e:	68fa      	ldr	r2, [r7, #12]
 8000380:	68bb      	ldr	r3, [r7, #8]
 8000382:	429a      	cmp	r2, r3
 8000384:	dd02      	ble.n	800038c <main+0x11c>
			  {
				  buttonPressed=0;
 8000386:	2300      	movs	r3, #0
 8000388:	75fb      	strb	r3, [r7, #23]
 800038a:	e7bd      	b.n	8000308 <main+0x98>
			  }
			  else
			  {
				  buttonReleasedConfidenceLevel++;
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	3301      	adds	r3, #1
 8000390:	60fb      	str	r3, [r7, #12]
				  buttonPressedConfidenceLevel = 0;
 8000392:	2300      	movs	r3, #0
 8000394:	613b      	str	r3, [r7, #16]
	  if(GPIOA->IDR & GPIO_IDR_3)
 8000396:	e7b7      	b.n	8000308 <main+0x98>
 8000398:	007a1200 	.word	0x007a1200
 800039c:	40021014 	.word	0x40021014
 80003a0:	48000004 	.word	0x48000004
 80003a4:	48000008 	.word	0x48000008
 80003a8:	4800000c 	.word	0x4800000c
 80003ac:	48000018 	.word	0x48000018
 80003b0:	48000028 	.word	0x48000028

080003b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80003b8:	bf00      	nop
 80003ba:	46bd      	mov	sp, r7
 80003bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c0:	4770      	bx	lr

080003c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003c2:	b480      	push	{r7}
 80003c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003c6:	e7fe      	b.n	80003c6 <HardFault_Handler+0x4>

080003c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003cc:	e7fe      	b.n	80003cc <MemManage_Handler+0x4>

080003ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003ce:	b480      	push	{r7}
 80003d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003d2:	e7fe      	b.n	80003d2 <BusFault_Handler+0x4>

080003d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003d8:	e7fe      	b.n	80003d8 <UsageFault_Handler+0x4>

080003da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003da:	b480      	push	{r7}
 80003dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003de:	bf00      	nop
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr

080003e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr

080003f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003f6:	b480      	push	{r7}
 80003f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003fa:	bf00      	nop
 80003fc:	46bd      	mov	sp, r7
 80003fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000402:	4770      	bx	lr

08000404 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000408:	bf00      	nop
 800040a:	46bd      	mov	sp, r7
 800040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000410:	4770      	bx	lr
	...

08000414 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000418:	4b1f      	ldr	r3, [pc, #124]	; (8000498 <SystemInit+0x84>)
 800041a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800041e:	4a1e      	ldr	r2, [pc, #120]	; (8000498 <SystemInit+0x84>)
 8000420:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000424:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000428:	4b1c      	ldr	r3, [pc, #112]	; (800049c <SystemInit+0x88>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a1b      	ldr	r2, [pc, #108]	; (800049c <SystemInit+0x88>)
 800042e:	f043 0301 	orr.w	r3, r3, #1
 8000432:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8000434:	4b19      	ldr	r3, [pc, #100]	; (800049c <SystemInit+0x88>)
 8000436:	685a      	ldr	r2, [r3, #4]
 8000438:	4918      	ldr	r1, [pc, #96]	; (800049c <SystemInit+0x88>)
 800043a:	4b19      	ldr	r3, [pc, #100]	; (80004a0 <SystemInit+0x8c>)
 800043c:	4013      	ands	r3, r2
 800043e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000440:	4b16      	ldr	r3, [pc, #88]	; (800049c <SystemInit+0x88>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a15      	ldr	r2, [pc, #84]	; (800049c <SystemInit+0x88>)
 8000446:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800044a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800044e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000450:	4b12      	ldr	r3, [pc, #72]	; (800049c <SystemInit+0x88>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a11      	ldr	r2, [pc, #68]	; (800049c <SystemInit+0x88>)
 8000456:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800045a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800045c:	4b0f      	ldr	r3, [pc, #60]	; (800049c <SystemInit+0x88>)
 800045e:	685b      	ldr	r3, [r3, #4]
 8000460:	4a0e      	ldr	r2, [pc, #56]	; (800049c <SystemInit+0x88>)
 8000462:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000466:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8000468:	4b0c      	ldr	r3, [pc, #48]	; (800049c <SystemInit+0x88>)
 800046a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800046c:	4a0b      	ldr	r2, [pc, #44]	; (800049c <SystemInit+0x88>)
 800046e:	f023 030f 	bic.w	r3, r3, #15
 8000472:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8000474:	4b09      	ldr	r3, [pc, #36]	; (800049c <SystemInit+0x88>)
 8000476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000478:	4908      	ldr	r1, [pc, #32]	; (800049c <SystemInit+0x88>)
 800047a:	4b0a      	ldr	r3, [pc, #40]	; (80004a4 <SystemInit+0x90>)
 800047c:	4013      	ands	r3, r2
 800047e:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000480:	4b06      	ldr	r3, [pc, #24]	; (800049c <SystemInit+0x88>)
 8000482:	2200      	movs	r2, #0
 8000484:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000486:	4b04      	ldr	r3, [pc, #16]	; (8000498 <SystemInit+0x84>)
 8000488:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800048c:	609a      	str	r2, [r3, #8]
#endif
}
 800048e:	bf00      	nop
 8000490:	46bd      	mov	sp, r7
 8000492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000496:	4770      	bx	lr
 8000498:	e000ed00 	.word	0xe000ed00
 800049c:	40021000 	.word	0x40021000
 80004a0:	f87fc00c 	.word	0xf87fc00c
 80004a4:	ff00fccc 	.word	0xff00fccc

080004a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004e0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80004ac:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80004ae:	e003      	b.n	80004b8 <LoopCopyDataInit>

080004b0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80004b0:	4b0c      	ldr	r3, [pc, #48]	; (80004e4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80004b2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80004b4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80004b6:	3104      	adds	r1, #4

080004b8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80004b8:	480b      	ldr	r0, [pc, #44]	; (80004e8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80004ba:	4b0c      	ldr	r3, [pc, #48]	; (80004ec <LoopForever+0xe>)
	adds	r2, r0, r1
 80004bc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80004be:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80004c0:	d3f6      	bcc.n	80004b0 <CopyDataInit>
	ldr	r2, =_sbss
 80004c2:	4a0b      	ldr	r2, [pc, #44]	; (80004f0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80004c4:	e002      	b.n	80004cc <LoopFillZerobss>

080004c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80004c6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80004c8:	f842 3b04 	str.w	r3, [r2], #4

080004cc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80004cc:	4b09      	ldr	r3, [pc, #36]	; (80004f4 <LoopForever+0x16>)
	cmp	r2, r3
 80004ce:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80004d0:	d3f9      	bcc.n	80004c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80004d2:	f7ff ff9f 	bl	8000414 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004d6:	f000 f811 	bl	80004fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004da:	f7ff fec9 	bl	8000270 <main>

080004de <LoopForever>:

LoopForever:
    b LoopForever
 80004de:	e7fe      	b.n	80004de <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004e0:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80004e4:	08000564 	.word	0x08000564
	ldr	r0, =_sdata
 80004e8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80004ec:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 80004f0:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 80004f4:	20000020 	.word	0x20000020

080004f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004f8:	e7fe      	b.n	80004f8 <ADC1_2_IRQHandler>
	...

080004fc <__libc_init_array>:
 80004fc:	b570      	push	{r4, r5, r6, lr}
 80004fe:	4d0d      	ldr	r5, [pc, #52]	; (8000534 <__libc_init_array+0x38>)
 8000500:	4c0d      	ldr	r4, [pc, #52]	; (8000538 <__libc_init_array+0x3c>)
 8000502:	1b64      	subs	r4, r4, r5
 8000504:	10a4      	asrs	r4, r4, #2
 8000506:	2600      	movs	r6, #0
 8000508:	42a6      	cmp	r6, r4
 800050a:	d109      	bne.n	8000520 <__libc_init_array+0x24>
 800050c:	4d0b      	ldr	r5, [pc, #44]	; (800053c <__libc_init_array+0x40>)
 800050e:	4c0c      	ldr	r4, [pc, #48]	; (8000540 <__libc_init_array+0x44>)
 8000510:	f000 f818 	bl	8000544 <_init>
 8000514:	1b64      	subs	r4, r4, r5
 8000516:	10a4      	asrs	r4, r4, #2
 8000518:	2600      	movs	r6, #0
 800051a:	42a6      	cmp	r6, r4
 800051c:	d105      	bne.n	800052a <__libc_init_array+0x2e>
 800051e:	bd70      	pop	{r4, r5, r6, pc}
 8000520:	f855 3b04 	ldr.w	r3, [r5], #4
 8000524:	4798      	blx	r3
 8000526:	3601      	adds	r6, #1
 8000528:	e7ee      	b.n	8000508 <__libc_init_array+0xc>
 800052a:	f855 3b04 	ldr.w	r3, [r5], #4
 800052e:	4798      	blx	r3
 8000530:	3601      	adds	r6, #1
 8000532:	e7f2      	b.n	800051a <__libc_init_array+0x1e>
 8000534:	0800055c 	.word	0x0800055c
 8000538:	0800055c 	.word	0x0800055c
 800053c:	0800055c 	.word	0x0800055c
 8000540:	08000560 	.word	0x08000560

08000544 <_init>:
 8000544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000546:	bf00      	nop
 8000548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800054a:	bc08      	pop	{r3}
 800054c:	469e      	mov	lr, r3
 800054e:	4770      	bx	lr

08000550 <_fini>:
 8000550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000552:	bf00      	nop
 8000554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000556:	bc08      	pop	{r3}
 8000558:	469e      	mov	lr, r3
 800055a:	4770      	bx	lr
