#ifndef AS_REGS_H
#define AS_REGS_H

#define EXPR_REG_START 1

enum reg_enum
{
    R_zero = 0,
    R_none = -1,
    R_AH = EXPR_REG_START, // 1
    R_AL = 2,
    R_AX = 3,
    R_BH = 4,
    R_BL = 5,
    R_BP = 6,
    R_BPL = 7,
    R_BX = 8,
    R_CH = 9,
    R_CL = 10,
    R_CR0 = 11,
    R_CR1 = 12,
    R_CR10 = 13,
    R_CR11 = 14,
    R_CR12 = 15,
    R_CR13 = 16,
    R_CR14 = 17,
    R_CR15 = 18,
    R_CR2 = 19,
    R_CR3 = 20,
    R_CR4 = 21,
    R_CR5 = 22,
    R_CR6 = 23,
    R_CR7 = 24,
    R_CR8 = 25,
    R_CR9 = 26,
    R_CS = 27,
    R_CX = 28,
    R_DH = 29,
    R_DI = 30,
    R_DIL = 31,
    R_DL = 32,
    R_DR0 = 33,
    R_DR1 = 34,
    R_DR10 = 35,
    R_DR11 = 36,
    R_DR12 = 37,
    R_DR13 = 38,
    R_DR14 = 39,
    R_DR15 = 40,
    R_DR2 = 41,
    R_DR3 = 42,
    R_DR4 = 43,
    R_DR5 = 44,
    R_DR6 = 45,
    R_DR7 = 46,
    R_DR8 = 47,
    R_DR9 = 48,
    R_DS = 49,
    R_DX = 50,
    R_EAX = 51,
    R_EBP = 52,
    R_EBX = 53,
    R_ECX = 54,
    R_EDI = 55,
    R_EDX = 56,
    R_ES = 57,
    R_ESI = 58,
    R_ESP = 59,
    R_FS = 60,
    R_GS = 61,
    R_MM0 = 62,
    R_MM1 = 63,
    R_MM2 = 64,
    R_MM3 = 65,
    R_MM4 = 66,
    R_MM5 = 67,
    R_MM6 = 68,
    R_MM7 = 69,
    R_R10 = 70,
    R_R10B = 71,
    R_R10D = 72,
    R_R10W = 73,
    R_R11 = 74,
    R_R11B = 75,
    R_R11D = 76,
    R_R11W = 77,
    R_R12 = 78,
    R_R12B = 79,
    R_R12D = 80,
    R_R12W = 81,
    R_R13 = 82,
    R_R13B = 83,
    R_R13D = 84,
    R_R13W = 85,
    R_R14 = 86,
    R_R14B = 87,
    R_R14D = 88,
    R_R14W = 89,
    R_R15 = 90,
    R_R15B = 91,
    R_R15D = 92,
    R_R15W = 93,
    R_R8 = 94,
    R_R8B = 95,
    R_R8D = 96,
    R_R8W = 97,
    R_R9 = 98,
    R_R9B = 99,
    R_R9D = 100,
    R_R9W = 101,
    R_RAX = 102,
    R_RBP = 103,
    R_RBX = 104,
    R_RCX = 105,
    R_RDI = 106,
    R_RDX = 107,
    R_RSI = 108,
    R_RSP = 109,
    R_SEGR6 = 110,
    R_SEGR7 = 111,
    R_SI = 112,
    R_SIL = 113,
    R_SP = 114,
    R_SPL = 115,
    R_SS = 116,
    R_ST0 = 117,
    R_ST1 = 118,
    R_ST2 = 119,
    R_ST3 = 120,
    R_ST4 = 121,
    R_ST5 = 122,
    R_ST6 = 123,
    R_ST7 = 124,
    R_TR0 = 125,
    R_TR1 = 126,
    R_TR2 = 127,
    R_TR3 = 128,
    R_TR4 = 129,
    R_TR5 = 130,
    R_TR6 = 131,
    R_TR7 = 132,
    R_XMM0 = 133,
    R_XMM1 = 134,
    R_XMM10 = 135,
    R_XMM11 = 136,
    R_XMM12 = 137,
    R_XMM13 = 138,
    R_XMM14 = 139,
    R_XMM15 = 140,
    R_XMM2 = 141,
    R_XMM3 = 142,
    R_XMM4 = 143,
    R_XMM5 = 144,
    R_XMM6 = 145,
    R_XMM7 = 146,
    R_XMM8 = 147,
    R_XMM9 = 148,
    R_YMM0 = 149,
    R_YMM1 = 150,
    R_YMM10 = 151,
    R_YMM11 = 152,
    R_YMM12 = 153,
    R_YMM13 = 154,
    R_YMM14 = 155,
    R_YMM15 = 156,
    R_YMM2 = 157,
    R_YMM3 = 158,
    R_YMM4 = 159,
    R_YMM5 = 160,
    R_YMM6 = 161,
    R_YMM7 = 162,
    R_YMM8 = 163,
    R_YMM9 = 164,
    REG_ENUM_LIMIT = 165
};

#define EXPR_REG_END 164

#define REG_NUM_AH 4
#define REG_NUM_AL 0
#define REG_NUM_AX 0
#define REG_NUM_BH 7
#define REG_NUM_BL 3
#define REG_NUM_BP 5
#define REG_NUM_BPL 5
#define REG_NUM_BX 3
#define REG_NUM_CH 5
#define REG_NUM_CL 1
#define REG_NUM_CR0 0
#define REG_NUM_CR1 1
#define REG_NUM_CR10 10
#define REG_NUM_CR11 11
#define REG_NUM_CR12 12
#define REG_NUM_CR13 13
#define REG_NUM_CR14 14
#define REG_NUM_CR15 15
#define REG_NUM_CR2 2
#define REG_NUM_CR3 3
#define REG_NUM_CR4 4
#define REG_NUM_CR5 5
#define REG_NUM_CR6 6
#define REG_NUM_CR7 7
#define REG_NUM_CR8 8
#define REG_NUM_CR9 9
#define REG_NUM_CS 1
#define REG_NUM_CX 1
#define REG_NUM_DH 6
#define REG_NUM_DI 7
#define REG_NUM_DIL 7
#define REG_NUM_DL 2
#define REG_NUM_DR0 0
#define REG_NUM_DR1 1
#define REG_NUM_DR10 10
#define REG_NUM_DR11 11
#define REG_NUM_DR12 12
#define REG_NUM_DR13 13
#define REG_NUM_DR14 14
#define REG_NUM_DR15 15
#define REG_NUM_DR2 2
#define REG_NUM_DR3 3
#define REG_NUM_DR4 4
#define REG_NUM_DR5 5
#define REG_NUM_DR6 6
#define REG_NUM_DR7 7
#define REG_NUM_DR8 8
#define REG_NUM_DR9 9
#define REG_NUM_DS 3
#define REG_NUM_DX 2
#define REG_NUM_EAX 0
#define REG_NUM_EBP 5
#define REG_NUM_EBX 3
#define REG_NUM_ECX 1
#define REG_NUM_EDI 7
#define REG_NUM_EDX 2
#define REG_NUM_ES 0
#define REG_NUM_ESI 6
#define REG_NUM_ESP 4
#define REG_NUM_FS 4
#define REG_NUM_GS 5
#define REG_NUM_MM0 0
#define REG_NUM_MM1 1
#define REG_NUM_MM2 2
#define REG_NUM_MM3 3
#define REG_NUM_MM4 4
#define REG_NUM_MM5 5
#define REG_NUM_MM6 6
#define REG_NUM_MM7 7
#define REG_NUM_R10 10
#define REG_NUM_R10B 10
#define REG_NUM_R10D 10
#define REG_NUM_R10W 10
#define REG_NUM_R11 11
#define REG_NUM_R11B 11
#define REG_NUM_R11D 11
#define REG_NUM_R11W 11
#define REG_NUM_R12 12
#define REG_NUM_R12B 12
#define REG_NUM_R12D 12
#define REG_NUM_R12W 12
#define REG_NUM_R13 13
#define REG_NUM_R13B 13
#define REG_NUM_R13D 13
#define REG_NUM_R13W 13
#define REG_NUM_R14 14
#define REG_NUM_R14B 14
#define REG_NUM_R14D 14
#define REG_NUM_R14W 14
#define REG_NUM_R15 15
#define REG_NUM_R15B 15
#define REG_NUM_R15D 15
#define REG_NUM_R15W 15
#define REG_NUM_R8 8
#define REG_NUM_R8B 8
#define REG_NUM_R8D 8
#define REG_NUM_R8W 8
#define REG_NUM_R9 9
#define REG_NUM_R9B 9
#define REG_NUM_R9D 9
#define REG_NUM_R9W 9
#define REG_NUM_RAX 0
#define REG_NUM_RBP 5
#define REG_NUM_RBX 3
#define REG_NUM_RCX 1
#define REG_NUM_RDI 7
#define REG_NUM_RDX 2
#define REG_NUM_RSI 6
#define REG_NUM_RSP 4
#define REG_NUM_SEGR6 6
#define REG_NUM_SEGR7 7
#define REG_NUM_SI 6
#define REG_NUM_SIL 6
#define REG_NUM_SP 4
#define REG_NUM_SPL 4
#define REG_NUM_SS 2
#define REG_NUM_ST0 0
#define REG_NUM_ST1 1
#define REG_NUM_ST2 2
#define REG_NUM_ST3 3
#define REG_NUM_ST4 4
#define REG_NUM_ST5 5
#define REG_NUM_ST6 6
#define REG_NUM_ST7 7
#define REG_NUM_TR0 0
#define REG_NUM_TR1 1
#define REG_NUM_TR2 2
#define REG_NUM_TR3 3
#define REG_NUM_TR4 4
#define REG_NUM_TR5 5
#define REG_NUM_TR6 6
#define REG_NUM_TR7 7
#define REG_NUM_XMM0 0
#define REG_NUM_XMM1 1
#define REG_NUM_XMM10 10
#define REG_NUM_XMM11 11
#define REG_NUM_XMM12 12
#define REG_NUM_XMM13 13
#define REG_NUM_XMM14 14
#define REG_NUM_XMM15 15
#define REG_NUM_XMM2 2
#define REG_NUM_XMM3 3
#define REG_NUM_XMM4 4
#define REG_NUM_XMM5 5
#define REG_NUM_XMM6 6
#define REG_NUM_XMM7 7
#define REG_NUM_XMM8 8
#define REG_NUM_XMM9 9
#define REG_NUM_YMM0 0
#define REG_NUM_YMM1 1
#define REG_NUM_YMM10 10
#define REG_NUM_YMM11 11
#define REG_NUM_YMM12 12
#define REG_NUM_YMM13 13
#define REG_NUM_YMM14 14
#define REG_NUM_YMM15 15
#define REG_NUM_YMM2 2
#define REG_NUM_YMM3 3
#define REG_NUM_YMM4 4
#define REG_NUM_YMM5 5
#define REG_NUM_YMM6 6
#define REG_NUM_YMM7 7
#define REG_NUM_YMM8 8
#define REG_NUM_YMM9 9

#endif /* AS_REGS_H */
