FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.3-S013 (v16-3-85Y) 7/19/2010}
"PAGE_NUMBER" = 1;
0"NC";
1"GND_SIGNAL\g";
2"P5V\g";
3"GND_SIGNAL\g";
4"P5V\g";
5"GND_SIGNAL\g";
6"GND_SIGNAL\g";
7"GND_SIGNAL\g";
8"GND_SIGNAL\g";
9"P5V\g";
10"M5V\g";
11"P5V\g";
12"VREF";
13"VTHRESH<0>";
14"UN$1$AD5316$I1$VOUTC";
15"UN$1$AD5316$I1$VOUTB";
16"UN$1$AD5316$I1$VOUTA";
17"UN$1$AD5316$I1$VOUTD";
18"SDA";
19"SCL";
20"VTHRESH<1>";
21"VTHRESH<2>";
22"VTHRESH<3>";
23"A1";
24"A0";
%"AD5316"
"1","(-1350,1300)","0","bris_cds_analogue","I1";
;
PACK_TYPE"TSSOP"
MANUF"AD"
CDS_LIB"bris_cds_analogue"
CDS_LMAN_SYM_OUTLINE"-125,400,125,-400";
"LDAC* \B"7;
"A1"23;
"A0"24;
"SCL"19;
"SDA"18;
"GND"6;
"VOUTD"17;
"PD* \B"4;
"VREFD"12;
"VREFC"12;
"VREFB"12;
"VREFA"12;
"VOUTC"14;
"VOUTB"15;
"VOUTA"16;
"VDD"9;
%"INPORT"
"1","(-2100,1075)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(-2100,1025)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(-2100,975)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(-600,975)","2","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"OUTPORT"
"1","(3500,2100)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"OUTPORT"
"1","(3500,300)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"OUTPORT"
"1","(3500,900)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(3500,1500)","0","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,2050)","0","fmc_tlu_v1_lib","I29";
;
CDS_LIB"fmc_tlu_v1_lib"
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee";
"VOUT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"13;
"vin+"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"16;
"vin-"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"12;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,250)","0","fmc_tlu_v1_lib","I30";
;
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE"
CDS_LIB"fmc_tlu_v1_lib";
"VOUT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"22;
"vin+"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"17;
"vin-"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"12;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,850)","0","fmc_tlu_v1_lib","I31";
;
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE"
CDS_LIB"fmc_tlu_v1_lib";
"VOUT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"21;
"vin+"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"14;
"vin-"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"12;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,1450)","0","fmc_tlu_v1_lib","I32";
;
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE"
CDS_LIB"fmc_tlu_v1_lib";
"VOUT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"20;
"vin+"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"15;
"vin-"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"12;
%"P5V"
"1","(-3200,-550)","0","cnpower","I43";
;
HDL_POWER"P5V"
CDS_LIB"cnpower"
SIZE"1B"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"11;
%"M5V"
"1","(-3350,-1450)","0","cnpower","I44";
;
CDS_LIB"cnpower"
HDL_POWER"M5V"
BODY_TYPE"plumbing"
SIZE"1B";
"A<SIZE-1..0>\NAC"
vhdl_init"0"10;
%"P5V"
"1","(-1350,2200)","0","cnpower","I45";
;
CDS_LIB"cnpower"
SIZE"1B"
BODY_TYPE"PLUMBING"
HDL_POWER"P5V";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"9;
%"GND_SIGNAL"
"1","(-3000,-1250)","0","standard","I46";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"8;
%"GND_SIGNAL"
"1","(-1900,1550)","0","standard","I47";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"7;
%"GND_SIGNAL"
"1","(-1400,650)","0","standard","I48";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"6;
%"GND_SIGNAL"
"1","(-2600,750)","0","standard","I49";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"5;
%"CAPCERSMDCL2"
"1","(-1750,1850)","1","cnpassive","I50";
;
SIZE"1"
$LOCATION"C?"
CDS_LIB"cnpassive"
VALUE"1UF"
PACK_TYPE"0603"
VOLTAGE"16V";
"B <SIZE-1..0>\NAC"
$PN"#"9;
"A <SIZE-1..0>\NAC"
$PN"#"7;
%"CAPCERSMDCL2"
"1","(-3200,-850)","1","cnpassive","I51";
;
SIZE"1"
$LOCATION"C?"
CDS_LIB"cnpassive"
VALUE"1UF"
PACK_TYPE"0603"
VOLTAGE"16V";
"B <SIZE-1..0>\NAC"
$PN"#"11;
"A <SIZE-1..0>\NAC"
$PN"#"8;
%"CAPCERSMDCL2"
"1","(-3200,-1250)","1","cnpassive","I52";
;
SIZE"1"
$LOCATION"C?"
CDS_LIB"cnpassive"
VALUE"1UF"
PACK_TYPE"0603"
VOLTAGE"16V";
"B <SIZE-1..0>\NAC"
$PN"#"8;
"A <SIZE-1..0>\NAC"
$PN"#"10;
%"CAPCERSMDCL2"
"1","(-2000,1850)","1","cnpassive","I53";
;
SIZE"1"
$LOCATION"C?"
CDS_LIB"cnpassive"
VALUE"100NF"
PACK_TYPE"0603"
VOLTAGE"16V";
"B <SIZE-1..0>\NAC"
$PN"#"9;
"A <SIZE-1..0>\NAC"
$PN"#"7;
%"CAPCERSMDCL2"
"1","(-2550,1000)","1","cnpassive","I54";
;
SIZE"1"
$LOCATION"C?"
CDS_LIB"cnpassive"
VALUE"100NF"
PACK_TYPE"0603"
VOLTAGE"16V";
"B <SIZE-1..0>\NAC"
$PN"#"12;
"A <SIZE-1..0>\NAC"
$PN"#"5;
%"P5V"
"1","(-1800,1200)","0","cnpower","I55";
;
HDL_POWER"P5V"
CDS_LIB"cnpower"
SIZE"1B"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"4;
%"ADR421"
"1","(-3300,1000)","0","cnlinear","I56";
;
PACK_TYPE"SOIC"
CDS_LIB"cnlinear"
NEEDS_NO_SIZE"TRUE"
PART_NAME"ADR421";
"VOUT"12;
"VIN"2;
"TRIM"0;
"GND"3;
%"GND_SIGNAL"
"1","(-3200,600)","0","standard","I57";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"3;
%"OUTPORT"
"1","(3500,2350)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"P5V"
"1","(-3350,2100)","0","cnpower","I59";
;
HDL_POWER"P5V"
CDS_LIB"cnpower"
SIZE"1B"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"2;
%"CAPCERSMDCL2"
"1","(-3650,1650)","1","cnpassive","I60";
;
$LOCATION"C?"
VALUE"100NF"
VOLTAGE"16V"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0603";
"B <SIZE-1..0>\NAC"
$PN"#"2;
"A <SIZE-1..0>\NAC"
$PN"#"1;
%"GND_SIGNAL"
"1","(-3700,1350)","0","standard","I61";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"1;
END.
