# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do tictactoe_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/14.1/tictactoe/TTTdefs.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 18:55:30 on Aug 31,2021
# vcom -reportprogress 300 -93 -work work C:/altera/14.1/tictactoe/TTTdefs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package TTTdefs
# End time: 18:55:30 on Aug 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/altera/14.1/tictactoe/tictactoe.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 18:55:30 on Aug 31,2021
# vcom -reportprogress 300 -93 -work work C:/altera/14.1/tictactoe/tictactoe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package TTTdefs
# -- Compiling entity tictactoe
# -- Compiling architecture behavioral of tictactoe
# End time: 18:55:30 on Aug 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/altera/14.1/tictactoe/TwoInARow.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 18:55:30 on Aug 31,2021
# vcom -reportprogress 300 -93 -work work C:/altera/14.1/tictactoe/TwoInARow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package TTTdefs
# -- Compiling entity TwoInARow
# -- Compiling architecture TwoInARow_arch of TwoInARow
# End time: 18:55:31 on Aug 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/altera/14.1/tictactoe/PICK.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 18:55:31 on Aug 31,2021
# vcom -reportprogress 300 -93 -work work C:/altera/14.1/tictactoe/PICK.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TTTdefs
# -- Compiling entity PICK
# -- Compiling architecture PICK_arch of PICK
# End time: 18:55:31 on Aug 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/altera/14.1/tictactoe/GETMOVE.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 18:55:31 on Aug 31,2021
# vcom -reportprogress 300 -93 -work work C:/altera/14.1/tictactoe/GETMOVE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package TTTdefs
# -- Compiling entity GETMOVE
# -- Compiling architecture GETMOVE_arch of GETMOVE
# End time: 18:55:31 on Aug 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/altera/14.1/tictactoe/tb_tictactoe.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 18:55:31 on Aug 31,2021
# vcom -reportprogress 300 -93 -work work C:/altera/14.1/tictactoe/tb_tictactoe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package TTTdefs
# -- Compiling entity tb_tictactoe
# -- Compiling architecture teste of tb_tictactoe
# End time: 18:55:32 on Aug 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_tictactoe
# vsim -gui "+altera" -l msim_transcript -do "tictactoe_run_msim_rtl_vhdl.do" 
# Start time: 18:55:32 on Aug 31,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tttdefs
# Loading work.tb_tictactoe(teste)
# Loading work.tictactoe(behavioral)
# Loading work.getmove(getmove_arch)
# Loading work.twoinarow(twoinarow_arch)
# Loading work.pick(pick_arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 ns
# ** Note: RESET
#    Time: 15 ns  Iteration: 1  Instance: /tb_tictactoe/UUT
# ** Note: RESET
#    Time: 35 ns  Iteration: 1  Instance: /tb_tictactoe/UUT
# ** Note: RESET
#    Time: 55 ns  Iteration: 1  Instance: /tb_tictactoe/UUT
# ** Note: RESET
#    Time: 75 ns  Iteration: 1  Instance: /tb_tictactoe/UUT
# ** Note: Tabuleiro: 
#    Time: 115 ns  Iteration: 1  Instance: /tb_tictactoe/UUT
# ** Note:    y | empty | empty
#    Time: 115 ns  Iteration: 1  Instance: /tb_tictactoe/UUT
# ** Note:    empty | empty | empty
#    Time: 115 ns  Iteration: 1  Instance: /tb_tictactoe/UUT
# ** Note:    empty | empty | empty
#    Time: 115 ns  Iteration: 1  Instance: /tb_tictactoe/UUT
# End time: 18:58:10 on Aug 31,2021, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
