Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 20:48:36 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_416_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 ModCount151_instance/count_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No9_instance/Y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.432ns (12.478%)  route 3.030ns (87.522%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 6.961 - 4.000 ) 
    Source Clock Delay      (SCD):    3.623ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.686ns (routing 1.366ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.314ns (routing 1.239ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=26524, routed)       2.686     3.623    ModCount151_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X147Y144       FDCE                                         r  ModCount151_instance/count_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y144       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.704 f  ModCount151_instance/count_reg[1]_rep__5/Q
                         net (fo=107, routed)         1.250     4.954    ModCount151_instance/Y_reg[23]
    SLICE_X121Y205       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.106 r  ModCount151_instance/Y[33]_i_7__2/O
                         net (fo=68, routed)          1.342     6.448    ModCount151_instance/Y_reg[1]_0
    SLICE_X134Y137       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     6.597 r  ModCount151_instance/Y[0]_i_2__3/O
                         net (fo=1, routed)           0.389     6.986    ModCount151_instance/Y[0]_i_2__3_n_0
    SLICE_X136Y150       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     7.036 r  ModCount151_instance/Y[0]_i_1__7/O
                         net (fo=1, routed)           0.049     7.085    Delay1No9_instance/count_reg[3]_rep[0]
    SLICE_X136Y150       FDCE                                         r  Delay1No9_instance/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=26524, routed)       2.314     6.961    Delay1No9_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X136Y150       FDCE                                         r  Delay1No9_instance/Y_reg[0]/C
                         clock pessimism              0.487     7.448    
                         clock uncertainty           -0.035     7.413    
    SLICE_X136Y150       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.438    Delay1No9_instance/Y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.438    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                  0.352    




