;buildInfoPackage: chisel3, version: 3.4.1, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Buffer : 
  module Buffer : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip d_0 : UInt<64>, flip d_1 : UInt<64>, flip d_2 : UInt<64>, flip d_3 : UInt<64>, flip d_4 : UInt<64>, flip d_5 : UInt<64>, flip d_6 : UInt<64>, flip d_7 : UInt<64>, flip d_8 : UInt<64>, flip w_in : UInt<64>, w_out : UInt<64>, bufferReady : UInt<1>, flip hashReady : UInt<1>, flip dataRead : UInt<1>}
    
    reg bufferReg_1 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 37:28]
    reg bufferReg_2 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 38:28]
    reg bufferReg_3 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 39:28]
    reg bufferReg_4 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 40:28]
    reg bufferReg_5 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 41:28]
    reg bufferReg_6 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 42:28]
    reg bufferReg_7 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 43:28]
    reg bufferReg_8 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 44:28]
    reg bufferReg_9 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 45:28]
    reg counterReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Buffer.scala 46:28]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Buffer.scala 50:32]
    io.w_out <= UInt<1>("h00") @[Buffer.scala 51:12]
    node _T = eq(UInt<1>("h00"), stateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = eq(io.hashReady, UInt<1>("h00")) @[Buffer.scala 56:15]
      when _T_1 : @[Buffer.scala 57:9]
        node _T_2 = lt(counterReg, UInt<4>("h09")) @[Buffer.scala 58:26]
        when _T_2 : @[Buffer.scala 59:11]
          io.bufferReady <= UInt<1>("h00") @[Buffer.scala 60:28]
          node _T_3 = add(counterReg, UInt<1>("h01")) @[Buffer.scala 61:38]
          node _T_4 = tail(_T_3, 1) @[Buffer.scala 61:38]
          counterReg <= _T_4 @[Buffer.scala 61:24]
          stateReg <= UInt<1>("h00") @[Buffer.scala 62:22]
          skip @[Buffer.scala 59:11]
        else : @[Buffer.scala 64:11]
          io.bufferReady <= UInt<1>("h01") @[Buffer.scala 65:28]
          counterReg <= UInt<1>("h00") @[Buffer.scala 66:24]
          stateReg <= UInt<1>("h00") @[Buffer.scala 67:22]
          skip @[Buffer.scala 64:11]
        skip @[Buffer.scala 57:9]
      else : @[Buffer.scala 70:9]
        when io.hashReady : @[Buffer.scala 70:9]
          io.bufferReady <= UInt<1>("h00") @[Buffer.scala 71:26]
          counterReg <= UInt<1>("h00") @[Buffer.scala 72:22]
          stateReg <= UInt<1>("h01") @[Buffer.scala 73:20]
          skip @[Buffer.scala 70:9]
        else : @[Buffer.scala 75:9]
          io.bufferReady <= UInt<1>("h00") @[Buffer.scala 76:26]
          stateReg <= UInt<1>("h00") @[Buffer.scala 77:20]
          counterReg <= UInt<1>("h00") @[Buffer.scala 78:22]
          skip @[Buffer.scala 75:9]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_5 = eq(UInt<1>("h01"), stateReg) @[Conditional.scala 37:30]
      when _T_5 : @[Conditional.scala 39:67]
        counterReg <= UInt<1>("h00") @[Buffer.scala 83:18]
        io.bufferReady <= UInt<1>("h00") @[Buffer.scala 84:22]
        node _T_6 = and(io.hashReady, io.dataRead) @[Buffer.scala 85:25]
        when _T_6 : @[Buffer.scala 85:40]
          io.bufferReady <= UInt<1>("h00") @[Buffer.scala 86:24]
          stateReg <= UInt<1>("h00") @[Buffer.scala 87:24]
          skip @[Buffer.scala 85:40]
        else : @[Buffer.scala 88:47]
          node _T_7 = eq(io.dataRead, UInt<1>("h00")) @[Buffer.scala 88:34]
          node _T_8 = and(io.hashReady, _T_7) @[Buffer.scala 88:31]
          when _T_8 : @[Buffer.scala 88:47]
            io.bufferReady <= UInt<1>("h00") @[Buffer.scala 89:24]
            stateReg <= UInt<1>("h01") @[Buffer.scala 90:24]
            skip @[Buffer.scala 88:47]
          else : @[Buffer.scala 91:18]
            io.bufferReady <= UInt<1>("h00") @[Buffer.scala 92:24]
            stateReg <= UInt<1>("h00") @[Buffer.scala 93:24]
            skip @[Buffer.scala 91:18]
        skip @[Conditional.scala 39:67]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Buffer.scala 99:17]
    when _T_9 : @[Buffer.scala 100:3]
      io.bufferReady <= UInt<1>("h00") @[Buffer.scala 101:20]
      bufferReg_1 <= io.w_in @[Buffer.scala 102:17]
      bufferReg_2 <= bufferReg_1 @[Buffer.scala 103:17]
      bufferReg_3 <= bufferReg_2 @[Buffer.scala 104:17]
      bufferReg_4 <= bufferReg_3 @[Buffer.scala 105:17]
      bufferReg_5 <= bufferReg_4 @[Buffer.scala 106:17]
      bufferReg_6 <= bufferReg_5 @[Buffer.scala 107:17]
      bufferReg_7 <= bufferReg_6 @[Buffer.scala 108:17]
      bufferReg_8 <= bufferReg_7 @[Buffer.scala 109:17]
      bufferReg_9 <= bufferReg_8 @[Buffer.scala 110:17]
      skip @[Buffer.scala 100:3]
    else : @[Buffer.scala 112:3]
      node _T_10 = eq(stateReg, UInt<1>("h01")) @[Buffer.scala 111:23]
      when _T_10 : @[Buffer.scala 112:3]
        io.bufferReady <= UInt<1>("h00") @[Buffer.scala 113:20]
        bufferReg_1 <= io.d_0 @[Buffer.scala 114:17]
        bufferReg_2 <= io.d_1 @[Buffer.scala 115:17]
        bufferReg_3 <= io.d_2 @[Buffer.scala 116:17]
        bufferReg_4 <= io.d_3 @[Buffer.scala 117:17]
        bufferReg_5 <= io.d_4 @[Buffer.scala 118:17]
        bufferReg_6 <= io.d_5 @[Buffer.scala 119:17]
        bufferReg_7 <= io.d_6 @[Buffer.scala 120:17]
        bufferReg_8 <= io.d_7 @[Buffer.scala 121:17]
        bufferReg_9 <= io.d_8 @[Buffer.scala 122:17]
        skip @[Buffer.scala 112:3]
      else : @[Buffer.scala 123:4]
        io.bufferReady <= UInt<1>("h00") @[Buffer.scala 124:20]
        bufferReg_1 <= bufferReg_1 @[Buffer.scala 125:17]
        bufferReg_2 <= bufferReg_2 @[Buffer.scala 126:17]
        bufferReg_3 <= bufferReg_3 @[Buffer.scala 127:17]
        bufferReg_4 <= bufferReg_4 @[Buffer.scala 128:17]
        bufferReg_5 <= bufferReg_5 @[Buffer.scala 129:17]
        bufferReg_6 <= bufferReg_6 @[Buffer.scala 130:17]
        bufferReg_7 <= bufferReg_7 @[Buffer.scala 131:17]
        bufferReg_8 <= bufferReg_8 @[Buffer.scala 132:17]
        bufferReg_9 <= bufferReg_9 @[Buffer.scala 133:17]
        skip @[Buffer.scala 123:4]
    
