C:/Users/DanielJL/Documents/GitHub/ECE552Project/ReadDecoder_4_16.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/ReadDecoder_4_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ReadDecoder_4_16

Top level modules:
	ReadDecoder_4_16

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase1-testbench.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/project-phase1-testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/BitCell.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/BitCell.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module BitCell

Top level modules:
	BitCell

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/pc_logic.v {0 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/pc_logic.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pc_logic
** Error: (vlog-13069) C:/Users/DanielJL/Documents/GitHub/ECE552Project/pc_logic.v(4): near "input": syntax error, unexpected input, expecting ')'.

} {4.0 5.0} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/decoder_one_hot.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/decoder_one_hot.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module decoder_one_hot

Top level modules:
	decoder_one_hot

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/control.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/control.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control

Top level modules:
	control

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/harzard_detection.v {0 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/harzard_detection.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hazard_detection
** Error: C:/Users/DanielJL/Documents/GitHub/ECE552Project/harzard_detection.v(11): (vlog-2730) Undefined variable: 'MemRead'.

} {4.0 5.0} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v {0 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module forwarding_unit
** Error: (vlog-13038) C:/Users/DanielJL/Documents/GitHub/ECE552Project/forwarding_unit.v(14): near ")": Missing port in ansi port list.

} {4.0 5.0} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/data_memory.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/data_memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module data_memory

Top level modules:
	data_memory

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/ALU.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/branch_tb.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/branch_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module branch_tb

Top level modules:
	branch_tb

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_EX.v {0 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_EX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_EX
** Error: (vlog-13069) C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_EX.v(12): near "output": syntax error, unexpected output, expecting ')'.

} {4.0 5.0} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v {0 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_ID
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(28): (vlog-2388) 'regBData' already declared in this scope (cpu_ID) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(10).
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(30): (vlog-2388) 'zero' already declared in this scope (cpu_ID) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(8).
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(30): (vlog-2388) 'neg' already declared in this scope (cpu_ID) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(8).
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(30): (vlog-2388) 'overflow' already declared in this scope (cpu_ID) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(8).
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(43): (vlog-2388) 'regWrite' already declared in this scope (cpu_ID) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(5).
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(66): (vlog-2388) 'regAData' already declared in this scope (cpu_ID) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(10).
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(80): (vlog-2388) 'immEx' already declared in this scope (cpu_ID) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(11).
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(97): (vlog-2388) 'EXcontrols' already declared in this scope (cpu_ID) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(12).
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(98): (vlog-2388) 'MEMcontrols' already declared in this scope (cpu_ID) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(13).
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(99): (vlog-2388) 'WBcontrols' already declared in this scope (cpu_ID) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_ID.v(14).

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/RegisterFile.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/RegisterFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/register.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Register

Top level modules:
	Register

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/inst_memory.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/inst_memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module inst_memory

Top level modules:
	inst_memory

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/branch.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/branch.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module branch

Top level modules:
	branch

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_IF.v {0 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_IF.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_IF
** Error: (vlog-13069) C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_IF.v(3): near "input": syntax error, unexpected input, expecting ')'.

} {4.0 5.0} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_MEM.v {0 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_MEM
** Error: (vlog-13069) C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_MEM.v(7): near "output": syntax error, unexpected output, expecting ')'.

} {4.0 5.0} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/branch_pipelined.v {0 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/branch_pipelined.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module branch
** Error: C:/Users/DanielJL/Documents/GitHub/ECE552Project/branch_pipelined.v(43): (vlog-2730) Undefined variable: 'branchReg'.

} {4.0 5.0} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/RED_tb.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/RED_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RED_tb

Top level modules:
	RED_tb

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v {0 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu
** Error: (vlog-13069) C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(26): near "?": syntax error, unexpected '?', expecting ')'.
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(54): (vlog-2388) 'pcBranch' already declared in this scope (cpu) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(16).
** Error: (vlog-13069) C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(81): near "ID": syntax error, unexpected IDENTIFIER, expecting ';'.
** Error: (vlog-13069) C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(195): near ")": syntax error, unexpected ')', expecting .* or '.'.
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(198): (vlog-2388) 'aluOut_MEM' already declared in this scope (cpu) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(184).
** Error: (vlog-13069) C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(246): near ")": syntax error, unexpected ')', expecting .* or '.'.
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(251): (vlog-2388) 'dataOut_WB' already declared in this scope (cpu) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(249).
** Error (suppressible): C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(272): (vlog-2388) 'wrDataIntermed' already declared in this scope (cpu) at C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(109).
** Error: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(272): (vlog-13311) 'wrDataIntermed' already declared in this scope ('cpu') with a type.
** Error: C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(278): (vlog-2730) Undefined variable: 'pcD'.
** Error: (vlog-13069) C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(296): near ";": syntax error, unexpected ';', expecting ')'.
** Error: (vlog-13069) C:/Users/DanielJL/Documents/GitHub/ECE552Project/cpu_pipelined.v(302): near ".": syntax error, unexpected '.', expecting ')'.

} {4.0 5.0 6.0 8.0 9.0 10.0 12.0 16.0} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/WriteDecoder_4_16.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/WriteDecoder_4_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module WriteDecoder_4_16

Top level modules:
	WriteDecoder_4_16

} {} {}} C:/Users/DanielJL/Documents/GitHub/ECE552Project/D-Flip-Flop.v {1 {vlog -work work -stats=none C:/Users/DanielJL/Documents/GitHub/ECE552Project/D-Flip-Flop.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dff

Top level modules:
	dff

} {} {}}
