Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Wed Jul 24 22:49:18 2024
| Host             : jeffhr running 64-bit major release  (build 9200)
| Command          : report_power -file pcileech_enigma_x1_top_power_routed.rpt -pb pcileech_enigma_x1_top_power_summary_routed.pb -rpx pcileech_enigma_x1_top_power_routed.rpx
| Design           : pcileech_enigma_x1_top
| Device           : xc7a75tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.533        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.427        |
| Device Static (W)        | 0.107        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.048 |       12 |       --- |             --- |
| Slice Logic              |     0.007 |    21757 |       --- |             --- |
|   LUT as Logic           |     0.006 |    10091 |     47200 |           21.38 |
|   CARRY4                 |    <0.001 |      414 |     15850 |            2.61 |
|   Register               |    <0.001 |     6797 |     94400 |            7.20 |
|   LUT as Distributed RAM |    <0.001 |     1608 |     19000 |            8.46 |
|   LUT as Shift Register  |    <0.001 |       11 |     19000 |            0.06 |
|   F7/F8 Muxes            |    <0.001 |      303 |     63400 |            0.48 |
|   Others                 |     0.000 |      669 |       --- |             --- |
| Signals                  |     0.013 |    18136 |       --- |             --- |
| Block RAM                |     0.049 |       94 |       105 |           89.52 |
| MMCM                     |     0.107 |        1 |         6 |           16.67 |
| I/O                      |     0.029 |       52 |       285 |           18.25 |
| GTP                      |     0.149 |        1 |       --- |             --- |
| Hard IPs                 |     0.025 |        1 |       --- |             --- |
|   PCIE                   |     0.025 |        1 |         1 |          100.00 |
| Static Power             |     0.107 |          |           |                 |
| Total                    |     0.533 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.170 |       0.152 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.078 |       0.060 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.012 |       0.008 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.006 |       0.004 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.068 |       0.067 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.062 |       0.059 |      0.003 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                                                   | Constraint (ns) |
+---------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0 | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0  |             4.0 |
| clk_125mhz_x0y0     | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                  |             8.0 |
| clk_250mhz_mux_x0y0 | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0  |             4.0 |
| clk_250mhz_x0y0     | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                  |             4.0 |
| mmcm_fb             | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                     |            10.0 |
| net_clk             | clk                                                                                                                      |            10.0 |
| net_ft601_clk       | ft601_clk                                                                                                                |            10.0 |
| pcie_sys_clk_p      | pcie_clk_p                                                                                                               |            10.0 |
| txoutclk_x0y0       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i_6 |            10.0 |
| userclk1            | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                    |            16.0 |
+---------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| pcileech_enigma_x1_top                   |     0.427 |
|   i_pcileech_com                         |     0.030 |
|     i_fifo_256_32_clk2_comtx             |     0.017 |
|       U0                                 |     0.017 |
|     i_fifo_32_32_clk2_comtx              |     0.007 |
|       U0                                 |     0.007 |
|     i_fifo_64_64_clk2_comrx              |     0.002 |
|       U0                                 |     0.002 |
|     i_pcileech_ft601                     |     0.002 |
|   i_pcileech_fifo                        |     0.018 |
|     i_fifo_cmd_tx                        |     0.003 |
|       U0                                 |     0.003 |
|     i_fifo_loop_tx                       |     0.003 |
|       U0                                 |     0.003 |
|     i_pcileech_mux                       |     0.008 |
|   i_pcileech_pcie_a7                     |     0.348 |
|     i_pcie_7x_0                          |     0.303 |
|       inst                               |     0.303 |
|     i_pcileech_pcie_cfg_a7               |     0.009 |
|       i_fifo_pcie_cfg_rx                 |     0.002 |
|       i_fifo_pcie_cfg_tx                 |     0.003 |
|     i_pcileech_pcie_tlp_a7               |     0.035 |
|       i_pcileech_tlps128_bar_controller  |     0.015 |
|       i_pcileech_tlps128_cfgspace_shadow |     0.005 |
|       i_pcileech_tlps128_dst_fifo        |     0.011 |
|       i_pcileech_tlps128_src_fifo        |     0.004 |
+------------------------------------------+-----------+


