#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb 15 19:50:24 2021
# Process ID: 2619750
# Current directory: /home/stud/nt92homu/Desktop/Task5
# Command line: vivado
# Log file: /home/stud/nt92homu/Desktop/Task5/vivado.log
# Journal file: /home/stud/nt92homu/Desktop/Task5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_v2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stud/nt92homu/echo2/adc/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/cad/xilinx/vitis/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 7316.262 ; gain = 32.254 ; free physical = 751 ; free virtual = 25748
update_compile_order -fileset sources_1
open_bd_design {/home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:debug_bridge:3.0 - debug_bridge_0
Adding component instance block -- xilinx.com:ip:debug_bridge:3.0 - debug_bridge_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- tu-darmstadt.de:user:ADC_Calib:1.0 - ADC_Calib_0
Successfully read diagram <design_1> from BD file </home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 7385.125 ; gain = 29.711 ; free physical = 546 ; free virtual = 25594
ipx::edit_ip_in_project -upgrade true -name ADC_Calib_v1_0_project -directory /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.tmp/ADC_Calib_v1_0_project /home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/cad/xilinx/vitis/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7389.125 ; gain = 2.000 ; free physical = 498 ; free virtual = 25549
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_v2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stud/nt92homu/echo2/adc/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/hdl/ADC_Calib_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/src/Clock_devider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/src/Clock_devider_half.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/src/a2d_interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/src/bit_weights_reg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/src/bit_weights_update.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/src/conv_res_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/src/delta_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/src/epsilon_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/src/sub2_sar_adc_calibration_engine.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/src/weighted_sum.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/hdl/ADC_Calib_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7391.125 ; gain = 4.000 ; free physical = 480 ; free virtual = 25532
update_compile_order -fileset sources_1
current_project ADC_Calib_With_AXI_Interface
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} CONFIG.PSU__MAXIGP1__DATA_WIDTH {128}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
current_project ADC_Calib_v1_0_project
current_project ADC_Calib_With_AXI_Interface
save_bd_design
Wrote  : </home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : </home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] design_1_zynq_ultra_ps_e_0_1: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/hw_handoff/design_1_debug_bridge_0_0.hwh
Generated Block Design Tcl file /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/hw_handoff/design_1_debug_bridge_0_0_bd.tcl
Generated Hardware Definition File /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/synth/design_1_debug_bridge_0_0.hwdef
Exporting to file /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/hw_handoff/design_1_debug_bridge_1_0.hwh
Generated Block Design Tcl file /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/hw_handoff/design_1_debug_bridge_1_0_bd.tcl
Generated Hardware Definition File /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/synth/design_1_debug_bridge_1_0.hwdef
Exporting to file /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_2/bd_0/hw_handoff/design_1_system_ila_0_2.hwh
Generated Block Design Tcl file /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_2/bd_0/hw_handoff/design_1_system_ila_0_2_bd.tcl
Generated Hardware Definition File /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_2/bd_0/synth/design_1_system_ila_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Feb 15 20:01:11 2021] Launched synth_1...
Run output will be captured here: /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.runs/synth_1/runme.log
[Mon Feb 15 20:01:11 2021] Launched impl_1...
Run output will be captured here: /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 7804.387 ; gain = 177.785 ; free physical = 252 ; free virtual = 25237
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:33:44
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:06 . Memory (MB): peak = 7804.387 ; gain = 0.000 ; free physical = 944 ; free virtual = 24115
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/localhost:2542
open_hw_target: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:21 . Memory (MB): peak = 7804.387 ; gain = 0.000 ; free physical = 524 ; free virtual = 23755
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/localhost:2542}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/localhost:2542
connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
connect_hw_server: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:05 . Memory (MB): peak = 8791.621 ; gain = 0.000 ; free physical = 308 ; free virtual = 22261
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/localhost:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/localhost:2542]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/localhost:2542
open_hw_target: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:17 . Memory (MB): peak = 8791.621 ; gain = 0.000 ; free physical = 2320 ; free virtual = 24299
current_hw_device [get_hw_devices debug_bridge_0]
refresh_hw_device [lindex [get_hw_devices debug_bridge_0] 0]
INFO: [Labtools 27-2302] Device debug_bridge (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:07 ; elapsed = 00:01:02 . Memory (MB): peak = 8794.590 ; gain = 2.969 ; free physical = 2288 ; free virtual = 24295
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices debug_bridge_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices debug_bridge_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Feb-15 20:21:29
run_hw_ila: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 8858.621 ; gain = 0.000 ; free physical = 2320 ; free virtual = 24261
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices debug_bridge_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 8858.621 ; gain = 0.000 ; free physical = 2315 ; free virtual = 24257
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices debug_bridge_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Feb-15 20:21:54
upload_hw_ila_data: Time (s): cpu = 00:00:15 ; elapsed = 00:02:09 . Memory (MB): peak = 8876.594 ; gain = 17.973 ; free physical = 2059 ; free virtual = 24239
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /home/stud/nt92homu/Desktop/Task5/vivado_pid2619750.debug)
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 00:17:42 2021...
