{
  "creator": "Yosys 0.7+365 (git sha1 4f31cb6, clang 3.8.0-2ubuntu4 -fPIC -Os)",
  "modules": {
    "pc": {
      "attributes": {
        "top": 1,
        "src": "pc.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "jmpAddr": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ]
        },
        "branch": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ijump": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "aluFlag": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "wPC": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "PC": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23 ]
        }
      },
      "cells": {
        "$add$pc.v:21$4": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 8,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 8
          },
          "attributes": {
            "src": "pc.v:21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16, 17, 18, 19, 20, 21, 22, 23 ],
            "B": [ "1" ],
            "Y": [ 24, 25, 26, 27, 28, 29, 30, 31 ]
          }
        },
        "$logic_and$pc.v:18$3": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "pc.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "B": [ 32 ],
            "Y": [ 33 ]
          }
        },
        "$logic_or$pc.v:18$2": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "pc.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 14 ],
            "Y": [ 32 ]
          }
        },
        "$procdff$14": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 8
          },
          "attributes": {
            "src": "pc.v:14"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 34, 35, 36, 37, 38, 39, 40, 41 ],
            "Q": [ 16, 17, 18, 19, 20, 21, 22, 23 ]
          }
        },
        "$procmux$12": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 8
          },
          "attributes": {
            "src": "pc.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 42, 43, 44, 45, 46, 47, 48, 49 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 34, 35, 36, 37, 38, 39, 40, 41 ]
          }
        },
        "$procmux$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 8
          },
          "attributes": {
            "src": "pc.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 24, 25, 26, 27, 28, 29, 30, 31 ],
            "B": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
            "S": [ 33 ],
            "Y": [ 50, 51, 52, 53, 54, 55, 56, 57 ]
          }
        },
        "$procmux$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 8
          },
          "attributes": {
            "src": "pc.v:17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16, 17, 18, 19, 20, 21, 22, 23 ],
            "B": [ 50, 51, 52, 53, 54, 55, 56, 57 ],
            "S": [ 15 ],
            "Y": [ 42, 43, 44, 45, 46, 47, 48, 49 ]
          }
        }
      },
      "netnames": {
        "$0\\PC[7:0]": {
          "hide_name": 1,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41 ],
          "attributes": {
            "src": "pc.v:14"
          }
        },
        "$add$pc.v:21$4_Y": {
          "hide_name": 1,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
          }
        },
        "$logic_and$pc.v:18$3_Y": {
          "hide_name": 1,
          "bits": [ 33 ],
          "attributes": {
            "src": "pc.v:18"
          }
        },
        "$logic_or$pc.v:18$2_Y": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
            "src": "pc.v:18"
          }
        },
        "$procmux$7_Y": {
          "hide_name": 1,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
          }
        },
        "$procmux$9_Y": {
          "hide_name": 1,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
          }
        },
        "PC": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23 ],
          "attributes": {
            "src": "pc.v:11"
          }
        },
        "aluFlag": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "pc.v:8"
          }
        },
        "branch": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "pc.v:6"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "pc.v:2"
          }
        },
        "ijump": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "pc.v:7"
          }
        },
        "jmpAddr": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "pc.v:4"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "pc.v:3"
          }
        },
        "wPC": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "pc.v:9"
          }
        }
      }
    }
  }
}
