// Seed: 3351434260
module module_0;
  assign module_4.type_29 = 0;
  assign module_1.id_0 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri id_0,
    output tri id_1
);
  assign id_1 = "" - -1;
  wor id_3;
  logic [7:0][1 : 1] id_4;
  assign id_3 = -1;
  assign id_3 = 1'h0;
  module_0 modCall_1 ();
endmodule
module module_3 ();
  wire id_1, id_2;
  module_0 modCall_1 ();
endmodule
module module_4 (
    output tri0 id_0,
    input wand void id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    output wand id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    input wand id_9,
    input uwire id_10,
    input supply0 id_11,
    input supply0 id_12,
    input tri id_13,
    output wand id_14,
    input tri0 id_15,
    input supply1 id_16,
    output tri1 id_17,
    id_20,
    input supply0 id_18
);
  assign id_14#((""), -1'h0) = -1 <-> id_10 - "";
  wand id_21 = 1;
  id_22(
      .id_0(-1), .id_1({id_1}), .id_2(id_4), .id_3(1)
  );
  module_0 modCall_1 ();
  assign id_0 = 1;
endmodule
