#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000028bed20 .scope module, "Stack" "Stack" 2 283;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 13 "q"
    .port_info 3 /INPUT 13 "d"
    .port_info 4 /INPUT 1 "push"
    .port_info 5 /INPUT 1 "pop"
    .port_info 6 /NODIR 0 "unnamed"
P_000000000288d290 .param/l "DEPTH" 0 2 293, +C4<00000000000000000000000000001000>;
P_000000000288d2c8 .param/l "WIDTH" 0 2 292, +C4<00000000000000000000000000001101>;
o00000000028bf478 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028b84f0_0 .net "clk", 0 0, o00000000028bf478;  0 drivers
o00000000028bf4a8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
v00000000028b8590_0 .net "d", 12 0, o00000000028bf4a8;  0 drivers
o00000000028bf4d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028b8130_0 .net "pop", 0 0, o00000000028bf4d8;  0 drivers
v00000000028b8db0_0 .var "ptr", 7 0;
o00000000028bf538 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028b8270_0 .net "push", 0 0, o00000000028bf538;  0 drivers
v00000000028b9850_0 .var "q", 12 0;
o00000000028bf598 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028b8770_0 .net "reset", 0 0, o00000000028bf598;  0 drivers
v00000000028b7af0 .array "stack", 255 0, 12 0;
E_00000000028b5e20 .event posedge, v00000000028b84f0_0;
S_00000000028328a0 .scope module, "test" "test" 3 2;
 .timescale 0 0;
L_00000000028916e0 .functor NOT 1, v0000000002910240_0, C4<0>, C4<0>, C4<0>;
L_0000000002891600 .functor NOT 1, v0000000002910d80_0, C4<0>, C4<0>, C4<0>;
L_0000000002891e50 .functor NOT 1, v00000000029102e0_0, C4<0>, C4<0>, C4<0>;
L_0000000002891ec0 .functor AND 1, v0000000002910d80_0, v00000000029102e0_0, C4<1>, C4<1>;
L_0000000002891bb0 .functor AND 1, L_0000000002891600, v00000000029102e0_0, C4<1>, C4<1>;
L_0000000002891d00 .functor AND 1, v0000000002910d80_0, L_0000000002891e50, C4<1>, C4<1>;
L_00000000028911a0 .functor AND 1, L_0000000002891600, L_0000000002891e50, C4<1>, C4<1>;
v0000000002911280_0 .net "addr_REG", 6 0, L_000000000291b810;  1 drivers
v0000000002911320_0 .net "aluResults", 0 0, L_0000000002891d00;  1 drivers
v0000000002910560_0 .net "alu_A", 7 0, v0000000002910060_0;  1 drivers
v0000000002910600_0 .net "alu_B", 7 0, L_0000000002891c20;  1 drivers
v00000000029113c0_0 .net "alu_C", 7 0, v0000000002911e60_0;  1 drivers
v00000000029107e0_0 .net "alu_Control", 3 0, v0000000002911dc0_0;  1 drivers
v0000000002910c40_0 .net "branch", 0 0, v0000000002911780_0;  1 drivers
v0000000002910ce0_0 .net "bus", 7 0, v00000000028b8a90_0;  1 drivers
v0000000002910d80_0 .var "clk", 0 0;
v0000000002910ec0_0 .net "clk2", 0 0, v00000000029102e0_0;  1 drivers
v00000000029110a0_0 .net "clk2_n", 0 0, L_0000000002891e50;  1 drivers
v0000000002911140_0 .net "clk3", 0 0, v0000000002910420_0;  1 drivers
v000000000291cad0_0 .net "clk_n", 0 0, L_0000000002891600;  1 drivers
v000000000291b6d0_0 .net "codigo", 1 0, L_000000000291b590;  1 drivers
v000000000291c170_0 .net "count_PC", 12 0, v0000000002911a00_0;  1 drivers
v000000000291c3f0_0 .net "dataFetch", 0 0, L_0000000002891bb0;  1 drivers
v000000000291c990_0 .net "enableRAM", 0 0, v00000000029115a0_0;  1 drivers
v000000000291c530_0 .net "enable_REG", 0 0, v0000000002910240_0;  1 drivers
v000000000291ccb0_0 .net "enable_W", 0 0, L_00000000028916e0;  1 drivers
v000000000291c350_0 .net "enablestak", 0 0, v0000000002911f00_0;  1 drivers
v000000000291c5d0_0 .net "flag", 0 0, v0000000002911460_0;  1 drivers
v000000000291b770_0 .net "instFetch", 0 0, L_0000000002891ec0;  1 drivers
v000000000291b310_0 .net "instruction", 13 0, v0000000002910100_0;  1 drivers
v000000000291c670_0 .net "literal", 7 0, L_000000000291b1d0;  1 drivers
v000000000291c490_0 .var "reset", 0 0;
v000000000291ba90_0 .net "salto", 10 0, v00000000029111e0_0;  1 drivers
v000000000291c710_0 .net "saveFiles", 0 0, L_00000000028911a0;  1 drivers
v000000000291bb30_0 .net "sel", 0 0, v0000000002910740_0;  1 drivers
L_0000000004240088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000291b9f0_0 .net "vdd", 0 0, L_0000000004240088;  1 drivers
v000000000291b270_0 .net "zero", 0 0, L_000000000291b3b0;  1 drivers
L_000000000291b810 .part v0000000002910100_0, 0, 7;
L_000000000291b590 .part v0000000002910100_0, 12, 2;
L_000000000291b1d0 .part v0000000002910100_0, 0, 8;
S_0000000002832a20 .scope module, "ALU1" "ALU" 3 29, 2 107 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "control"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /OUTPUT 8 "out"
    .port_info 5 /INPUT 2 "codigo"
    .port_info 6 /OUTPUT 1 "zero"
L_0000000002891c90 .functor BUFZ 1, L_000000000291b8b0, C4<0>, C4<0>, C4<0>;
L_0000000002891360 .functor BUFZ 1, L_000000000291c030, C4<0>, C4<0>, C4<0>;
v00000000028b8810_0 .net "A", 7 0, v0000000002910060_0;  alias, 1 drivers
v00000000028b7f50_0 .net "B", 7 0, v0000000002911e60_0;  alias, 1 drivers
v00000000028b8630_0 .net "RLF", 0 0, L_000000000291b8b0;  1 drivers
v00000000028b7c30_0 .net "RRF", 0 0, L_000000000291c030;  1 drivers
v00000000028b8950_0 .net *"_s11", 0 0, L_0000000002891c90;  1 drivers
v00000000028b90d0_0 .net *"_s16", 6 0, L_000000000291bbd0;  1 drivers
L_0000000004240160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b9170_0 .net *"_s18", 0 0, L_0000000004240160;  1 drivers
v00000000028b86d0_0 .net *"_s23", 0 0, L_0000000002891360;  1 drivers
v00000000028b8450_0 .net *"_s24", 31 0, L_000000000291b130;  1 drivers
L_00000000042401a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028b9030_0 .net *"_s27", 23 0, L_00000000042401a8;  1 drivers
L_00000000042401f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028b88b0_0 .net/2u *"_s28", 31 0, L_00000000042401f0;  1 drivers
v00000000028b93f0_0 .net *"_s4", 6 0, L_000000000291bf90;  1 drivers
L_0000000004240118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b9490_0 .net *"_s6", 0 0, L_0000000004240118;  1 drivers
v00000000028b89f0_0 .net "clk", 0 0, L_0000000002891d00;  alias, 1 drivers
v00000000028b9530_0 .net "codigo", 1 0, L_000000000291b590;  alias, 1 drivers
v00000000028b7cd0_0 .net "control", 3 0, v0000000002911dc0_0;  alias, 1 drivers
v00000000028b8a90_0 .var "out", 7 0;
RS_00000000028bfa18 .resolv tri, L_000000000291c7b0, L_000000000291b950;
v00000000028b8f90_0 .net8 "result1", 7 0, RS_00000000028bfa18;  2 drivers
RS_00000000028bfa48 .resolv tri, L_000000000291bc70, L_000000000291c850;
v00000000028b95d0_0 .net8 "result2", 7 0, RS_00000000028bfa48;  2 drivers
v00000000028b9670_0 .net "zero", 0 0, L_000000000291b3b0;  alias, 1 drivers
E_00000000028b6360 .event posedge, v00000000028b89f0_0;
L_000000000291b8b0 .part v0000000002911e60_0, 7, 1;
L_000000000291bf90 .part v0000000002911e60_0, 0, 7;
L_000000000291c7b0 .concat [ 1 7 0 0], L_0000000004240118, L_000000000291bf90;
L_000000000291b950 .part/pv L_0000000002891c90, 0, 1, 8;
L_000000000291c030 .part v0000000002911e60_0, 0, 1;
L_000000000291bbd0 .part v0000000002911e60_0, 1, 7;
L_000000000291bc70 .concat [ 7 1 0 0], L_000000000291bbd0, L_0000000004240160;
L_000000000291c850 .part/pv L_0000000002891360, 7, 1, 8;
L_000000000291b130 .concat [ 8 24 0 0], v00000000028b8a90_0, L_00000000042401a8;
L_000000000291b3b0 .cmp/eq 32, L_000000000291b130, L_00000000042401f0;
S_0000000002884f70 .scope module, "F_REG" "generalReg" 3 31, 2 78 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
L_0000000002891c20 .functor BUFZ 8, L_000000000291b630, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000028b8b30_0 .net *"_s0", 7 0, L_000000000291b630;  1 drivers
v00000000028b8bd0_0 .net *"_s2", 8 0, L_000000000291c8f0;  1 drivers
L_0000000004240238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028b7ff0_0 .net *"_s5", 1 0, L_0000000004240238;  1 drivers
v00000000028b8310_0 .net "address", 6 0, L_000000000291b810;  alias, 1 drivers
v00000000028b8c70_0 .net "clk", 0 0, L_00000000028911a0;  alias, 1 drivers
v00000000028b98f0_0 .net "enable", 0 0, v0000000002910240_0;  alias, 1 drivers
v00000000028b9710_0 .var/i "i", 31 0;
v00000000028b8d10_0 .net "in", 7 0, v00000000028b8a90_0;  alias, 1 drivers
v00000000028b8e50 .array "memory", 128 0, 7 0;
v00000000028b8ef0_0 .net "out", 7 0, L_0000000002891c20;  alias, 1 drivers
E_00000000028b4720 .event posedge, v00000000028b8c70_0;
L_000000000291b630 .array/port v00000000028b8e50, L_000000000291c8f0;
L_000000000291c8f0 .concat [ 7 2 0 0], L_000000000291b810, L_0000000004240238;
S_00000000028850f0 .scope module, "Instruction" "Inst_Memory" 3 27, 2 39 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 13 "address"
    .port_info 3 /OUTPUT 14 "out"
v00000000028b9990_0 .net "address", 12 0, v0000000002911a00_0;  alias, 1 drivers
v00000000028b7b90_0 .net "clk", 0 0, L_0000000002891ec0;  alias, 1 drivers
v00000000028ac860_0 .net "enable", 0 0, L_0000000004240088;  alias, 1 drivers
v0000000002911640 .array "memory", 8194 0, 13 0;
v0000000002910100_0 .var "out", 13 0;
E_00000000028b6560 .event posedge, v00000000028b7b90_0;
S_0000000002875030 .scope module, "MUX1" "MUX" 3 32, 2 253 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
    .port_info 3 /OUTPUT 8 "C"
v0000000002911aa0_0 .net "A", 7 0, L_0000000002891c20;  alias, 1 drivers
v0000000002911b40_0 .net "B", 7 0, L_000000000291b1d0;  alias, 1 drivers
v0000000002911e60_0 .var "C", 7 0;
v0000000002910880_0 .net "sel", 0 0, v0000000002910740_0;  alias, 1 drivers
E_00000000028b5720 .event edge, v0000000002911b40_0, v00000000028b8ef0_0;
S_00000000028751b0 .scope module, "MUX2" "MUX2" 3 33, 2 269 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero"
    .port_info 1 /INPUT 2 "codigo"
    .port_info 2 /INPUT 4 "alu_Control"
    .port_info 3 /OUTPUT 1 "flag"
v0000000002911d20_0 .net "alu_Control", 3 0, v0000000002911dc0_0;  alias, 1 drivers
v0000000002910b00_0 .net "codigo", 1 0, L_000000000291b590;  alias, 1 drivers
v0000000002911460_0 .var "flag", 0 0;
v0000000002911960_0 .net "zero", 0 0, L_000000000291b3b0;  alias, 1 drivers
E_00000000028b63a0 .event edge, v00000000028b7cd0_0;
S_0000000002890c00 .scope module, "Master" "Decoder" 3 28, 2 204 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "codigo"
    .port_info 1 /INPUT 14 "instruction"
    .port_info 2 /OUTPUT 4 "alu_Control"
    .port_info 3 /OUTPUT 1 "enable_REG"
    .port_info 4 /OUTPUT 1 "enable_W"
    .port_info 5 /OUTPUT 1 "enableRAM"
    .port_info 6 /OUTPUT 1 "sel"
    .port_info 7 /OUTPUT 11 "salto"
    .port_info 8 /OUTPUT 1 "enablestak"
    .port_info 9 /OUTPUT 1 "branch"
v0000000002911dc0_0 .var "alu_Control", 3 0;
v0000000002911780_0 .var "branch", 0 0;
v00000000029116e0_0 .net "codigo", 1 0, L_000000000291b590;  alias, 1 drivers
v00000000029115a0_0 .var "enableRAM", 0 0;
v0000000002910240_0 .var "enable_REG", 0 0;
v00000000029106a0_0 .net "enable_W", 0 0, L_00000000028916e0;  alias, 1 drivers
v0000000002911f00_0 .var "enablestak", 0 0;
v00000000029109c0_0 .net "instruction", 13 0, v0000000002910100_0;  alias, 1 drivers
v00000000029111e0_0 .var "salto", 10 0;
v0000000002910740_0 .var "sel", 0 0;
E_00000000028b65e0 .event edge, v0000000002910100_0;
S_0000000002890d80 .scope module, "PC" "Counter" 3 26, 2 1 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 13 "out"
    .port_info 3 /INPUT 11 "salto"
    .port_info 4 /INPUT 1 "enablestak"
    .port_info 5 /INPUT 1 "branch"
    .port_info 6 /INPUT 1 "flag"
v00000000029118c0_0 .net "branch", 0 0, v0000000002911780_0;  alias, 1 drivers
v0000000002911500_0 .net "clk", 0 0, L_0000000002891e50;  alias, 1 drivers
L_00000000042400d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002910e20_0 .net "complemento", 1 0, L_00000000042400d0;  1 drivers
v0000000002910920_0 .net "enablestak", 0 0, v0000000002911f00_0;  alias, 1 drivers
v0000000002911820_0 .net "flag", 0 0, v0000000002911460_0;  alias, 1 drivers
v0000000002911a00_0 .var "out", 12 0;
v0000000002910ba0_0 .net "reset", 0 0, v000000000291c490_0;  1 drivers
v0000000002911be0_0 .net "salto", 10 0, v00000000029111e0_0;  alias, 1 drivers
E_00000000028b5f60 .event posedge, v0000000002911500_0;
S_00000000028903f0 .scope module, "W_REG" "register" 3 30, 2 61 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 8 "in"
    .port_info 3 /OUTPUT 8 "out"
v0000000002910f60_0 .net "clk", 0 0, L_00000000028911a0;  alias, 1 drivers
v0000000002911c80_0 .net "enable", 0 0, L_00000000028916e0;  alias, 1 drivers
v00000000029101a0_0 .net "in", 7 0, v00000000028b8a90_0;  alias, 1 drivers
v0000000002910060_0 .var "out", 7 0;
S_0000000002890570 .scope module, "clock2" "half_Freq" 3 40, 2 177 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "out_clk"
v0000000002910a60_0 .net "clk", 0 0, v0000000002910d80_0;  1 drivers
v00000000029102e0_0 .var "out_clk", 0 0;
v0000000002911000_0 .net "rst", 0 0, v000000000291c490_0;  alias, 1 drivers
E_00000000028b60e0 .event posedge, v0000000002910a60_0;
S_000000000288dfe0 .scope module, "clock3" "half_Freq" 3 41, 2 177 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "out_clk"
v0000000002910380_0 .net "clk", 0 0, v00000000029102e0_0;  alias, 1 drivers
v0000000002910420_0 .var "out_clk", 0 0;
v00000000029104c0_0 .net "rst", 0 0, v000000000291c490_0;  alias, 1 drivers
E_00000000028b5e60 .event posedge, v00000000029102e0_0;
    .scope S_00000000028bed20;
T_0 ;
    %wait E_00000000028b5e20;
    %load/vec4 v00000000028b8770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028b8db0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000028b8270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000028b8db0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000028b8db0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000028b8130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000028b8db0_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000028b8db0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000028bed20;
T_1 ;
    %wait E_00000000028b5e20;
    %load/vec4 v00000000028b8270_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000028b8130_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.0, 9;
    %load/vec4 v00000000028b8270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000028b9850_0;
    %load/vec4 v00000000028b8db0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028b7af0, 0, 4;
T_1.2 ;
    %load/vec4 v00000000028b8db0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000028b7af0, 4;
    %assign/vec4 v00000000028b9850_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002890d80;
T_2 ;
    %wait E_00000000028b5f60;
    %load/vec4 v0000000002910ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002911a00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000029118c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000002910e20_0;
    %load/vec4 v0000000002911be0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002911a00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000002911820_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0000000002911a00_0;
    %addi 2, 0, 13;
    %assign/vec4 v0000000002911a00_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000000002911a00_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000002911a00_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002890d80;
T_3 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002911a00_0, 0;
    %end;
    .thread T_3;
    .scope S_00000000028850f0;
T_4 ;
    %wait E_00000000028b6560;
    %load/vec4 v00000000028ac860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000028b9990_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0000000002911640, 4;
    %assign/vec4 v0000000002910100_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000028850f0;
T_5 ;
    %vpi_call/w 2 55 "$readmemh", "memory.list", v0000000002911640 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000002890c00;
T_6 ;
    %wait E_00000000028b65e0;
    %load/vec4 v00000000029116e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000029109c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0000000002911dc0_0, 0;
    %load/vec4 v00000000029109c0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000002910240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000029115a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002910740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002911780_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000029116e0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000029115a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002910740_0, 0;
    %load/vec4 v00000000029109c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0000000002911dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002910240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002911780_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000029116e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000029115a0_0, 0;
    %load/vec4 v00000000029109c0_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v00000000029111e0_0, 0;
    %load/vec4 v00000000029109c0_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v0000000002911f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002910240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002911780_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000002832a20;
T_7 ;
    %wait E_00000000028b6360;
    %load/vec4 v00000000028b9530_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000028b7cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %jmp T_7.18;
T_7.2 ;
    %load/vec4 v00000000028b8810_0;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.4 ;
    %load/vec4 v00000000028b7f50_0;
    %load/vec4 v00000000028b8810_0;
    %sub;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.5 ;
    %load/vec4 v00000000028b7f50_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.6 ;
    %load/vec4 v00000000028b8810_0;
    %load/vec4 v00000000028b7f50_0;
    %or;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.7 ;
    %load/vec4 v00000000028b8810_0;
    %load/vec4 v00000000028b7f50_0;
    %and;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.8 ;
    %load/vec4 v00000000028b8810_0;
    %load/vec4 v00000000028b7f50_0;
    %xor;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.9 ;
    %load/vec4 v00000000028b8810_0;
    %load/vec4 v00000000028b7f50_0;
    %add;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.10 ;
    %load/vec4 v00000000028b7f50_0;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.11 ;
    %load/vec4 v00000000028b7f50_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.12 ;
    %load/vec4 v00000000028b7f50_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.13 ;
    %load/vec4 v00000000028b7f50_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.14 ;
    %load/vec4 v00000000028b8f90_0;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.15 ;
    %load/vec4 v00000000028b95d0_0;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.16 ;
    %load/vec4 v00000000028b7f50_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000000028b7f50_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v00000000028b7f50_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000028b9530_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.19, 4;
    %load/vec4 v00000000028b7cd0_0;
    %dup/vec4;
    %pushi/vec4 15, 1, 4;
    %cmp/x;
    %jmp/1 T_7.21, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_7.22, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_7.23, 4;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_7.24, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 4;
    %cmp/x;
    %jmp/1 T_7.25, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_7.26, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_7.27, 4;
    %jmp T_7.28;
T_7.21 ;
    %load/vec4 v00000000028b8810_0;
    %load/vec4 v00000000028b7f50_0;
    %add;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.28;
T_7.22 ;
    %load/vec4 v00000000028b8810_0;
    %load/vec4 v00000000028b7f50_0;
    %and;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.28;
T_7.23 ;
    %load/vec4 v00000000028b8810_0;
    %load/vec4 v00000000028b7f50_0;
    %or;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.28;
T_7.24 ;
    %load/vec4 v00000000028b7f50_0;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.28;
T_7.25 ;
    %load/vec4 v00000000028b7f50_0;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v00000000028b7f50_0;
    %load/vec4 v00000000028b8810_0;
    %sub;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v00000000028b8810_0;
    %load/vec4 v00000000028b7f50_0;
    %xor;
    %assign/vec4 v00000000028b8a90_0, 0;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v00000000028b9530_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.29, 4;
    %load/vec4 v00000000028b8810_0;
    %assign/vec4 v00000000028b8a90_0, 0;
T_7.29 ;
T_7.20 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000028903f0;
T_8 ;
    %wait E_00000000028b4720;
    %load/vec4 v0000000002911c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000029101a0_0;
    %assign/vec4 v0000000002910060_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000002884f70;
T_9 ;
    %wait E_00000000028b4720;
    %load/vec4 v00000000028b98f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000028b8d10_0;
    %load/vec4 v00000000028b8310_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028b8e50, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000002884f70;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028b9710_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000000028b9710_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v00000000028b9710_0;
    %pad/s 8;
    %ix/getv/s 4, v00000000028b9710_0;
    %store/vec4a v00000000028b8e50, 4, 0;
    %load/vec4 v00000000028b9710_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028b9710_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0000000002875030;
T_11 ;
    %wait E_00000000028b5720;
    %load/vec4 v0000000002910880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000002911aa0_0;
    %assign/vec4 v0000000002911e60_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000002911b40_0;
    %assign/vec4 v0000000002911e60_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000028751b0;
T_12 ;
    %wait E_00000000028b63a0;
    %load/vec4 v0000000002910b00_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002911960_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000002911d20_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002911d20_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002911460_0, 0;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002911460_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000002890570;
T_13 ;
    %wait E_00000000028b60e0;
    %load/vec4 v0000000002911000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000029102e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000029102e0_0;
    %inv;
    %assign/vec4 v00000000029102e0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000002890570;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000029102e0_0, 0;
    %end;
    .thread T_14;
    .scope S_000000000288dfe0;
T_15 ;
    %wait E_00000000028b5e60;
    %load/vec4 v00000000029104c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002910420_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000002910420_0;
    %inv;
    %assign/vec4 v0000000002910420_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000288dfe0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002910420_0, 0;
    %end;
    .thread T_16;
    .scope S_00000000028328a0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002910d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c490_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002910d80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002910d80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002910d80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002910d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c490_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_00000000028328a0;
T_18 ;
    %delay 300, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_00000000028328a0;
T_19 ;
    %vpi_call/w 3 64 "$display", "PC \011Inst \011W \011W  \011W " {0 0 0};
    %vpi_call/w 3 65 "$monitor", "%d \011%h \011%d \011%d \011%d ", v000000000291c170_0, v000000000291b310_0, v0000000002910560_0, v0000000002910600_0, v000000000291c5d0_0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000000028328a0;
T_20 ;
    %delay 5, 0;
    %load/vec4 v0000000002910d80_0;
    %nor/r;
    %store/vec4 v0000000002910d80_0, 0, 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./pruebas1.sv";
    "prueba.sv";
