# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "/tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/finn_design_wrapper.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
OPTRACE "synth_1" START { ROLLUP_AUTO }
set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
OPTRACE "Creating in-memory project" START { }
create_project -in_memory -part xc7z020clg400-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/vivadocompile/vivadocompile.cache/wt [current_project]
set_property parent.project_path /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/vivadocompile/vivadocompile.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_cache_permissions {read write} [current_project]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
read_verilog -library xil_defaultlib -sv {
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/swg_pkg.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_0_impl.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_1_impl.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_2_impl.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_3_impl.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_4_impl.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_5_impl.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_6_impl.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_7_impl.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/axi2we.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/dwc.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/dwc_axi.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/fmpadding.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/fmpadding_axi.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/memstream.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/memstream_axi.sv
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/swg_common.sv
}
read_verilog -library xil_defaultlib {
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_0_wrapper.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_1_wrapper.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_2_wrapper.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_3_wrapper.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_4_wrapper.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_5_wrapper.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_6_wrapper.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_7_wrapper.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/FMPadding_rtl_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/FMPadding_rtl_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/FMPadding_rtl_2.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/FMPadding_rtl_3.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/FMPadding_rtl_4.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/FMPadding_rtl_5.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/FMPadding_rtl_6.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/FMPadding_rtl_7.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_0_mul_8s_3ns_11_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_1_mul_8s_3ns_11_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_1_mux_83_27_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_2.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_2_mul_8s_3ns_11_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_2_mux_164_27_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_2_mux_42_16_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_2_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_mul_8s_3ns_11_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_mux_325_27_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_3_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_mul_8s_3ns_11_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_mux_566_27_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_4_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_mul_8s_3ns_11_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_mux_1047_27_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_5_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_mac_muladd_8s_3ns_12s_13_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_mac_muladd_8s_3ns_17s_17_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_mul_8s_3ns_11_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_mux_265_24_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_6_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_mul_8s_3ns_11_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_mux_566_27_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_7_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_mul_8s_3ns_11_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_mux_1047_27_1_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/MVAU_hls_8_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/Q_srl.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_0_StreamingDataWidthConverter_Batch_108u_27u_21632u_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_0_StreamingDataWidthConverter_Batch_12u_108u_194688u_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_0_fifo_w108_d2_S.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_0_flow_control_loop_pipe.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_0_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_1_StreamingDataWidthConverter_Batch_54u_27u_21632u_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_1_StreamingDataWidthConverter_Batch_6u_54u_194688u_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_1_fifo_w54_d2_S.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_1_flow_control_loop_pipe.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_1_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_2.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_2_StreamingDataWidthConverter_Batch_312u_24u_338u_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_2_StreamingDataWidthConverter_Batch_39u_312u_2704u_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_2_fifo_w312_d2_S.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_2_flow_control_loop_pipe.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_hls_2_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_10.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_11.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_12.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_13.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_14.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_15.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_16.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_17.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_18.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_2.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_3.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_4.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_5.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_6.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_7.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_8.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_9.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_10.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_11.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_12.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_13.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_14.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_16.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_17.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_18.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_19.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_2.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_20.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_21.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_23.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_25.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_26.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_27.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_28.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_30.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_32.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_33.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_34.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_36.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_38.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_39.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_4.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_40.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_41.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_42.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_44.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_46.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_47.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_48.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_5.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_50.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_52.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_6.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_7.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingFIFO_rtl_9.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_0_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_1_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_2.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_2_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_2_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_2_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_2_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_2_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_2_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_2_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_3.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_3_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_4.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/StreamingMaxPool_hls_4_regslice_both.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/axilite_if.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/axis_data_fifo_v2_0_vl_rfs.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/axis_infrastructure_v1_1_vl_rfs.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_0_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_1_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_2_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_3_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_4_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_5_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_6_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_7_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_FMPadding_rtl_0_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_FMPadding_rtl_1_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_FMPadding_rtl_2_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_FMPadding_rtl_3_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_FMPadding_rtl_4_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_FMPadding_rtl_5_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_FMPadding_rtl_6_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_FMPadding_rtl_7_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_1_wstrm_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_2_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_2_wstrm_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_3_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_3_wstrm_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_4_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_4_wstrm_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_5_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_5_wstrm_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_6_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_6_wstrm_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_7_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_7_wstrm_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_8_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_MVAU_hls_8_wstrm_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_hls_0_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_hls_1_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_hls_2_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_0_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_10_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_11_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_12_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_13_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_14_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_15_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_16_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_17_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_18_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_1_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_2_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_3_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_4_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_5_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_6_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_7_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_8_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_9_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_10_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_11_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_12_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_13_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_14_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_16_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_17_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_18_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_19_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_20_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_21_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_23_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_25_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_26_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_27_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_28_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_2_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_30_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_32_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_33_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_34_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_36_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_38_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_39_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_40_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_41_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_42_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_44_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_46_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_47_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_48_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_50_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_52_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_5_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_6_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_7_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_9_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_0_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_1_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_2_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_3_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_4_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_0.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_1.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_10.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_11.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_12.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_2.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_3.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_4.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_5.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_6.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_7.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_8.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_fifo_9.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/memstream_axi_wrapper.v
  /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_wrapper.v
}
OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_wrapper.xdc
set_property used_in_implementation false [get_files /tmp/finn_dev_root/synth_out_of_context_4mza9pi4/results_finn_design_wrapper/finn_design_wrapper.xdc]

set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top finn_design_wrapper -part xc7z020clg400-1 -directive PerformanceOptimized -retiming -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5 -mode out_of_context
OPTRACE "synth_design" END { }
if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
 send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
}


OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef finn_design_wrapper.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
create_report "synth_1_synth_report_utilization_0" "report_utilization -file finn_design_wrapper_utilization_synth.rpt -pb finn_design_wrapper_utilization_synth.pb"
OPTRACE "synth reports" END { }
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "synth_1" END { }
