{
    "DLTS_params": {
        "t1": "93.7",
        "t2": "102.5",
        "t3": "113.0",
        "t4": "125.8",
        "inter": "6480000.0",
        "Ed_a": "0.2"
    },
    "Title": "Metal Impurities in Silicon-Device Fabrication",
    "Measurement technique": "review, DLTS",
    "Comments": "Taken from table 1 in the appendix. The table only provides the majority carrier capture cross section. The majority carrier has been estimated from the position of the defect level. e.g. if higher than the intrinsic level, it is assume the majority carrier was electrons.",
    "DOI": "10.1007/978-3-642-57121-3",
    "Measured parameters": {
        "E<sub>d,a</sub>": "Ev+0.2",
        "&#963;<sub>h,a</sub>": "1.1e-15"
    },
    "github_link": "https://github.com/MK8J/semiconductorDefects/blob/master/database/Si/Fe/FeAl_i-s_d.srh"
}