[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~InActSRAMCommon|InActSRAMCommon>io_debugIO_currentData",
    "sources":[
      "~InActSRAMCommon|InActSRAMCommon>io_ctrlPath_writeOrRead",
      "~InActSRAMCommon|InActSRAMCommon>io_dataPath_inIOs_data_bits"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~InActSRAMCommon|InActSRAMCommon>io_dataPath_inIOs_data_ready",
    "sources":[
      "~InActSRAMCommon|InActSRAMCommon>io_dataPath_inIOs_data_valid",
      "~InActSRAMCommon|InActSRAMCommon>io_ctrlPath_doEn",
      "~InActSRAMCommon|InActSRAMCommon>io_ctrlPath_writeOrRead"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~InActSRAMCommon|InActSRAMCommon>io_debugIO_doReadWire",
    "sources":[
      "~InActSRAMCommon|InActSRAMCommon>io_dataPath_outIOs_data_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~InActSRAMCommon|InActSRAMCommon>io_debugIO_idxInc",
    "sources":[
      "~InActSRAMCommon|InActSRAMCommon>io_ctrlPath_writeOrRead",
      "~InActSRAMCommon|InActSRAMCommon>io_dataPath_inIOs_data_valid",
      "~InActSRAMCommon|InActSRAMCommon>io_dataPath_outIOs_data_ready",
      "~InActSRAMCommon|InActSRAMCommon>io_ctrlPath_doEn"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~InActSRAMCommon|InActSRAMCommon>io_ctrlPath_done",
    "sources":[
      "~InActSRAMCommon|InActSRAMCommon>io_ctrlPath_writeOrRead"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"test_run_dir/test_the_spec_of_GLB_Cluster_should_work_well_on_InActSRAMCommon"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"InActSRAMCommon"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/test_the_spec_of_GLB_Cluster_should_work_well_on_InActSRAMCommon"
  }
]