{
  "id": "gl_packet-beta_00412",
  "source": "gitlab",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/docs/markdown/assets/RTLAmba/arbiter_monbus_common.mmd",
  "source_note": "collected_from_github_additional",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "packet-beta",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart LR\n    subgraph Inputs[\"N Monitor Sources\"]\n        SRC0[\"Source 0\\nvalid, packet\"]\n        SRC1[\"Source 1\\nvalid, packet\"]\n        SRCN[\"Source N-1\\nvalid, packet\"]\n    end\n\n    subgraph arbiter_monbus_common[\"arbiter_monbus_common\"]\n        subgraph Interface[\"Input Interface\"]\n            IF[\"Collect requests\\nand packet data\"]\n        end\n\n        subgraph Arbiter[\"Arbitration\"]\n            ARB[\"Round-robin or\\nweighted selection\"]\n        end\n\n        subgraph Output_Stage[\"Output Stage\"]\n            OUT[\"Mux selected packet\\nGenerate grant signals\"]\n        end\n    end\n\n    subgraph Outputs[\"Combined Output\"]\n        READY[\"ready[N-1:0]\"]\n        VALID[\"out_valid\"]\n        PKT[\"out_packet[63:0]\"]\n    end\n\n    SRC0 --> Interface\n    SRC1 --> Interface\n    SRCN --> Interface\n    Interface --> Arbiter\n    Arbiter --> Output_Stage\n    Output_Stage --> READY\n    Output_Stage --> VALID\n    Output_Stage --> PKT\n",
  "content_size": 1008,
  "collected_at": "2026-02-06T14:09:11.682256",
  "compilation_status": "failed",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z",
  "compilation_error": "[WinError 2] 系统找不到指定的文件。"
}