---
layout: default
title: 3D NAND Flash Memory
---

---

# ğŸ—‚ï¸ 3D NAND Flash Memory | 3D NANDãƒ•ãƒ©ãƒƒã‚·ãƒ¥ãƒ¡ãƒ¢ãƒª

---

## ğŸ“˜ Overview | æ¦‚è¦

3D NAND is a flash memory technology that achieves **non-volatility, high capacity, and cost efficiency**.  
3D NANDã¯ã€**ä¸æ®ç™ºãƒ»å¤§å®¹é‡ãƒ»ã‚³ã‚¹ãƒˆåŠ¹ç‡**ã‚’å®Ÿç¾ã—ãŸãƒ•ãƒ©ãƒƒã‚·ãƒ¥ãƒ¡ãƒ¢ãƒªæŠ€è¡“ã§ã™ã€‚

While 2D NAND (planar) faced challenges such as **scaling limits and reliability degradation**,  
the 3D structure stacks memory cells **vertically** to continue capacity improvements.  
å¾“æ¥ã®2D NANDï¼ˆå¹³é¢æ§‹é€ ï¼‰ã§ã¯**å¾®ç´°åŒ–é™ç•Œã‚„ä¿¡é ¼æ€§åŠ£åŒ–**ãŒå•é¡ŒåŒ–ã—ãŸãŸã‚ã€  
ã‚»ãƒ«ã‚’**å‚ç›´æ–¹å‘ã«ç©å±¤ï¼ˆ3Dæ§‹é€ ï¼‰**ã™ã‚‹ã“ã¨ã§ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ãŒç¶™ç¶šã•ã‚Œã¦ã„ã¾ã™ã€‚

- Widely used in SSDs, eMMC, UFS, and other **storage devices**  
- é›»æºã‚ªãƒ•ã§ã‚‚ãƒ‡ãƒ¼ã‚¿ã‚’ä¿æŒã—ã€**é•·æœŸä¿å­˜ãŒå¯èƒ½**  
- Large capacities are achieved by **storing multiple bits per cell (TLC/QLC)**  
  **1ã‚»ãƒ«ã§è¤‡æ•°ãƒ“ãƒƒãƒˆè¨˜æ†¶ï¼ˆTLC/QLCï¼‰**ã‚’å®Ÿç¾

---

## ğŸ§± Structure and Evolution | æ§‹é€ ã¨é€²åŒ–

```mermaid
flowchart TB
    Controller[Controller<br>ã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©<br>ECC, wear-leveling, I/F control]
    CellArray[Cell Array (3D Stacked)<br>ã‚»ãƒ«ã‚¢ãƒ¬ã‚¤ï¼ˆå‚ç›´ç©å±¤ï¼‰<br>64 â†’ 500+ layers]

    Controller --> CellArray
```

### ğŸ” Key Elements | åŸºæœ¬æ§‹é€ ã¨æŠ€è¡“è¦ç´ 

| Element è¦ç´  | Description èª¬æ˜ |
|--------------|------------------|
| Charge Trap / Floating Gate | Stores data via trapped charge (non-volatile) <br> é›»è·ã‚’çµ¶ç¸å±¤ã«é–‰ã˜è¾¼ã‚ã¦ãƒ‡ãƒ¼ã‚¿ã‚’ä¿æŒ |
| TLC / QLC | Triple-/Quad-Level Cell (3 or 4 bits per cell) <br> 1ã‚»ãƒ«ã§3ã€œ4ãƒ“ãƒƒãƒˆè¨˜æ†¶ |
| Page / Block / Die | Hierarchical access units <br> éšå±¤çš„ãªå˜ä½ã§èª­ã¿æ›¸ããƒ»æ¶ˆå»ã‚’ç®¡ç† |

---

## ğŸ“Š Memory Comparison | ãƒ¡ãƒ¢ãƒªæ¯”è¼ƒ

| Feature ç‰¹æ€§ | 3D NAND | MRAM | SRAM | DRAM |
|---------------|---------|------|------|------|
| Non-volatility ä¸æ®ç™ºæ€§ | â— | â— | Ã— | Ã— |
| Endurance æ›¸æ›å›æ•° | â–³ (10â´â€“10âµ) | â— (10Â¹âµ+) | â— | â— |
| Write Speed æ›¸æ›é€Ÿåº¦ | Ã— (Âµsâ€“ms) | â— | â— | â—‹ |
| Capacity å®¹é‡ | â— (TB-scale) | â—‹ | â–³ | â— |
| Area Efficiency é¢ç©åŠ¹ç‡ | â— (3D stacked) | â–³ | â–³ | â— |

---

## ğŸ§­ SoC Integration | SoCè¨­è¨ˆã¨ã®é–¢ä¿‚

| Item é …ç›® | Details å†…å®¹ |
|-----------|--------------|
| Connection æ¥ç¶šæ–¹å¼ | Typically external (eMMC, UFS, NVMe) |
| Role å½¹å‰² | Stores boot code, logs, data |
| Control åˆ¶å¾¡æŠ€è¡“ | Requires ECC (LDPC, etc.), wear-leveling, caching |
| Filesystem | Co-design with software (FTL required) <br> ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢é€£æºãŒé‡è¦ |

---

## ğŸ“Œ Hierarchy and Design Aspects | éšå±¤æ§‹æˆã¨è¨­è¨ˆè¦³ç‚¹

| Level éšå±¤ | Description æ¦‚è¦ |
|------------|-----------------|
| Cell | Stores 1â€“4 bits using trapped charge |
| Page | Minimum write unit (2â€“16KB) |
| Block | Erase unit (multiple pages) |
| Die / Channel | Physical chip structure (controls blocks) |

> ğŸ’¡ NAND erases in **block units**, requiring **copy and relocation**.  
> This makes the **controller (FTL: Flash Translation Layer)** crucial for performance and endurance.  
> NANDã¯**ãƒ–ãƒ­ãƒƒã‚¯å˜ä½ã§ã®æ¶ˆå»**ãŒå¿…è¦ã§ã‚ã‚Šã€**æ›¸ãæ›ãˆã®ãŸã³ã«ã‚³ãƒ”ãƒ¼ï¼†å†é…ç½®ãŒç™ºç”Ÿ**ã€‚  
> **ã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©è¨­è¨ˆï¼ˆFTLï¼‰**ãŒæ€§èƒ½ãƒ»å¯¿å‘½ã«å¤§ããå½±éŸ¿ã—ã¾ã™ã€‚

---

## âš ï¸ Design Considerations | è¨­è¨ˆãƒ»ä½¿ç”¨ä¸Šã®æ³¨æ„ç‚¹

| Issue èª²é¡Œ | Details å†…å®¹ |
|------------|--------------|
| Endurance æ›¸æ›ãˆå¯¿å‘½ | TLC/QLC typically limited to 1Kâ€“100K writes |
| Retention åŠ£åŒ– | Data loss due to charge leakage over time/temperature |
| Read Disturb èª­ã¿å‡ºã—å¹²æ¸‰ | Inter-cell interference during frequent reads |
| ECC èª¤ã‚Šè¨‚æ­£ | Trade-off between correction strength and latency |

---

## ğŸ“š Educational Value | æ•™æçš„æ„ç¾©

- Illustrates **co-design between memory, controller, and software**  
- Demonstrates **trade-offs in capacity, speed, endurance**  
- Connects to **storage protocols and lifetime evaluation**

---

## ğŸ”— Related Chapters | é–¢é€£ç« 

- [mram.md](./mram.md)ï¼šComparison with MRAM  
- [Chapter 6: Testing & Packaging](../chapter6_test_and_package/)ï¼šReliability testing (temperature, aging)  
- [Applied Chapter 7: Automation & Verification](../d_chapter7_automation_and_verification/)ï¼šWrite wear and storage test automation

---

ğŸ˜ [Applied Chapter 1: Memory Technologiesï½œå¿œç”¨ç·¨ ç¬¬1ç« ï¼šãƒ¡ãƒ¢ãƒªæŠ€è¡“](../d_chapter1_memory_technologies/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
