m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation
vavalon_mm_master
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1622645847
!i10b 1
!s100 ?RGHbm1hIdkV`kRQY`nb71
IEE`R9C@E3^iKhZ8DNz`]22
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 avalon_mm_master_sv_unit
S1
R0
Z4 w1622645809
8../../AvalonRiscV_QSYS_tb/simulation/submodules/avalon_mm_master.sv
F../../AvalonRiscV_QSYS_tb/simulation/submodules/avalon_mm_master.sv
L0 9
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1622645847.000000
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/avalon_mm_master.sv|
!s90 -reportprogress|300|-sv|../../AvalonRiscV_QSYS_tb/simulation/submodules/avalon_mm_master.sv|-L|altera_common_sv_packages|-work|MasterUART|
!i113 1
Z7 o-sv -L altera_common_sv_packages -work MasterUART
Z8 tCvgOpt 0
vavalon_UART
R1
Z9 !s110 1622645846
!i10b 1
!s100 HO39:;A0JSPODRlUkNJd?0
I8@fc>_]GKVL3A0k7TCDK12
R3
!s105 avalon_UART_sv_unit
S1
R0
R4
8../../AvalonRiscV_QSYS_tb/simulation/submodules/avalon_UART.sv
F../../AvalonRiscV_QSYS_tb/simulation/submodules/avalon_UART.sv
L0 1
R5
r1
!s85 0
31
Z10 !s108 1622645846.000000
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/avalon_UART.sv|
!s90 -reportprogress|300|-sv|../../AvalonRiscV_QSYS_tb/simulation/submodules/avalon_UART.sv|-L|altera_common_sv_packages|-work|MasterUART|
!i113 1
R7
R8
navalon_@u@a@r@t
vUART
R1
R9
!i10b 1
!s100 COgTiLCT`Q=g@7QQR=5AI3
IKPKolG6`;zj9`fh`;kII52
R3
!s105 UART_sv_unit
S1
R0
R4
8../../AvalonRiscV_QSYS_tb/simulation/submodules/UART.sv
F../../AvalonRiscV_QSYS_tb/simulation/submodules/UART.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/UART.sv|
!s90 -reportprogress|300|-sv|../../AvalonRiscV_QSYS_tb/simulation/submodules/UART.sv|-L|altera_common_sv_packages|-work|MasterUART|
!i113 1
R7
R8
n@u@a@r@t
vuart_rx
R1
R2
!i10b 1
!s100 84FQWa8Gf^RMG7UUZ;QzA3
I?P3^A[K[>@XjE?3[PC2Ya2
R3
!s105 uart_rx_sv_unit
S1
R0
R4
8../../AvalonRiscV_QSYS_tb/simulation/submodules/uart_rx.sv
F../../AvalonRiscV_QSYS_tb/simulation/submodules/uart_rx.sv
Z11 L0 14
R5
r1
!s85 0
31
R6
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/uart_rx.sv|
!s90 -reportprogress|300|-sv|../../AvalonRiscV_QSYS_tb/simulation/submodules/uart_rx.sv|-L|altera_common_sv_packages|-work|MasterUART|
!i113 1
R7
R8
vuart_tx
R1
R2
!i10b 1
!s100 0JIcGT<=3Rm8YKjWjhkUI3
I323?>a4e6cnP?Xb=2TFV_3
R3
!s105 uart_tx_sv_unit
S1
R0
R4
8../../AvalonRiscV_QSYS_tb/simulation/submodules/uart_tx.sv
F../../AvalonRiscV_QSYS_tb/simulation/submodules/uart_tx.sv
R11
R5
r1
!s85 0
31
R6
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/uart_tx.sv|
!s90 -reportprogress|300|-sv|../../AvalonRiscV_QSYS_tb/simulation/submodules/uart_tx.sv|-L|altera_common_sv_packages|-work|MasterUART|
!i113 1
R7
R8
