<HTML><HEAD><META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter"><script language="JavaScript" src="frametest.js"></script><TITLE> Processor module </TITLE></HEAD><BODY BGCOLOR="#ffffff"><a name="top"></a><!-- start of banner --><!--#include virtual="/includes/framesetheader" --><!-- end of banner --><!-- start of path --><table border="0" cellpadding="0" cellspacing="2" width="432">		<tr>	<td scope="row"><font face="Geneva,Helvetica,Arial" size="1">	<b>PATH<img src="../../../images/space.gif" width="6" height="12"></b><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Documentation</a> &gt; <!-- a href="" target="_top" -->Hardware<!-- /a --> 	<b>&gt;</b> Original iMac Developer Note		</font></td>	</tr>	</table><br><!-- end of path --><DIV><!-- top navigation --><P><A HREF="iMac.8.html"><img src="images/up.gif" border="0" alt="Up"></A> <A HREF="iMac.8.html"><img src="images/previous.gif" border="0" alt="Previous"></A> <A HREF="iMac.a.html"><img src="images/next.gif" border="0" alt="Next"></A> <!-- insert Show/Hide frames --><a href="javascript:testFrame()"><script><!--document.write(frameLink);//--></script><!-- end Show/Hide frames --></a></div><!-- end top navigation --><hr><H1 CLASS="H1.Heading1"><A NAME="pgfId=3296"> </A>Processor module <A NAME="marker=3295"> </A></H1><P CLASS="T1.Text1"><A NAME="pgfId=3298"> </A>The processor module contains the high-speed components: <A NAME="marker=3297"> </A></P><UL><LI CLASS="B1.Bullet1"><A NAME="pgfId=3299"> </A>G3 microprocessor</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3300"> </A>512&nbsp;KB backside cache memory</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3301"> </A>main memory (minimum of 32&nbsp;MB)</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3303"> </A>system ROM (1&nbsp;MB)</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3304"> </A>memory controller and the PCI bus bridge IC </LI></UL><P CLASS="T1.Text1"><A NAME="pgfId=3305"> </A>The devices on the processor module communicate with the main logic board by way of the PCI bus. </P><P CLASS="T1.Text1"><A NAME="pgfId=3306"> </A>This section includes a description of the microprocessor, the backside cache, and the memory controller IC. For a description of the SO-DIMMs that contain the main memory, please see Chapter 4, &quot;Expansion.&quot; </P><DIV><H2 CLASS="H2nb.Heading2"><A NAME="pgfId=3309"> </A><A NAME="27177"> </A>G3 Microprocessor<A NAME="marker=3308"> </A></H2><P CLASS="T1.Text1"><A NAME="pgfId=3310"> </A>The latest family of PowerPC microprocessor designs is called &quot;G3,&quot; for &quot;generation three.&quot; The G3 microprocessors have several features that contribute to improved performance, including:</P><UL><LI CLASS="B1.Bullet1"><A NAME="pgfId=3311"> </A>larger on-chip (L1) caches, 32&nbsp;KB each for instruction cache and data cache</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3312"> </A>a built-in cache controller and cache tag RAM for the second level (L2) cache</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3313"> </A>a separate backside bus for the L2 cache, providing faster clock speed and overlapped bus transactions</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3314"> </A>a microprocessor core optimized for Mac OS applications</LI></UL><P CLASS="T1.Text1"><A NAME="pgfId=3315"> </A>The G3 microprocessor in the iMac runs at a clock speed of 233&nbsp;MHz. </P></DIV><DIV><H2 CLASS="H2nb.Heading2"><A NAME="pgfId=3319"> </A><A NAME="29107"> </A>Backside Cache<A NAME="marker=3317"> </A><A NAME="marker=3318"> </A></H2><P CLASS="T1.Text1"><A NAME="pgfId=3320"> </A>The controller and tag storage for the backside cache are built into the microprocessor chip. The cache controller includes bus management and control hardware that allows the cache to run at a sub-multiple of the processor's clock speed, rather than at the clock speed of the main system bus. In the iMac, the clock speed of the backside cache is half that of the microprocessor. </P><P CLASS="T1.Text1"><A NAME="pgfId=3321"> </A>The data storage for the backside L2 cache consists of 512&nbsp;KB of fast static RAM on the processor module. </P></DIV><DIV><H2 CLASS="H2nb.Heading2"><A NAME="pgfId=3323"> </A>Memory Controller and PCI Bridge<A NAME="marker=3322"> </A></H2><P CLASS="T1.Text1"><A NAME="pgfId=3324"> </A>The memory controller and PCI bus bridge IC is a Motorola MPC106, also called Grackle. The Grackle IC provides the bus bridge between the processor bus used on the processor module and the PCI bus used for the ICs on the main logic board. The Grackle IC also contains the memory controller for the main memory. <A NAME="marker=3325"> </A></P><P CLASS="T1.Text1"><A NAME="pgfId=3326"> </A>The main memory bus runs at a clock speed of 66.67&nbsp;MHz. The internal PCI bus runs at 33.33 MHz. To enhance performance, the Grackle IC supports concurrent transactions on the main memory bus and the PCI bus. </P><P CLASS="T1.Text1"><A NAME="pgfId=3327"> </A>Information about the Grackle IC is available on the World Wide Web at</P><P CLASS="T1.Text1"><A NAME="pgfId=3328"> </A><a href="http://www.mot.com/SPS/PowerPC/products/semiconductor/support_chips/106.html" target="_top">http://www.mot.com/SPS/PowerPC/products/semiconductor/support_chips/106.html</a><A NAME="marker=3329"> </A></P></DIV><HR>\xA9 1998 Apple Computer, Inc. <P><A HREF="iMac.8.html"><img src="images/up.gif" border="0" alt="Up"></A> <A HREF="iMac.8.html"><img src="images/previous.gif" border="0" alt="Previous"></A> <A HREF="iMac.a.html"><img src="images/next.gif" border="0" alt="Next"></A>  <!-- insert Show/Hide frames --><a href="javascript:testFrame()"><script><!-- document.write(frameLink);//--></script><!-- end Show/Hide frames --></a></P> <!-- start of footer --><!--#include virtual="/includes/framesetfooter" --><!-- end of footer --></body></HTML>