<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `abyss/src/x86_64/mod.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>mod.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-1f7d512b176f0f72.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Bold-124a1ca42af929b6.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-94f503864730768f.css" id="mainThemeStyle"><link rel="stylesheet" id="themeStyle" href="../../../static.files/light-4743e13df3dfe8c4.css"><link rel="stylesheet" disabled href="../../../static.files/dark-0e1b889528bd466b.css"><link rel="stylesheet" disabled href="../../../static.files/ayu-65289d5d067c7c66.css"><script id="default-settings" ></script><script src="../../../static.files/storage-d43fa987303ecbbb.js"></script><script defer src="../../../static.files/source-script-ea63cb6500f71309.js"></script><script defer src="../../../source-files.js"></script><script defer src="../../../static.files/main-4a084badb5778746.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><nav class="sub"><a class="sub-logo-container" href="../../../abyss/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-5ec35bf9ca753509.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a>
<a href="#218" id="218">218</a>
<a href="#219" id="219">219</a>
<a href="#220" id="220">220</a>
<a href="#221" id="221">221</a>
<a href="#222" id="222">222</a>
<a href="#223" id="223">223</a>
<a href="#224" id="224">224</a>
<a href="#225" id="225">225</a>
<a href="#226" id="226">226</a>
<a href="#227" id="227">227</a>
<a href="#228" id="228">228</a>
<a href="#229" id="229">229</a>
<a href="#230" id="230">230</a>
<a href="#231" id="231">231</a>
<a href="#232" id="232">232</a>
<a href="#233" id="233">233</a>
<a href="#234" id="234">234</a>
<a href="#235" id="235">235</a>
<a href="#236" id="236">236</a>
<a href="#237" id="237">237</a>
<a href="#238" id="238">238</a>
<a href="#239" id="239">239</a>
<a href="#240" id="240">240</a>
<a href="#241" id="241">241</a>
<a href="#242" id="242">242</a>
<a href="#243" id="243">243</a>
<a href="#244" id="244">244</a>
<a href="#245" id="245">245</a>
<a href="#246" id="246">246</a>
<a href="#247" id="247">247</a>
<a href="#248" id="248">248</a>
<a href="#249" id="249">249</a>
<a href="#250" id="250">250</a>
<a href="#251" id="251">251</a>
<a href="#252" id="252">252</a>
<a href="#253" id="253">253</a>
<a href="#254" id="254">254</a>
<a href="#255" id="255">255</a>
<a href="#256" id="256">256</a>
<a href="#257" id="257">257</a>
<a href="#258" id="258">258</a>
<a href="#259" id="259">259</a>
<a href="#260" id="260">260</a>
<a href="#261" id="261">261</a>
<a href="#262" id="262">262</a>
<a href="#263" id="263">263</a>
<a href="#264" id="264">264</a>
<a href="#265" id="265">265</a>
<a href="#266" id="266">266</a>
<a href="#267" id="267">267</a>
<a href="#268" id="268">268</a>
<a href="#269" id="269">269</a>
<a href="#270" id="270">270</a>
<a href="#271" id="271">271</a>
<a href="#272" id="272">272</a>
<a href="#273" id="273">273</a>
<a href="#274" id="274">274</a>
<a href="#275" id="275">275</a>
<a href="#276" id="276">276</a>
<a href="#277" id="277">277</a>
<a href="#278" id="278">278</a>
<a href="#279" id="279">279</a>
<a href="#280" id="280">280</a>
<a href="#281" id="281">281</a>
<a href="#282" id="282">282</a>
<a href="#283" id="283">283</a>
<a href="#284" id="284">284</a>
<a href="#285" id="285">285</a>
<a href="#286" id="286">286</a>
<a href="#287" id="287">287</a>
<a href="#288" id="288">288</a>
<a href="#289" id="289">289</a>
<a href="#290" id="290">290</a>
<a href="#291" id="291">291</a>
<a href="#292" id="292">292</a>
<a href="#293" id="293">293</a>
<a href="#294" id="294">294</a>
<a href="#295" id="295">295</a>
<a href="#296" id="296">296</a>
<a href="#297" id="297">297</a>
<a href="#298" id="298">298</a>
<a href="#299" id="299">299</a>
<a href="#300" id="300">300</a>
<a href="#301" id="301">301</a>
<a href="#302" id="302">302</a>
<a href="#303" id="303">303</a>
<a href="#304" id="304">304</a>
<a href="#305" id="305">305</a>
<a href="#306" id="306">306</a>
<a href="#307" id="307">307</a>
<a href="#308" id="308">308</a>
<a href="#309" id="309">309</a>
<a href="#310" id="310">310</a>
<a href="#311" id="311">311</a>
<a href="#312" id="312">312</a>
</pre><pre class="rust"><code><span class="doccomment">//! x86_64 specific

</span><span class="kw">pub mod </span>interrupt;
<span class="kw">pub mod </span>intrinsics;
<span class="kw">pub mod </span>msr;
<span class="kw">pub mod </span>pio;
<span class="kw">pub mod </span>segmentation;
<span class="kw">pub mod </span>table;
<span class="kw">pub mod </span>tss;

<span class="kw">use </span>core::arch::asm;

<span class="doccomment">/// Privilege Levels.
</span><span class="attr">#[derive(Copy, Clone, Debug, Eq, PartialEq)]
</span><span class="kw">pub enum </span>PrivilegeLevel {
    Ring0 = <span class="number">0</span>,
    Ring1 = <span class="number">1</span>,
    Ring2 = <span class="number">2</span>,
    Ring3 = <span class="number">3</span>,
}

<span class="macro">bitflags::bitflags! </span>{
    <span class="doccomment">/// rflags.
    </span><span class="attr">#[repr(transparent)]
    </span><span class="kw">pub struct </span>Rflags: u64 {
        <span class="doccomment">/// Carry Flag
        </span><span class="kw">const </span>CF = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="doccomment">/// Must be 1.
        </span><span class="kw">const </span>_1 = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="doccomment">/// Parity Flag
        </span><span class="kw">const </span>PF = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
        <span class="doccomment">/// Adjust Flag
        </span><span class="kw">const </span>AF = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="doccomment">/// Zero Flag
        </span><span class="kw">const </span>ZF = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
        <span class="doccomment">/// Sign Flag
        </span><span class="kw">const </span>SF = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
        <span class="doccomment">/// Trap Flag
        </span><span class="kw">const </span>TF = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;

        <span class="doccomment">/// Interrupt enable.
        ///
        /// Controls the response of the processor to maskable hardware
        /// interrupt  requests (see also: Section 6.3.2, &quot;Maskable
        /// Hardware Interrupts&quot;). The flag is set to respond to maskable
        /// hardware interrupts; cleared to inhibit maskable hardware
        /// interrupts. The IF flag does not affect the generation of exceptions
        /// or nonmaskable interrupts (NMI interrupts). The CPL, IOPL, and the
        /// state of the VME  flag in control register CR4 determine
        /// whether the IF flag can be modified by the CLI, STI, POPF, POPFD,
        /// and IRET.
        </span><span class="kw">const </span>IF = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;

        <span class="doccomment">/// Direction Flag
        </span><span class="kw">const </span>DF = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
        <span class="doccomment">/// Overflow Flag
        </span><span class="kw">const </span>OF = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;

        <span class="doccomment">/// I/O privilege level field - bit 0
        ///
        /// Indicates the I/O privilege level (IOPL) of the currently
        /// running program or task. The CPL of the currently running program or
        /// task must be less than or equal to the IOPL to access the
        /// I/O address space. The POPF and IRET instructions can modify this
        /// field only when operating at a CPL of 0.
        ///
        /// The IOPL is also one of the mechanisms that controls the
        /// modification of the IF flag and the handling of interrupts
        /// in virtual-8086 mode when virtual mode extensions are in effect
        /// (when CR4.VME = 1).
        ///
        /// See also: Chapter 18, &quot;Input/Output,&quot; in
        /// the Intel® 64 and IA-32 Architectures Software Developer’s Manual,
        /// Volume 1.
        </span><span class="kw">const </span>IOPL0 = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
        <span class="doccomment">/// I/O privilege level field - bit 1
        ///
        /// Indicates the I/O privilege level (IOPL) of the currently
        /// running program or task. The CPL of the currently running program or
        /// task must be less than or equal to the IOPL to access the
        /// I/O address space. The POPF and IRET instructions can modify this
        /// field only when operating at a CPL of 0.
        /// The IOPL is also one of the mechanisms that controls the
        /// modification of the IF flag and the handling of interrupts
        /// in virtual-8086 mode when virtual mode extensions are in effect
        /// (when CR4.VME = 1).
        ///
        /// See also: Chapter 18, &quot;Input/Output,&quot; in the Intel® 64 and IA-32
        /// Architectures Software Developer’s Manual, Volume 1.
        </span><span class="kw">const </span>IOPL1 = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
        <span class="doccomment">/// Nested task
        ///
        /// Controls the chaining of interrupted and called tasks. The processor
        /// sets this flag on calls to a task initiated with a CALL
        /// instruction, an interrupt, or an exception. It examines and modifies
        /// this flag on returns from a task initiated with the IRET
        /// instruction. The flag can be explicitly set or cleared
        /// with the POPF/POPFD instructions; however, changing to the state of
        /// this flag can generate unexpected exceptions in application
        /// programs.
        ///
        /// See also: Section 7.4, &quot;Task Linking.&quot;
        </span><span class="kw">const </span>NT = <span class="number">1 </span>&lt;&lt; <span class="number">14</span>;
        <span class="doccomment">/// Resume
        ///
        /// Controls the processor’s response to instruction-breakpoint
        /// conditions. When set, this flag temporarily disables debug
        /// exceptions (#DB) from being generated for instruction breakpoints
        /// (although other exception conditions can cause an exception to be
        /// generated). When clear, instruction breakpoints will
        /// generate debug exceptions.
        ///
        /// The primary function of the RF flag is to allow the restarting of an
        /// instruction following a debug exception that was caused by
        /// an instruction breakpoint condition. Here, debug software must set
        /// this flag in the EFLAGS image on the stack just prior to
        /// returning to the interrupted program with IRETD (to prevent the
        /// instruction breakpoint from causing another debug exception). The
        /// processor then automatically clears this flag after the
        /// instruction returned to has been successfully executed, enabling
        /// instruction breakpoint faults again.
        ///
        /// See also: Section 17.3.1.1, &quot;Instruction-Breakpoint Exception
        /// Condition.&quot;
        </span><span class="kw">const </span>RF = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
        <span class="doccomment">/// Virtual-8086 mode
        ///
        /// Set to enable virtual-8086 mode; clear to return to protected mode.
        ///
        /// See also: Section 20.2.1, &quot;Enabling Virtual-8086 Mode.&quot;
        </span><span class="kw">const </span>VM = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>;
        <span class="doccomment">/// Alignment check or access control
        ///
        /// If the AM bit is set in the CR0 register, alignment
        /// checking of user-mode data accesses is enabled if and only if this flag is 1. An alignment-check exception
        /// is generated when reference is made to an unaligned operand, such as a word at an odd byte address or a
        /// doubleword at an address which is not an integral multiple of four. Alignment-check exceptions are generated only in user mode (privilege level 3). Memory references that default to privilege level 0, such as
        /// segment descriptor loads, do not generate this exception even when caused by instructions executed in
        /// user-mode.
        ///
        /// The alignment-check exception can be used to check alignment of data. This is useful when exchanging
        /// data with processors which require all data to be aligned. The alignment-check exception can also be used
        /// by interpreters to flag some pointers as special by misaligning the pointer. This eliminates overhead of
        /// checking each pointer and only handles the special pointer when used.
        ///
        /// If the SMAP bit is set in the CR4 register, explicit supervisor-mode data accesses to user-mode pages are
        /// allowed if and only if this bit is 1. See Section 4.6, &quot;Access Rights.&quot;
        </span><span class="kw">const </span>AC = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
        <span class="doccomment">/// Virtual Interrupt
        ///
        /// Contains a virtual image of the IF flag. This flag is used in conjunction with
        /// the VIP flag. The processor only recognizes the VIF flag when either the VME flag or the PVI flag in control
        /// register CR4 is set and the IOPL is less than 3. (The VME flag enables the virtual-8086 mode extensions;
        /// the PVI flag enables the protected-mode virtual interrupts.)
        ///
        /// See also: Section 20.3.3.5, &quot;Method 6: Software Interrupt Handling,&quot; and Section 20.4, &quot;Protected-Mode
        /// Virtual Interrupts.&quot;
        </span><span class="kw">const </span>VIF = <span class="number">1 </span>&lt;&lt; <span class="number">19</span>;
        <span class="doccomment">/// Virtual interrupt pending
        ///
        /// Set by software to indicate that an interrupt is pending; cleared to
        /// indicate that no interrupt is pending. This flag is used in conjunction with the VIF flag. The processor reads
        /// this flag but never modifies it. The processor only recognizes the VIP flag when either the VME flag or the
        /// PVI flag in control register CR4 is set and the IOPL is less than 3. The VME flag enables the virtual-8086
        /// mode extensions; the PVI flag enables the protected-mode virtual interrupts.
        ///
        /// See Section 20.3.3.5, &quot;Method 6: Software Interrupt Handling,&quot; and Section 20.4, &quot;Protected-Mode Virtual
        /// Interrupts.&quot;
        </span><span class="kw">const </span>VIP = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
        <span class="doccomment">/// Identification.
        ///
        /// The ability of a program or procedure to set or clear this flag
        /// indicates support for the CPUID instruction.
        </span><span class="kw">const </span>ID = <span class="number">1 </span>&lt;&lt; <span class="number">21</span>;
    }
}

<span class="kw">impl </span>Rflags {
    <span class="doccomment">/// Read the current value.
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>read() -&gt; <span class="self">Self </span>{
        <span class="kw">let </span>ret: u64;
        <span class="kw">unsafe </span>{
            <span class="macro">asm!</span>(
                <span class="string">&quot;pushf&quot;</span>,
                <span class="string">&quot;pop {0}&quot;</span>,
                lateout(reg) ret,
            );
            <span class="self">Self</span>::from_bits_truncate(ret)
        }
    }
}

<span class="macro">bitflags::bitflags! </span>{
    <span class="doccomment">/// Cr0 Register.
    </span><span class="attr">#[repr(transparent)]
    </span><span class="kw">pub struct </span>Cr0: u64 {
        <span class="doccomment">/// Protected mode enable.
        </span><span class="kw">const </span>PE = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="doccomment">/// Monitor co-processor.
        </span><span class="kw">const </span>MP = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="doccomment">/// Emulation.
        </span><span class="kw">const </span>EM = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
        <span class="doccomment">/// Task switched.
        </span><span class="kw">const </span>TS = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
        <span class="doccomment">/// Extension type.
        </span><span class="kw">const </span>ET = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="doccomment">/// Numeric error.
        </span><span class="kw">const </span>NE = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
        <span class="doccomment">/// Write protect.
        </span><span class="kw">const </span>WP = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
        <span class="doccomment">/// Alignment mask.
        </span><span class="kw">const </span>AM = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
        <span class="doccomment">/// Not-write through.
        </span><span class="kw">const </span>NW = <span class="number">1 </span>&lt;&lt; <span class="number">29</span>;
        <span class="doccomment">/// Cache disable.
        </span><span class="kw">const </span>CD = <span class="number">1 </span>&lt;&lt; <span class="number">30</span>;
        <span class="doccomment">/// Paging.
        </span><span class="kw">const </span>PG = <span class="number">1 </span>&lt;&lt; <span class="number">31</span>;
    }
}

<span class="kw">impl </span>Cr0 {
    <span class="doccomment">/// Read the current value.
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>current() -&gt; <span class="self">Self </span>{
        <span class="kw">let </span>ret: u64;
        <span class="kw">unsafe </span>{
            <span class="macro">asm!</span>(<span class="string">&quot;mov {}, cr0&quot;</span>, lateout(reg) ret, options(nomem, nostack));
            <span class="self">Self</span>::from_bits_unchecked(ret)
        }
    }

    <span class="doccomment">/// Read the current value.
    ///
    /// # Safety
    /// Write to system register is unsafe.
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub unsafe fn </span>apply(<span class="self">self</span>) {
        <span class="macro">asm!</span>(<span class="string">&quot;mov cr0, {}&quot;</span>, <span class="kw">in</span>(reg) <span class="self">self</span>.bits(), options(nomem, nostack));
    }
}

<span class="macro">bitflags::bitflags! </span>{
    <span class="doccomment">/// Cr4 Register.
    </span><span class="attr">#[repr(transparent)]
    </span><span class="kw">pub struct </span>Cr4: u64 {
        <span class="doccomment">/// Virtual 8086 mode extensions.
        </span><span class="kw">const </span>VME = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="doccomment">/// Protected mode virtual interrupts.
        </span><span class="kw">const </span>PVI = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="doccomment">/// Time stamp disable.
        </span><span class="kw">const </span>TSD = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
        <span class="doccomment">/// Debugging extensions.
        </span><span class="kw">const </span>DE = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
        <span class="doccomment">/// Page size extension.
        </span><span class="kw">const </span>PSE = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="doccomment">/// Physical address extension.
        </span><span class="kw">const </span>PAE = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
        <span class="doccomment">/// Machine check exception.
        </span><span class="kw">const </span>MCE = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
        <span class="doccomment">/// Page global enable.
        </span><span class="kw">const </span>PGE = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
        <span class="doccomment">/// Performance monitoring counter enable.
        </span><span class="kw">const </span>PCE = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
        <span class="doccomment">/// Os support for fxsave and fxrstor instructions.
        </span><span class="kw">const </span>OSFXSR = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
        <span class="doccomment">/// Os support for unmasked simd floating point exceptions.
        </span><span class="kw">const </span>OSXMMEXCPT = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
        <span class="doccomment">/// User mode instruction prevention (#GP on SGDT, SIDT, SLDT, SMSW, and STR instructions when CPL &gt; 0).
        </span><span class="kw">const </span>UMIP = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
        <span class="doccomment">/// Virtual machine extensions enable.
        </span><span class="kw">const </span>VMXE = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
        <span class="doccomment">/// Safer mode extensions enable.
        </span><span class="kw">const </span>SMXE = <span class="number">1 </span>&lt;&lt; <span class="number">14</span>;
        <span class="doccomment">/// Pcid enable.
        </span><span class="kw">const </span>PCIDE = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>;
        <span class="doccomment">/// Xsave and processor extended states enable.
        </span><span class="kw">const </span>OSXSAVE = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
        <span class="doccomment">/// Supervisor mode executions protection enable.
        </span><span class="kw">const </span>SMEP = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
        <span class="doccomment">/// Supervisor mode access protection enable.
        </span><span class="kw">const </span>SMAP = <span class="number">1 </span>&lt;&lt; <span class="number">21</span>;
        <span class="doccomment">/// Protection keys for user-mode pages enable.
        </span><span class="kw">const </span>PKE = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
        <span class="doccomment">/// Control-flow-enforcement enable.
        </span><span class="kw">const </span>CET = <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;
        <span class="doccomment">/// Protection keys for supervisor-mode pages enable.
        </span><span class="kw">const </span>PKS = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
    }
}

<span class="kw">impl </span>Cr4 {
    <span class="doccomment">/// Read the current value.
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub fn </span>current() -&gt; <span class="self">Self </span>{
        <span class="kw">let </span>ret: u64;
        <span class="kw">unsafe </span>{
            <span class="macro">asm!</span>(<span class="string">&quot;mov {}, cr4&quot;</span>, lateout(reg) ret, options(nomem, nostack));
            <span class="self">Self</span>::from_bits_unchecked(ret)
        }
    }

    <span class="doccomment">/// Read the current value.
    ///
    /// # Safety
    /// Write to system register is unsafe.
    </span><span class="attr">#[inline(always)]
    </span><span class="kw">pub unsafe fn </span>apply(<span class="self">self</span>) {
        <span class="macro">asm!</span>(<span class="string">&quot;mov cr4, {}&quot;</span>, <span class="kw">in</span>(reg) <span class="self">self</span>.bits(), options(nomem, nostack));
    }
}
</code></pre></div>
</section></main><div id="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="abyss" data-themes="" data-resource-suffix="" data-rustdoc-version="1.68.0-nightly (c7572670a 2023-01-03)" data-search-js="search-181581080540673f.js" data-settings-js="settings-bebeae96e00e4617.js" data-settings-css="settings-58836c674e2f7bd2.css" ></div></body></html>