
*** Running vivado
    with args -log design1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_lmb_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:02:22 . Memory (MB): peak = 292.801 ; gain = 82.750
INFO: [Synth 8-638] synthesizing module 'design1_lmb_bram_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_3/Ex6_3.srcs/sources_1/bd/design1/ip/design1_lmb_bram_0/synth/design1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design1_lmb_bram_0' (11#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_3/Ex6_3.srcs/sources_1/bd/design1/ip/design1_lmb_bram_0/synth/design1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:02:30 ; elapsed = 00:05:05 . Memory (MB): peak = 493.020 ; gain = 282.969
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:30 ; elapsed = 00:05:05 . Memory (MB): peak = 493.020 ; gain = 282.969
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 636.945 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:51 ; elapsed = 00:05:32 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:51 ; elapsed = 00:05:32 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:05:32 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:53 ; elapsed = 00:05:35 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:05:36 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:14 ; elapsed = 00:06:01 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished Timing Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:06:02 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished Technology Mapping : Time (s): cpu = 00:03:14 ; elapsed = 00:06:02 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished IO Insertion : Time (s): cpu = 00:03:15 ; elapsed = 00:06:03 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished Renaming Generated Instances : Time (s): cpu = 00:03:15 ; elapsed = 00:06:03 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:15 ; elapsed = 00:06:03 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished Renaming Generated Ports : Time (s): cpu = 00:03:15 ; elapsed = 00:06:03 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished Handling Custom Attributes : Time (s): cpu = 00:03:16 ; elapsed = 00:06:03 . Memory (MB): peak = 636.945 ; gain = 426.895
Finished Renaming Generated Nets : Time (s): cpu = 00:03:16 ; elapsed = 00:06:03 . Memory (MB): peak = 636.945 ; gain = 426.895

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    32|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:16 ; elapsed = 00:06:03 . Memory (MB): peak = 636.945 ; gain = 426.895
synth_design: Time (s): cpu = 00:03:10 ; elapsed = 00:04:01 . Memory (MB): peak = 641.820 ; gain = 425.563
