<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p800" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_800{left:517px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_800{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_800{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_800{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_800{left:359px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_800{left:69px;bottom:924px;letter-spacing:0.13px;}
#t7_800{left:69px;bottom:901px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_800{left:69px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_800{left:69px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_800{left:69px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tb_800{left:69px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#tc_800{left:69px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_800{left:69px;bottom:788px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#te_800{left:69px;bottom:771px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tf_800{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tg_800{left:69px;bottom:732px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_800{left:69px;bottom:715px;letter-spacing:-0.15px;}
#ti_800{left:69px;bottom:692px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_800{left:69px;bottom:669px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_800{left:69px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_800{left:69px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_800{left:69px;bottom:613px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#tn_800{left:69px;bottom:596px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#to_800{left:69px;bottom:579px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tp_800{left:69px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tq_800{left:69px;bottom:533px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tr_800{left:69px;bottom:516px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#ts_800{left:69px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_800{left:69px;bottom:477px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#tu_800{left:69px;bottom:460px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tv_800{left:69px;bottom:443px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_800{left:69px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tx_800{left:69px;bottom:403px;letter-spacing:-0.16px;}
#ty_800{left:69px;bottom:380px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tz_800{left:69px;bottom:340px;letter-spacing:0.13px;}
#t10_800{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t11_800{left:69px;bottom:298px;letter-spacing:-0.11px;}
#t12_800{left:69px;bottom:279px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_800{left:90px;bottom:261px;letter-spacing:-0.09px;}
#t14_800{left:90px;bottom:243px;letter-spacing:-0.11px;}
#t15_800{left:117px;bottom:224px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t16_800{left:117px;bottom:206px;letter-spacing:-0.09px;}
#t17_800{left:145px;bottom:188px;letter-spacing:-0.12px;}
#t18_800{left:365px;bottom:188px;letter-spacing:-0.12px;}
#t19_800{left:172px;bottom:169px;letter-spacing:-0.12px;}
#t1a_800{left:172px;bottom:151px;letter-spacing:-0.11px;}
#t1b_800{left:207px;bottom:151px;letter-spacing:-0.11px;}
#t1c_800{left:365px;bottom:151px;letter-spacing:-0.12px;}
#t1d_800{left:145px;bottom:133px;letter-spacing:-0.07px;}
#t1e_800{left:90px;bottom:114px;letter-spacing:-0.07px;}
#t1f_800{left:89px;bottom:1065px;letter-spacing:-0.14px;}
#t1g_800{left:165px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1h_800{left:294px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1i_800{left:443px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1j_800{left:593px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1k_800{left:741px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1l_800{left:103px;bottom:1040px;}
#t1m_800{left:188px;bottom:1040px;letter-spacing:-0.16px;}
#t1n_800{left:283px;bottom:1040px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_800{left:434px;bottom:1040px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1p_800{left:614px;bottom:1040px;letter-spacing:-0.16px;}
#t1q_800{left:762px;bottom:1040px;letter-spacing:-0.15px;}
#t1r_800{left:103px;bottom:1016px;}
#t1s_800{left:188px;bottom:1016px;letter-spacing:-0.17px;}
#t1t_800{left:283px;bottom:1016px;letter-spacing:-0.13px;}
#t1u_800{left:435px;bottom:1016px;letter-spacing:-0.12px;}
#t1v_800{left:614px;bottom:1016px;letter-spacing:-0.17px;}
#t1w_800{left:762px;bottom:1016px;letter-spacing:-0.15px;}
#t1x_800{left:104px;bottom:991px;}
#t1y_800{left:174px;bottom:991px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1z_800{left:283px;bottom:991px;letter-spacing:-0.13px;}
#t20_800{left:434px;bottom:991px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t21_800{left:614px;bottom:991px;letter-spacing:-0.16px;}
#t22_800{left:762px;bottom:991px;letter-spacing:-0.15px;}
#t23_800{left:103px;bottom:967px;}
#t24_800{left:174px;bottom:967px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t25_800{left:283px;bottom:967px;letter-spacing:-0.13px;}
#t26_800{left:435px;bottom:967px;letter-spacing:-0.12px;}
#t27_800{left:614px;bottom:967px;letter-spacing:-0.16px;}
#t28_800{left:762px;bottom:967px;letter-spacing:-0.15px;}

.s1_800{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_800{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_800{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_800{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_800{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s6_800{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts800" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg800Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg800" style="-webkit-user-select: none;"><object width="935" height="1210" data="800/800.svg" type="image/svg+xml" id="pdf800" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_800" class="t s1_800">MOVDQA,VMOVDQA32/64â€”Move Aligned Packed Integer Values </span>
<span id="t2_800" class="t s2_800">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_800" class="t s1_800">4-66 </span><span id="t4_800" class="t s1_800">Vol. 2B </span>
<span id="t5_800" class="t s3_800">Instruction Operand Encoding </span>
<span id="t6_800" class="t s3_800">Description </span>
<span id="t7_800" class="t s4_800">Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="t8_800" class="t s4_800">EVEX encoded versions: </span>
<span id="t9_800" class="t s4_800">Moves 128, 256 or 512 bits of packed doubleword/quadword integer values from the source operand (the second </span>
<span id="ta_800" class="t s4_800">operand) to the destination operand (the first operand). This instruction can be used to load a vector register from </span>
<span id="tb_800" class="t s4_800">an int32/int64 memory location, to store the contents of a vector register into an int32/int64 memory location, or </span>
<span id="tc_800" class="t s4_800">to move data between two ZMM registers. When the source or destination operand is a memory operand, the </span>
<span id="td_800" class="t s4_800">operand must be aligned on a 16 (EVEX.128)/32(EVEX.256)/64(EVEX.512)-byte boundary or a general-protection </span>
<span id="te_800" class="t s4_800">exception (#GP) will be generated. To move integer data to and from unaligned memory locations, use the </span>
<span id="tf_800" class="t s4_800">VMOVDQU instruction. </span>
<span id="tg_800" class="t s4_800">The destination operand is updated at 32-bit (VMOVDQA32) or 64-bit (VMOVDQA64) granularity according to the </span>
<span id="th_800" class="t s4_800">writemask. </span>
<span id="ti_800" class="t s4_800">VEX.256 encoded version: </span>
<span id="tj_800" class="t s4_800">Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand </span>
<span id="tk_800" class="t s4_800">(first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the </span>
<span id="tl_800" class="t s4_800">contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. </span>
<span id="tm_800" class="t s4_800">When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary </span>
<span id="tn_800" class="t s4_800">or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory </span>
<span id="to_800" class="t s4_800">locations, use the VMOVDQU instruction. Bits (MAXVL-1:256) of the destination register are zeroed. </span>
<span id="tp_800" class="t s4_800">128-bit versions: </span>
<span id="tq_800" class="t s4_800">Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand </span>
<span id="tr_800" class="t s4_800">(first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the </span>
<span id="ts_800" class="t s4_800">contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. </span>
<span id="tt_800" class="t s4_800">When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary </span>
<span id="tu_800" class="t s4_800">or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory </span>
<span id="tv_800" class="t s4_800">locations, use the VMOVDQU instruction. </span>
<span id="tw_800" class="t s4_800">128-bit Legacy SSE version: Bits (MAXVL-1:128) of the corresponding ZMM destination register remain </span>
<span id="tx_800" class="t s4_800">unchanged. </span>
<span id="ty_800" class="t s4_800">VEX.128 encoded version: Bits (MAXVL-1:128) of the destination register are zeroed. </span>
<span id="tz_800" class="t s3_800">Operation </span>
<span id="t10_800" class="t s5_800">VMOVDQA32 (EVEX Encoded Versions, Register-Copy Form) </span>
<span id="t11_800" class="t s6_800">(KL, VL) = (4, 128), (8, 256), (16, 512) </span>
<span id="t12_800" class="t s6_800">FOR j := 0 TO KL-1 </span>
<span id="t13_800" class="t s6_800">i := j * 32 </span>
<span id="t14_800" class="t s6_800">IF k1[j] OR *no writemask* </span>
<span id="t15_800" class="t s6_800">THEN DEST[i+31:i] := SRC[i+31:i] </span>
<span id="t16_800" class="t s6_800">ELSE </span>
<span id="t17_800" class="t s6_800">IF *merging-masking* </span><span id="t18_800" class="t s6_800">; merging-masking </span>
<span id="t19_800" class="t s6_800">THEN *DEST[i+31:i] remains unchanged* </span>
<span id="t1a_800" class="t s6_800">ELSE </span><span id="t1b_800" class="t s6_800">DEST[i+31:i] := 0 </span><span id="t1c_800" class="t s6_800">; zeroing-masking </span>
<span id="t1d_800" class="t s6_800">FI </span>
<span id="t1e_800" class="t s6_800">FI; </span>
<span id="t1f_800" class="t s5_800">Op/En </span><span id="t1g_800" class="t s5_800">Tuple Type </span><span id="t1h_800" class="t s5_800">Operand 1 </span><span id="t1i_800" class="t s5_800">Operand 2 </span><span id="t1j_800" class="t s5_800">Operand 3 </span><span id="t1k_800" class="t s5_800">Operand 4 </span>
<span id="t1l_800" class="t s6_800">A </span><span id="t1m_800" class="t s6_800">N/A </span><span id="t1n_800" class="t s6_800">ModRM:reg (w) </span><span id="t1o_800" class="t s6_800">ModRM:r/m (r) </span><span id="t1p_800" class="t s6_800">N/A </span><span id="t1q_800" class="t s6_800">N/A </span>
<span id="t1r_800" class="t s6_800">B </span><span id="t1s_800" class="t s6_800">N/A </span><span id="t1t_800" class="t s6_800">ModRM:r/m (w) </span><span id="t1u_800" class="t s6_800">ModRM:reg (r) </span><span id="t1v_800" class="t s6_800">N/A </span><span id="t1w_800" class="t s6_800">N/A </span>
<span id="t1x_800" class="t s6_800">C </span><span id="t1y_800" class="t s6_800">Full Mem </span><span id="t1z_800" class="t s6_800">ModRM:reg (w) </span><span id="t20_800" class="t s6_800">ModRM:r/m (r) </span><span id="t21_800" class="t s6_800">N/A </span><span id="t22_800" class="t s6_800">N/A </span>
<span id="t23_800" class="t s6_800">D </span><span id="t24_800" class="t s6_800">Full Mem </span><span id="t25_800" class="t s6_800">ModRM:r/m (w) </span><span id="t26_800" class="t s6_800">ModRM:reg (r) </span><span id="t27_800" class="t s6_800">N/A </span><span id="t28_800" class="t s6_800">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
