
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+C:/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AC:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AC:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
l
Command: %s
53*	vivadotcl2D
0synth_design -top minisys -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 235.699 ; gain = 71.469
2default:default
Õ
synthesizing module '%s'638*oasys2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
222default:default8@Z8-638
Õ
synthesizing module '%s'638*oasys2
Ifect322default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v2default:default2
242default:default8@Z8-638
…
synthesizing module '%s'638*oasys2
program2default:default2]
Gd:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/program/program_stub.v2default:default2
162default:default8@Z8-638
à
%done synthesizing module '%s' (%s#%s)256*oasys2
Ifect322default:default2
12default:default2
12default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v2default:default2
242default:default8@Z8-256
—
synthesizing module '%s'638*oasys2
	control322default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/control32.v2default:default2
232default:default8@Z8-638
å
%done synthesizing module '%s' (%s#%s)256*oasys2
	control322default:default2
22default:default2
12default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/control32.v2default:default2
232default:default8@Z8-256
—
synthesizing module '%s'638*oasys2
	Idecode322default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
222default:default8@Z8-638
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1452default:default8@Z8-226
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register02default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register12default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register22default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register32default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register42default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register52default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register62default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register72default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register82default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register92default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registera2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerb2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerc2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerd2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registere2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerf2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerh2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registeri2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerj2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerk2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerl2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerm2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registern2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registero2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerp2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerq2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerr2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registers2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registert2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registeru2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerv2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1432default:default8@Z8-567
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1852default:default8@Z8-226
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
2232default:default8@Z8-226
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
2612default:default8@Z8-226
Î
8referenced signal '%s' should be on the sensitivity list567*oasys2
Sb2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register02default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register12default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register22default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register32default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register42default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register52default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register62default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register72default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register82default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	register92default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registera2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerb2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerc2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerd2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registere2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerf2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerh2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registeri2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerj2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerk2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerl2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerm2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registern2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registero2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerp2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerq2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerr2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registers2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registert2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registeru2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Ú
8referenced signal '%s' should be on the sensitivity list567*oasys2
	registerv2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
Î
8referenced signal '%s' should be on the sensitivity list567*oasys2
Sh2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1822default:default8@Z8-567
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3882default:default8@Z8-226
å
%done synthesizing module '%s' (%s#%s)256*oasys2
	Idecode322default:default2
32default:default2
12default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
222default:default8@Z8-256
—
synthesizing module '%s'638*oasys2
	Execute322default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
232default:default8@Z8-638
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
1142default:default8@Z8-226
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
1542default:default8@Z8-226
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
1942default:default8@Z8-226
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
2342default:default8@Z8-226
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
2752default:default8@Z8-226
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
3162default:default8@Z8-226
∂
default block is never used226*oasys2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
3762default:default8@Z8-226
Ì
8referenced signal '%s' should be on the sensitivity list567*oasys2
Mult2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
3892default:default8@Z8-567
Ó
8referenced signal '%s' should be on the sensitivity list567*oasys2
Multu2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
3892default:default8@Z8-567
Ï
8referenced signal '%s' should be on the sensitivity list567*oasys2
Div2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
3892default:default8@Z8-567
Ì
8referenced signal '%s' should be on the sensitivity list567*oasys2
Divu2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
3892default:default8@Z8-567

8referenced signal '%s' should be on the sensitivity list567*oasys2
ALU_ctl2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
4072default:default8@Z8-567
Ò
8referenced signal '%s' should be on the sensitivity list567*oasys2
Exe_code2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
4072default:default8@Z8-567
Ò
8referenced signal '%s' should be on the sensitivity list567*oasys2
I_format2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
4072default:default8@Z8-567
Ó
8referenced signal '%s' should be on the sensitivity list567*oasys2
Sftmd2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
4072default:default8@Z8-567
å
%done synthesizing module '%s' (%s#%s)256*oasys2
	Execute322default:default2
42default:default2
12default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
232default:default8@Z8-256
—
synthesizing module '%s'638*oasys2
	dmemory322default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/dmemory32.v2default:default2
222default:default8@Z8-638
Ω
synthesizing module '%s'638*oasys2
ram2default:default2U
?d:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/ram/ram_stub.v2default:default2
152default:default8@Z8-638
å
%done synthesizing module '%s' (%s#%s)256*oasys2
	dmemory322default:default2
52default:default2
12default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/dmemory32.v2default:default2
222default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys2
memorio2default:default2X
BD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/memori.v2default:default2
242default:default8@Z8-638
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2
memorio2default:default2
62default:default2
12default:default2X
BD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/memori.v2default:default2
242default:default8@Z8-256
√
synthesizing module '%s'638*oasys2
ioread2default:default2X
BD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/ioread.v2default:default2
232default:default8@Z8-638
˛
%done synthesizing module '%s' (%s#%s)256*oasys2
ioread2default:default2
72default:default2
12default:default2X
BD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/ioread.v2default:default2
232default:default8@Z8-256
ç
0Net %s in module/entity %s does not have driver.3422*oasys2#
ioread_data_key2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2942default:default8@Z8-3848
ç
0Net %s in module/entity %s does not have driver.3422*oasys2#
ioread_data_ctc2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2952default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2$
ioread_data_uart2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2962default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
led02default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2012default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
led12default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2022default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
led22default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2032default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
led32default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2042default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
cout02default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2082default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
cout12default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2092default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
line2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
1202default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2
txd2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2152default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2
rst2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2172default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2
pwm2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2112default:default8@Z8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
ioread2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5892default:default8@Z8-3848
à
%done synthesizing module '%s' (%s#%s)256*oasys2
minisys2default:default2
82default:default2
12default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
222default:default8@Z8-256
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[6]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[5]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[4]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[3]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[2]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[1]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[0]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[6]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[5]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[4]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[3]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[2]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[1]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[0]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[6]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[5]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[4]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[3]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[2]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[1]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[0]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[6]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[5]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[4]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[3]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[2]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[1]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[0]2default:defaultZ8-3331
r
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
cout02default:defaultZ8-3331
r
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
cout12default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
line[3]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
line[2]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
line[1]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
line[0]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
txd2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
rst2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
pwm2default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
col[3]2default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
col[2]2default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
col[1]2default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
col[0]2default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
pulse02default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
pulse12default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
xtal2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
rxd2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
prst2default:defaultZ8-3331
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 271.109 ; gain = 106.879
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
¸
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2
ior2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_key[15]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_key[14]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_key[13]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_key[12]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_key[11]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_key[10]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_key[9]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_key[8]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_key[7]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_key[6]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_key[5]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_key[4]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_key[3]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_key[2]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_key[1]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_key[0]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_ctc[15]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_ctc[14]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_ctc[13]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_ctc[12]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_ctc[11]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_ctc[10]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_ctc[9]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_ctc[8]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_ctc[7]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_ctc[6]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_ctc[5]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_ctc[4]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_ctc[3]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_ctc[2]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_ctc[1]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2&
ioread_data_ctc[0]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ç
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2(
ioread_data_uart[15]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ç
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2(
ioread_data_uart[14]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ç
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2(
ioread_data_uart[13]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ç
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2(
ioread_data_uart[12]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ç
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2(
ioread_data_uart[11]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
ç
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2(
ioread_data_uart[10]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_uart[9]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_uart[8]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_uart[7]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_uart[6]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_uart[5]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_uart[4]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_uart[3]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_uart[2]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_uart[1]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2
multiioread2default:default2'
ioread_data_uart[0]2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5872default:default8@Z8-3295
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
Ö
Parsing XDC File [%s]
179*designutils2O
;D:/512/Minisys_new/Minisys_new.runs/synth_1/dont_buffer.xdc2default:defaultZ20-179
é
Finished Parsing XDC File [%s]
178*designutils2O
;D:/512/Minisys_new/Minisys_new.runs/synth_1/dont_buffer.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 486.004 ; gain = 321.773
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 486.004 ; gain = 321.773
2default:default
ﬂ
!inferring latch for variable '%s'327*oasys2!
register0_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3892default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
register1_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3902default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
register2_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3912default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
register3_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3922default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
register4_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3932default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
register5_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3942default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
register6_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3952default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
register7_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3962default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
register8_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3972default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
register9_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3982default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registera_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
3992default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerb_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4002default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerc_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4012default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerd_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4022default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registere_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4032default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerf_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4042default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerg_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4052default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerh_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4062default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registeri_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4072default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerj_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4082default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerk_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4092default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerl_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4102default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerm_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4112default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registern_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4122default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registero_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4132default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerp_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4142default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerq_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerr_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registers_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4172default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registert_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4182default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registeru_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4192default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
registerv_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4202default:default8@Z8-327
‡
!inferring latch for variable '%s'327*oasys2"
registerHI_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4292default:default8@Z8-327
‡
!inferring latch for variable '%s'327*oasys2"
registerLO_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4252default:default8@Z8-327
Ï
!inferring latch for variable '%s'327*oasys2.
write_register_address_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
1332default:default8@Z8-327
ﬂ
!inferring latch for variable '%s'327*oasys2!
MD_Result_reg2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
3922default:default8@Z8-327
’
!inferring latch for variable '%s'327*oasys2#
ioread_data_reg2default:default2X
BD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/ioread.v2default:default2
352default:default8@Z8-327
ç
0Net %s in module/entity %s does not have driver.3422*oasys2#
ioread_data_key2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2942default:default8@Z8-3848
ç
0Net %s in module/entity %s does not have driver.3422*oasys2#
ioread_data_ctc2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2952default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2$
ioread_data_uart2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2962default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
led02default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2012default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
led12default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2022default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
led22default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2032default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
led32default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2042default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
cout02default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2082default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
cout12default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2092default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
line2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
1202default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2
txd2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2152default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2
rst2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2172default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2
pwm2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
2112default:default8@Z8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
ioread2default:default2
minisys2default:default2a
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
5892default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 552.668 ; gain = 388.438
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit       Adders := 2     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit         XORs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 24    
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 28    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
3
%s*synth2$
Module minisys 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module Ifect32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
5
%s*synth2&
Module control32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 16    
2default:default
5
%s*synth2&
Module Idecode32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 32    
2default:default
5
%s*synth2&
Module Execute32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit         XORs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
5
%s*synth2&
Module dmemory32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module memorio 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
2
%s*synth2#
Module ioread 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
b
%s*synth2S
?DSP Report: Generating DSP MD_Result0, operation Mode is: A*B.
2default:default
d
%s*synth2U
ADSP Report: operator MD_Result0 is absorbed into DSP MD_Result0.
2default:default
d
%s*synth2U
ADSP Report: operator MD_Result0 is absorbed into DSP MD_Result0.
2default:default
m
%s*synth2^
JDSP Report: Generating DSP MD_Result0, operation Mode is: (PCIN>>17)+A*B.
2default:default
d
%s*synth2U
ADSP Report: operator MD_Result0 is absorbed into DSP MD_Result0.
2default:default
d
%s*synth2U
ADSP Report: operator MD_Result0 is absorbed into DSP MD_Result0.
2default:default
b
%s*synth2S
?DSP Report: Generating DSP MD_Result0, operation Mode is: A*B.
2default:default
d
%s*synth2U
ADSP Report: operator MD_Result0 is absorbed into DSP MD_Result0.
2default:default
d
%s*synth2U
ADSP Report: operator MD_Result0 is absorbed into DSP MD_Result0.
2default:default
m
%s*synth2^
JDSP Report: Generating DSP MD_Result0, operation Mode is: (PCIN>>17)+A*B.
2default:default
d
%s*synth2U
ADSP Report: operator MD_Result0 is absorbed into DSP MD_Result0.
2default:default
d
%s*synth2U
ADSP Report: operator MD_Result0 is absorbed into DSP MD_Result0.
2default:default
û
+design %s has port %s driven by constant %s3447*oasys2
minisys2default:default2$
PC_plus_4_out[1]2default:default2
02default:defaultZ8-3917
û
+design %s has port %s driven by constant %s3447*oasys2
minisys2default:default2$
PC_plus_4_out[0]2default:default2
02default:defaultZ8-3917
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[6]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[5]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[4]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[3]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[2]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[1]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led0[0]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[6]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[5]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[4]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[3]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[2]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[1]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led1[0]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[6]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[5]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[4]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[3]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[2]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[1]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led2[0]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[6]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[5]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[4]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[3]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[2]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[1]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
led3[0]2default:defaultZ8-3331
r
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
cout02default:defaultZ8-3331
r
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
cout12default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
line[3]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
line[2]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
line[1]2default:defaultZ8-3331
t
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
line[0]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
txd2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
rst2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
pwm2default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
col[3]2default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
col[2]2default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
col[1]2default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
col[0]2default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
pulse02default:defaultZ8-3331
s
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
pulse12default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
xtal2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
rxd2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
minisys2default:default2
prst2default:defaultZ8-3331
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 564.836 ; gain = 400.605
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
)
%s*synth2

DSP:
2default:default
Æ
%s*synth2û
â+------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
Ø
%s*synth2ü
ä|Module Name | OP MODE        | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
2default:default
Æ
%s*synth2û
â+------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
Ø
%s*synth2ü
ä|Execute32   | A*B            | No           | 18 (N)           | 16 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
Ø
%s*synth2ü
ä|Execute32   | (PCIN>>17)+A*B | No           | 16 (N)           | 16 (N) | 30 (Y) | 25 (N) | 30 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
Ø
%s*synth2ü
ä|Execute32   | A*B            | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
Ø
%s*synth2ü
ä|Execute32   | (PCIN>>17)+A*B | No           | 18 (N)           | 16 (N) | 47 (Y) | 25 (N) | 47 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
Ø
%s*synth2ü
ä+------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[0] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[0] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[1] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[1] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[2] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[2] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[3] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[3] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[4] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[4] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[5] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[5] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[6] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[6] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[7] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[7] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[8] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[8] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[9] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[9] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[10] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[10] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[11] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[11] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[12] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[12] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[13] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[13] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[14] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[14] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[15] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[15] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[0] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[0] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[1] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[1] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[2] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[2] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[3] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[3] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[4] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[4] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[5] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[5] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[6] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[6] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[7] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[7] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[8] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[8] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[9] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[9] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[10] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[10] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[11] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[11] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[12] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[12] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[13] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[13] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[14] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[14] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[15] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[15] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[0] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[0] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[1] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[1] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[2] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[2] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[3] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[3] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[4] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[4] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[5] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[5] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[6] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[6] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[7] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[7] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[8] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[8] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[9] 2default:defaultZ8-264
r
%enable of latch %s is always disabled264*oasys24
 \multiioread/ioread_data_reg[9] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[10] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[10] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[11] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[11] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[12] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[12] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[13] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[13] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[14] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[14] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[15] 2default:defaultZ8-264
s
%enable of latch %s is always disabled264*oasys25
!\multiioread/ioread_data_reg[15] 2default:defaultZ8-264
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\ifetch/PC_reg[1] 2default:default2
minisys2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\ifetch/PC_reg[0] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[31] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[30] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[29] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[28] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[27] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[26] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[25] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[24] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[23] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[22] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[21] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[20] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[19] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[18] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[17] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[16] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[15] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[14] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[13] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[12] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[11] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register0_reg[10] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register0_reg[9] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register0_reg[8] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register0_reg[7] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register0_reg[6] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register0_reg[5] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register0_reg[4] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register0_reg[3] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register0_reg[2] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register0_reg[1] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register0_reg[0] 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[31]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[30]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[29]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[28]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[27]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[26]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[25]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[24]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[23]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[22]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[21]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[20]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[19]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[18]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[17]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[16]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[15]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[14]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[13]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[12]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[11]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register0_reg[10]__0 2default:default2
minisys2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\idecode/register0_reg[9]__0 2default:default2
minisys2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\idecode/register0_reg[8]__0 2default:default2
minisys2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\idecode/register0_reg[7]__0 2default:default2
minisys2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\idecode/register0_reg[6]__0 2default:default2
minisys2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\idecode/register0_reg[5]__0 2default:default2
minisys2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\idecode/register0_reg[4]__0 2default:default2
minisys2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\idecode/register0_reg[3]__0 2default:default2
minisys2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\idecode/register0_reg[2]__0 2default:default2
minisys2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\idecode/register0_reg[1]__0 2default:default2
minisys2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\idecode/register0_reg[0]__0 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[31] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[30] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[29] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[28] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[27] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[26] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[25] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[24] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[23] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[22] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[21] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[20] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[19] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[18] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[17] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[16] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[15] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[14] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[13] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[12] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[11] 2default:default2
minisys2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\idecode/register1_reg[10] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register1_reg[9] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register1_reg[8] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register1_reg[7] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register1_reg[6] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register1_reg[5] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register1_reg[4] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register1_reg[3] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register1_reg[2] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register1_reg[1] 2default:default2
minisys2default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\idecode/register1_reg[0] 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register1_reg[31]__0 2default:default2
minisys2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\idecode/register1_reg[30]__0 2default:default2
minisys2default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 661.883 ; gain = 497.652
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 661.883 ; gain = 497.652
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 661.883 ; gain = 497.652
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 712.426 ; gain = 548.195
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 712.426 ; gain = 548.195
2default:default
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[16]__02default:default2
1st2default:default22
idecode/registerq_reg[16]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[16]__02default:default2
2nd2default:default2/
idecode/registerq_reg[16]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[15]__02default:default2
1st2default:default22
idecode/registerq_reg[15]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[15]__02default:default2
2nd2default:default2/
idecode/registerq_reg[15]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[14]__02default:default2
1st2default:default22
idecode/registerq_reg[14]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[14]__02default:default2
2nd2default:default2/
idecode/registerq_reg[14]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[13]__02default:default2
1st2default:default22
idecode/registerq_reg[13]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[13]__02default:default2
2nd2default:default2/
idecode/registerq_reg[13]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[12]__02default:default2
1st2default:default22
idecode/registerq_reg[12]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[12]__02default:default2
2nd2default:default2/
idecode/registerq_reg[12]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[11]__02default:default2
1st2default:default22
idecode/registerq_reg[11]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[11]__02default:default2
2nd2default:default2/
idecode/registerq_reg[11]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[10]__02default:default2
1st2default:default22
idecode/registerq_reg[10]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerq_reg[10]__02default:default2
2nd2default:default2/
idecode/registerq_reg[10]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[9]__02default:default2
1st2default:default21
idecode/registerq_reg[9]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[9]__02default:default2
2nd2default:default2.
idecode/registerq_reg[9]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[8]__02default:default2
1st2default:default21
idecode/registerq_reg[8]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[8]__02default:default2
2nd2default:default2.
idecode/registerq_reg[8]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[7]__02default:default2
1st2default:default21
idecode/registerq_reg[7]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[7]__02default:default2
2nd2default:default2.
idecode/registerq_reg[7]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[6]__02default:default2
1st2default:default21
idecode/registerq_reg[6]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[6]__02default:default2
2nd2default:default2.
idecode/registerq_reg[6]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[5]__02default:default2
1st2default:default21
idecode/registerq_reg[5]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[5]__02default:default2
2nd2default:default2.
idecode/registerq_reg[5]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[4]__02default:default2
1st2default:default21
idecode/registerq_reg[4]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[4]__02default:default2
2nd2default:default2.
idecode/registerq_reg[4]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[3]__02default:default2
1st2default:default21
idecode/registerq_reg[3]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[3]__02default:default2
2nd2default:default2.
idecode/registerq_reg[3]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[2]__02default:default2
1st2default:default21
idecode/registerq_reg[2]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[2]__02default:default2
2nd2default:default2.
idecode/registerq_reg[2]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[1]__02default:default2
1st2default:default21
idecode/registerq_reg[1]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[1]__02default:default2
2nd2default:default2.
idecode/registerq_reg[1]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[0]__02default:default2
1st2default:default21
idecode/registerq_reg[0]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerq_reg[0]__02default:default2
2nd2default:default2.
idecode/registerq_reg[0]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4152default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[16]__02default:default2
1st2default:default22
idecode/registerr_reg[16]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[16]__02default:default2
2nd2default:default2/
idecode/registerr_reg[16]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[15]__02default:default2
1st2default:default22
idecode/registerr_reg[15]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[15]__02default:default2
2nd2default:default2/
idecode/registerr_reg[15]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[14]__02default:default2
1st2default:default22
idecode/registerr_reg[14]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[14]__02default:default2
2nd2default:default2/
idecode/registerr_reg[14]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[13]__02default:default2
1st2default:default22
idecode/registerr_reg[13]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[13]__02default:default2
2nd2default:default2/
idecode/registerr_reg[13]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[12]__02default:default2
1st2default:default22
idecode/registerr_reg[12]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[12]__02default:default2
2nd2default:default2/
idecode/registerr_reg[12]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[11]__02default:default2
1st2default:default22
idecode/registerr_reg[11]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[11]__02default:default2
2nd2default:default2/
idecode/registerr_reg[11]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
À
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[10]__02default:default2
1st2default:default22
idecode/registerr_reg[10]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
»
+multi-driven net %s with %s driver pin '%s'3351*oasys24
 n_2_idecode/registerr_reg[10]__02default:default2
2nd2default:default2/
idecode/registerr_reg[10]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[9]__02default:default2
1st2default:default21
idecode/registerr_reg[9]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[9]__02default:default2
2nd2default:default2.
idecode/registerr_reg[9]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[8]__02default:default2
1st2default:default21
idecode/registerr_reg[8]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[8]__02default:default2
2nd2default:default2.
idecode/registerr_reg[8]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[7]__02default:default2
1st2default:default21
idecode/registerr_reg[7]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[7]__02default:default2
2nd2default:default2.
idecode/registerr_reg[7]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[6]__02default:default2
1st2default:default21
idecode/registerr_reg[6]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[6]__02default:default2
2nd2default:default2.
idecode/registerr_reg[6]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[5]__02default:default2
1st2default:default21
idecode/registerr_reg[5]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[5]__02default:default2
2nd2default:default2.
idecode/registerr_reg[5]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[4]__02default:default2
1st2default:default21
idecode/registerr_reg[4]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[4]__02default:default2
2nd2default:default2.
idecode/registerr_reg[4]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[3]__02default:default2
1st2default:default21
idecode/registerr_reg[3]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[3]__02default:default2
2nd2default:default2.
idecode/registerr_reg[3]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[2]__02default:default2
1st2default:default21
idecode/registerr_reg[2]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[2]__02default:default2
2nd2default:default2.
idecode/registerr_reg[2]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[1]__02default:default2
1st2default:default21
idecode/registerr_reg[1]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[1]__02default:default2
2nd2default:default2.
idecode/registerr_reg[1]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
…
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[0]__02default:default2
1st2default:default21
idecode/registerr_reg[0]__0/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
∆
+multi-driven net %s with %s driver pin '%s'3351*oasys23
n_2_idecode/registerr_reg[0]__02default:default2
2nd2default:default2.
idecode/registerr_reg[0]/Q2default:default2c
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
4162default:default8@Z8-3352
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|       34|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 712.426 ; gain = 548.195
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 712.426 ; gain = 548.195
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|      |BlackBox name |Instances |
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|1     |program       |         1|
2default:default
F
%s*synth27
#|2     |ram           |         1|
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
A
%s*synth22
+------+-------------+------+
2default:default
A
%s*synth22
|      |Cell         |Count |
2default:default
A
%s*synth22
+------+-------------+------+
2default:default
A
%s*synth22
|1     |program_bbox |     1|
2default:default
A
%s*synth22
|2     |ram_bbox     |     1|
2default:default
A
%s*synth22
|3     |BUFG         |     2|
2default:default
A
%s*synth22
|4     |CARRY4       |   613|
2default:default
A
%s*synth22
|5     |DSP48E1_1    |     4|
2default:default
A
%s*synth22
|6     |INV          |     2|
2default:default
A
%s*synth22
|7     |LUT1         |   179|
2default:default
A
%s*synth22
|8     |LUT2         |   243|
2default:default
A
%s*synth22
|9     |LUT3         |  2100|
2default:default
A
%s*synth22
|10    |LUT4         |   114|
2default:default
A
%s*synth22
|11    |LUT5         |   230|
2default:default
A
%s*synth22
|12    |LUT6         |   505|
2default:default
A
%s*synth22
|13    |MUXF7        |     7|
2default:default
A
%s*synth22
|14    |FDRE         |    70|
2default:default
A
%s*synth22
|15    |LD           |    98|
2default:default
A
%s*synth22
|16    |IBUF         |     3|
2default:default
A
%s*synth22
|17    |OBUF         |   364|
2default:default
A
%s*synth22
|18    |OBUFT        |    85|
2default:default
A
%s*synth22
+------+-------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
I
%s*synth2:
&+------+----------+----------+------+
2default:default
I
%s*synth2:
&|      |Instance  |Module    |Cells |
2default:default
I
%s*synth2:
&+------+----------+----------+------+
2default:default
I
%s*synth2:
&|1     |top       |          |  4683|
2default:default
I
%s*synth2:
&|2     |  ifetch  |Ifect32   |  3925|
2default:default
I
%s*synth2:
&|3     |  idecode |Idecode32 |    69|
2default:default
I
%s*synth2:
&|4     |  dmemory |dmemory32 |    45|
2default:default
I
%s*synth2:
&|5     |  execute |Execute32 |    64|
2default:default
I
%s*synth2:
&+------+----------+----------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 712.426 ; gain = 548.195
2default:default
m
%s*synth2^
JSynthesis finished with 0 errors, 68 critical warnings and 2310 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 712.426 ; gain = 548.195
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1052default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
ì
æNetlist '%s' is not ideal for floorplanning, since the cellview '%s' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
310*netlist2
minisys2default:default2
Ifect322default:defaultZ29-101
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
D
Pushed %s inverter(s).
98*opt2
702default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
ó
!Unisim Transformation Summary:
%s111*project2[
G  A total of 98 instances were transformed.
  LD => LDCE: 98 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
412default:default2
4792default:default2
682default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:01:032default:default2
00:01:062default:default2
1038.6722default:default2
837.9572default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ä
treport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1038.672 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Wed Jan 07 15:09:53 20152default:defaultZ17-206