{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564689280360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564689280375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 15:54:40 2019 " "Processing started: Thu Aug 01 15:54:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564689280375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689280375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectMain -c projectMain " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectMain -c projectMain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689280375 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1564689284250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689295748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689295748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689295748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689295748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689295763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689295763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689295763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689295763 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "projectMain.v(150) " "Verilog HDL information at projectMain.v(150): always construct contains both blocking and non-blocking assignments" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564689295763 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "projectMain.v(309) " "Verilog HDL Module Instantiation warning at projectMain.v(309): ignored dangling comma in List of Port Connections" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 309 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1564689295763 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "projectMain.v(356) " "Verilog HDL information at projectMain.v(356): always construct contains both blocking and non-blocking assignments" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 356 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564689295763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectmain.v 2 2 " "Found 2 design units, including 2 entities, in source file projectmain.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectMain " "Found entity 1: projectMain" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689295763 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689295763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689295763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectMain " "Elaborating entity \"projectMain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564689296138 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] projectMain.v(46) " "Output port \"LEDG\[7..0\]\" at projectMain.v(46) has no driver" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564689296154 "|projectMain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "projectMain.v" "VGA" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689296185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689296185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689297703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689297703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE board.mif " "Parameter \"INIT_FILE\" = \"board.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689297703 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564689297703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71g1 " "Found entity 1: altsyncram_71g1" {  } { { "db/altsyncram_71g1.tdf" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/altsyncram_71g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689297812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689297812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated " "Elaborating entity \"altsyncram_71g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689297812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/decode_5ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689297890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689297890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|decode_5ua:decode2 " "Elaborating entity \"decode_5ua\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|decode_5ua:decode2\"" {  } { { "db/altsyncram_71g1.tdf" "decode2" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/altsyncram_71g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689297890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689297968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689297968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|decode_u9a:rden_decode_b " "Elaborating entity \"decode_u9a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|decode_u9a:rden_decode_b\"" {  } { { "db/altsyncram_71g1.tdf" "rden_decode_b" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/altsyncram_71g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689297968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/mux_hob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689298047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689298047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hob vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|mux_hob:mux3 " "Elaborating entity \"mux_hob\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_71g1:auto_generated\|mux_hob:mux3\"" {  } { { "db/altsyncram_71g1.tdf" "mux3" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/altsyncram_71g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689298047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689298062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689299898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689299898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564689299898 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564689299898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689299898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lut_coordinates.v 1 1 " "Using design file lut_coordinates.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lut_coordinates " "Found entity 1: lut_coordinates" {  } { { "lut_coordinates.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/lut_coordinates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689299929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564689299929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_coordinates lut_coordinates:lookUpP1 " "Elaborating entity \"lut_coordinates\" for hierarchy \"lut_coordinates:lookUpP1\"" {  } { { "projectMain.v" "lookUpP1" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689299945 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "randomnumgernerator.v(43) " "Verilog HDL Event Control warning at randomnumgernerator.v(43): Event Control contains a complex event expression" {  } { { "randomnumgernerator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v" 43 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1564689299960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "randomnumgernerator.v 2 2 " "Using design file randomnumgernerator.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 randomNumGernerator " "Found entity 1: randomNumGernerator" {  } { { "randomnumgernerator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689299976 ""} { "Info" "ISGN_ENTITY_NAME" "2 DisplayCounter " "Found entity 2: DisplayCounter" {  } { { "randomnumgernerator.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689299976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564689299976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumGernerator randomNumGernerator:rng " "Elaborating entity \"randomNumGernerator\" for hierarchy \"randomNumGernerator:rng\"" {  } { { "projectMain.v" "rng" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689299976 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "ratedivider.v(9) " "Verilog HDL Event Control warning at ratedivider.v(9): Event Control contains a complex event expression" {  } { { "ratedivider.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/ratedivider.v" 9 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1564689300007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ratedivider.v 1 1 " "Using design file ratedivider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RateDivider " "Found entity 1: RateDivider" {  } { { "ratedivider.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/ratedivider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689300007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564689300007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider randomNumGernerator:rng\|RateDivider:one " "Elaborating entity \"RateDivider\" for hierarchy \"randomNumGernerator:rng\|RateDivider:one\"" {  } { { "randomnumgernerator.v" "one" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689300007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ratedivider.v(24) " "Verilog HDL assignment warning at ratedivider.v(24): truncated value with size 32 to match size of target (1)" {  } { { "ratedivider.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/ratedivider.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564689300007 "|projectMain|randomNumGernerator:rng|RateDivider:one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayCounter randomNumGernerator:rng\|DisplayCounter:one1 " "Elaborating entity \"DisplayCounter\" for hierarchy \"randomNumGernerator:rng\|DisplayCounter:one1\"" {  } { { "randomnumgernerator.v" "one1" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689300007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd.v 1 1 " "Using design file bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "bcd.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/bcd.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689300054 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564689300054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:BCD_P1 " "Elaborating entity \"BCD\" for hierarchy \"BCD:BCD_P1\"" {  } { { "projectMain.v" "BCD_P1" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689300054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(27) " "Verilog HDL assignment warning at bcd.v(27): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/bcd.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564689300054 "|projectMain|BCD:BCD_P1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(25) " "Verilog HDL assignment warning at bcd.v(25): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/bcd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564689300054 "|projectMain|BCD:BCD_P1"}
{ "Warning" "WSGN_SEARCH_FILE" "hex_seg.v 1 1 " "Using design file hex_seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_seg " "Found entity 1: HEX_seg" {  } { { "hex_seg.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/hex_seg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689300085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564689300085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_seg HEX_seg:HEX_0 " "Elaborating entity \"HEX_seg\" for hierarchy \"HEX_seg:HEX_0\"" {  } { { "projectMain.v" "HEX_0" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689300085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapathP1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapathP1\"" {  } { { "projectMain.v" "datapathP1" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689300101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectMain.v(378) " "Verilog HDL assignment warning at projectMain.v(378): truncated value with size 32 to match size of target (1)" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564689300101 "|projectMain|datapath:datapathP1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectMain.v(420) " "Verilog HDL assignment warning at projectMain.v(420): truncated value with size 32 to match size of target (1)" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564689300101 "|projectMain|datapath:datapathP1"}
{ "Warning" "WSGN_SEARCH_FILE" "led_blinking.v 1 1 " "Using design file led_blinking.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_blinking " "Found entity 1: led_blinking" {  } { { "led_blinking.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/led_blinking.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564689300163 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564689300163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_blinking led_blinking:ShowingWinner " "Elaborating entity \"led_blinking\" for hierarchy \"led_blinking:ShowingWinner\"" {  } { { "projectMain.v" "ShowingWinner" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689300163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 led_blinking.v(20) " "Verilog HDL assignment warning at led_blinking.v(20): truncated value with size 32 to match size of target (27)" {  } { { "led_blinking.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/led_blinking.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564689300179 "|projectMain|led_blinking:ShowingWinner"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564689302124 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564689304307 "|projectMain|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1564689304307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564689304490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/output_files/projectMain.map.smsg " "Generated suppressed messages file C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/output_files/projectMain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689308447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564689309150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564689309150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "projectMain.v" "" { Text "C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564689310306 "|projectMain|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1564689310306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1329 " "Implemented 1329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564689310306 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564689310306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1164 " "Implemented 1164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564689310306 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564689310306 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1564689310306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564689310306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4999 " "Peak virtual memory: 4999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564689310337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 15:55:10 2019 " "Processing ended: Thu Aug 01 15:55:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564689310337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564689310337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564689310337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564689310337 ""}
