#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 10 16:45:51 2022
# Process ID: 32684
# Current directory: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/impl_2
# Command line: vivado.exe -log Lab_5_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Lab_5_wrapper.tcl -notrace
# Log file: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/impl_2/Lab_5_wrapper.vdi
# Journal file: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source Lab_5_wrapper.tcl -notrace
Command: open_checkpoint D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/impl_2/Lab_5_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 300.535 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1129.438 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1129.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1129.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1129.438 ; gain = 828.902
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.608 . Memory (MB): peak = 1143.043 ; gain = 13.605

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 258a00676

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1194.633 ; gain = 51.590

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "3fdaac69be764ee0".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "ce33b089ce98258b".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1483.660 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1487fd0d6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 1483.660 ; gain = 153.840

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 237973c23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.660 ; gain = 153.840
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 40 cells
INFO: [Opt 31-1021] In phase Retarget, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 21042968f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.660 ; gain = 153.840
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2456e395e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.660 ; gain = 153.840
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 130 cells
INFO: [Opt 31-1021] In phase Sweep, 935 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2456e395e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.660 ; gain = 153.840
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2456e395e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1483.660 ; gain = 153.840
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2456e395e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1483.660 ; gain = 153.840
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              40  |                                             83  |
|  Constant propagation         |               7  |              24  |                                             80  |
|  Sweep                        |               0  |             130  |                                            935  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             73  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1483.660 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d24f4029

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1483.660 ; gain = 153.840

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.862 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 19dab19b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1714.801 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19dab19b9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1714.801 ; gain = 231.141

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19dab19b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.801 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1714.801 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21af1aa46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 1714.801 ; gain = 585.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/impl_2/Lab_5_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Lab_5_wrapper_drc_opted.rpt -pb Lab_5_wrapper_drc_opted.pb -rpx Lab_5_wrapper_drc_opted.rpx
Command: report_drc -file Lab_5_wrapper_drc_opted.rpt -pb Lab_5_wrapper_drc_opted.pb -rpx Lab_5_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/impl_2/Lab_5_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12781f62a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1714.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 130585f57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21d636299

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21d636299

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 21d636299

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cc4b8bac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1714.801 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: f8a0d3d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1c2d48b2b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c2d48b2b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1620db943

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ab62f061

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c90b7d55

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 126a0e381

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: da668b8d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19850e2d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c90f1c32

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c90f1c32

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2501ec804

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2501ec804

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.736. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24848cf95

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 24848cf95

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24848cf95

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24848cf95

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 251e2267f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 251e2267f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1714.801 ; gain = 0.000
Ending Placer Task | Checksum: 191f8d466

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1714.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.975 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/impl_2/Lab_5_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Lab_5_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Lab_5_wrapper_utilization_placed.rpt -pb Lab_5_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Lab_5_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1714.801 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e52f8538 ConstDB: 0 ShapeSum: acc94f2e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a72b315b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.801 ; gain = 0.000
Post Restoration Checksum: NetGraph: b9f5896a NumContArr: ed35a7f1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a72b315b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a72b315b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a72b315b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.801 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: bf6ee4dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.893 | TNS=0.000  | WHS=-0.204 | THS=-279.228|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: b1c26640

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.893 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17ff212a7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 2 Router Initialization | Checksum: ac886a5b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1714.801 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00760135 %
  Global Horizontal Routing Utilization  = 0.00436581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7634
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7600
  Number of Partially Routed Nets     = 34
  Number of Node Overlaps             = 24


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1046c8e3c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 821
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.947  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b995dbbd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.947  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 5a2df75a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.947  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18c6af2d4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 18c6af2d4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18c6af2d4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18c6af2d4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 18c6af2d4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10e9a078b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.062  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 156e2b387

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.801 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 156e2b387

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.26225 %
  Global Horizontal Routing Utilization  = 5.19991 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 156e2b387

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 156e2b387

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14d055d03

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1714.801 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.062  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14d055d03

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1714.801 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1714.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1714.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/impl_2/Lab_5_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Lab_5_wrapper_drc_routed.rpt -pb Lab_5_wrapper_drc_routed.pb -rpx Lab_5_wrapper_drc_routed.rpx
Command: report_drc -file Lab_5_wrapper_drc_routed.rpt -pb Lab_5_wrapper_drc_routed.pb -rpx Lab_5_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/impl_2/Lab_5_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Lab_5_wrapper_methodology_drc_routed.rpt -pb Lab_5_wrapper_methodology_drc_routed.pb -rpx Lab_5_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Lab_5_wrapper_methodology_drc_routed.rpt -pb Lab_5_wrapper_methodology_drc_routed.pb -rpx Lab_5_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/impl_2/Lab_5_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Lab_5_wrapper_power_routed.rpt -pb Lab_5_wrapper_power_summary_routed.pb -rpx Lab_5_wrapper_power_routed.rpx
Command: report_power -file Lab_5_wrapper_power_routed.rpt -pb Lab_5_wrapper_power_summary_routed.pb -rpx Lab_5_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Lab_5_wrapper_route_status.rpt -pb Lab_5_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Lab_5_wrapper_timing_summary_routed.rpt -pb Lab_5_wrapper_timing_summary_routed.pb -rpx Lab_5_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Lab_5_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Lab_5_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Lab_5_wrapper_bus_skew_routed.rpt -pb Lab_5_wrapper_bus_skew_routed.pb -rpx Lab_5_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 16:47:52 2022...
