 ==  Bambu executed with: bambu -O2 -fno-dce -fno-guess-branch-probability -fno-strict-overflow -fno-tree-dominator-opts -fno-tree-loop-optimize -fno-tree-reassoc -fno-tree-sink -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_DECIMAL/gcd/includes/values_45 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/gcd/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    __float32_subif
    __float32_ltif
    __float32_geif
    gcd
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 7
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 64
    Internally allocated memory: 64
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 7
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 64
    Internally allocated memory: 64
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function __float32_geif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function __float32_ltif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Module allocation information for function __float32_subif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.72 seconds


  Scheduling Information of function __float32_geif:
    Number of control steps: 5
    Minimum slack: 2.3197999989999989
    Estimated max frequency (MHz): 373.1064844514936
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float32_geif:
    Number of states: 3
    Minimum number of cycles: 2
    Maximum number of cycles 2
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float32_ltif:
    Number of control steps: 3
    Minimum slack: 2.421799995999999
    Estimated max frequency (MHz): 387.86750385871136
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float32_ltif:
    Number of states: 1
    Minimum number of cycles: 1
    Maximum number of cycles 1
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float32_subif:
    Number of control steps: 9
    Minimum slack: 0.011999998999998707
    Estimated max frequency (MHz): 200.48115473125873
  Time to perform scheduling: 0.59 seconds


  State Transition Graph Information of function __float32_subif:
    Number of states: 7
    Minimum number of cycles: 7
    Maximum number of cycles 7
    Done port is registered
  Time to perform creation of STG: 0.04 seconds


  Easy binding information for function __float32_geif:
    Bound operations:15/25
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float32_ltif:
    Bound operations:15/15
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float32_subif:
    Bound operations:201/347
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float32_geif:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float32_geif:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float32_geif:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float32_geif:
    Number of modules instantiated: 25
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 94
    Estimated area of MUX21: 0
    Total estimated area: 94
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __float32_ltif:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function __float32_ltif:
    Number of modules instantiated: 15
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 39
    Estimated area of MUX21: 0
    Total estimated area: 39
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __float32_subif:
    Number of storage values inserted: 63
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float32_subif:
    Register allocation algorithm obtains a sub-optimal result: 63 registers(LB:46)
  Time to perform register binding: 0.01 seconds


  Register binding information for function __float32_subif:
    Register allocation algorithm obtains a sub-optimal result: 63 registers(LB:46)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float32_subif:
    Number of modules instantiated: 347
    Number of possible conflicts for possible false paths introduced by resource sharing: 58
    Estimated resources area (no Muxes and address logic): 2026
    Estimated area of MUX21: 0
    Total estimated area: 2026
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function __float32_geif:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float32_geif:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float32_geif: 66
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float32_geif: function pipelining may come for free

  Register binding information for function __float32_ltif:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float32_ltif: 0

  Register binding information for function __float32_subif:
    Register allocation algorithm obtains a sub-optimal result: 63 registers(LB:46)
  Time to perform register binding: 0.01 seconds

  Total number of flip-flops in function __float32_subif: 451

  Module allocation information for function gcd:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function gcd:
    Number of control steps: 24
    Minimum slack: 0.70300000100000137
    Estimated max frequency (MHz): 232.72050273044468
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function gcd:
    Number of states: 22
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function gcd:
    Bound operations:26/40
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function gcd:
    Number of storage values inserted: 13
  Time to compute storage value information: 0.00 seconds


  Register binding information for function gcd:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Register binding information for function gcd:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Module binding information for function gcd:
    Number of modules instantiated: 36
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7952
    Estimated area of MUX21: 231
    Total estimated area: 8183
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function gcd:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:5)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function gcd:
    Number of allocated multiplexers (2-to-1 equivalent): 14
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function gcd: 237

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function main:
    Number of control steps: 4
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.01 seconds


  Module binding information for function main:
    Number of modules instantiated: 4
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_DECIMAL/gcd/files/values_45/test.xml" cannot be opened, creating a stub with random values
error -> Expected a number of cycles different from zero. Something wrong happened during the simulation!
	long long unsigned int SimulationTool::DetermineCycles(long long unsigned int&, unsigned int&)
	../../src/wrapper/simulation/SimulationTool.cpp:343
Please report bugs to <panda-info@polimi.it>

