library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 8;
    stages: integer := 9
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic_vector (2 downto 0);
begin
  o <= n3109_o;
  -- vhdl_source/peres.vhdl:13:17
  n3100_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3101_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3102_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3103_o <= n3101_o xor n3102_o;
  -- vhdl_source/peres.vhdl:15:17
  n3104_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3105_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3106_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3107_o <= n3105_o and n3106_o;
  -- vhdl_source/peres.vhdl:15:21
  n3108_o <= n3104_o xor n3107_o;
  n3109_o <= n3100_o & n3103_o & n3108_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_in_place_10;

architecture rtl of add_in_place_10 is
  signal s1_a : std_logic_vector (9 downto 0);
  signal s1_b : std_logic_vector (9 downto 0);
  signal s2_mid : std_logic_vector (9 downto 0);
  signal s2_a : std_logic_vector (9 downto 0);
  signal s2_b : std_logic_vector (9 downto 0);
  signal s3_mid : std_logic_vector (9 downto 0);
  signal s3_a : std_logic_vector (9 downto 0);
  signal s3_b : std_logic_vector (9 downto 0);
  signal s4_mid : std_logic_vector (9 downto 0);
  signal s4_a : std_logic_vector (9 downto 0);
  signal s4_b : std_logic_vector (9 downto 0);
  signal s5_mid : std_logic_vector (9 downto 0);
  signal s5_a : std_logic_vector (9 downto 0);
  signal s5_b : std_logic_vector (9 downto 0);
  signal s6_a : std_logic_vector (9 downto 0);
  signal s6_b : std_logic_vector (9 downto 0);
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2596 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2604 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2612 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2620 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2628 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2636 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2644 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2652 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2660 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2672 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2680 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2688 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2696 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2704 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2712 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2720 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2728 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic_vector (1 downto 0);
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic_vector (1 downto 0);
  signal n2738_o : std_logic;
  signal n2739_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2740 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic_vector (1 downto 0);
  signal n2749_o : std_logic;
  signal n2750_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2751 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic_vector (1 downto 0);
  signal n2760_o : std_logic;
  signal n2761_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2762 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic_vector (1 downto 0);
  signal n2771_o : std_logic;
  signal n2772_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2773 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic_vector (1 downto 0);
  signal n2782_o : std_logic;
  signal n2783_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2784 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2787_o : std_logic;
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic_vector (1 downto 0);
  signal n2793_o : std_logic;
  signal n2794_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2795 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic_vector (1 downto 0);
  signal n2804_o : std_logic;
  signal n2805_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2806 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic_vector (1 downto 0);
  signal n2815_o : std_logic;
  signal n2816_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2817 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic_vector (1 downto 0);
  signal n2826_o : std_logic;
  signal n2827_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2828 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2839 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2842_o : std_logic;
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic_vector (1 downto 0);
  signal n2847_o : std_logic;
  signal n2848_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2849 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic_vector (1 downto 0);
  signal n2858_o : std_logic;
  signal n2859_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2860 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic_vector (1 downto 0);
  signal n2869_o : std_logic;
  signal n2870_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2871 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2874_o : std_logic;
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic_vector (1 downto 0);
  signal n2880_o : std_logic;
  signal n2881_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2882 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic_vector (1 downto 0);
  signal n2891_o : std_logic;
  signal n2892_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2893 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic_vector (1 downto 0);
  signal n2902_o : std_logic;
  signal n2903_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2904 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic_vector (1 downto 0);
  signal n2913_o : std_logic;
  signal n2914_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2915 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic_vector (1 downto 0);
  signal n2924_o : std_logic;
  signal n2925_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2926 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic_vector (1 downto 0);
  signal n2935_o : std_logic;
  signal n2936_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2937 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic_vector (1 downto 0);
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2948 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2956 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2964 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2972 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2980 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2988 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2996 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3004 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3016 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3024 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3032 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3040 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3048 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3056 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3064 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3072 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3080 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic_vector (9 downto 0);
  signal n3086_o : std_logic_vector (9 downto 0);
  signal n3087_o : std_logic_vector (9 downto 0);
  signal n3088_o : std_logic_vector (9 downto 0);
  signal n3089_o : std_logic_vector (9 downto 0);
  signal n3090_o : std_logic_vector (9 downto 0);
  signal n3091_o : std_logic_vector (9 downto 0);
  signal n3092_o : std_logic_vector (9 downto 0);
  signal n3093_o : std_logic_vector (9 downto 0);
  signal n3094_o : std_logic_vector (9 downto 0);
  signal n3095_o : std_logic_vector (9 downto 0);
  signal n3096_o : std_logic_vector (9 downto 0);
  signal n3097_o : std_logic_vector (9 downto 0);
  signal n3098_o : std_logic_vector (9 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3085_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3086_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3087_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3088_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3089_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3090_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3091_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3092_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3093_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3094_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3095_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3096_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3097_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3098_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2593_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2594_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2595_o <= n2593_o & n2594_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2596 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2595_o,
    o => gen1_n1_cnot1_j_o);
  n2599_o <= gen1_n1_cnot1_j_n2596 (1);
  n2600_o <= gen1_n1_cnot1_j_n2596 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2601_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2602_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2603_o <= n2601_o & n2602_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2604 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2603_o,
    o => gen1_n2_cnot1_j_o);
  n2607_o <= gen1_n2_cnot1_j_n2604 (1);
  n2608_o <= gen1_n2_cnot1_j_n2604 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2609_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2610_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2611_o <= n2609_o & n2610_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2612 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2611_o,
    o => gen1_n3_cnot1_j_o);
  n2615_o <= gen1_n3_cnot1_j_n2612 (1);
  n2616_o <= gen1_n3_cnot1_j_n2612 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2617_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2618_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2619_o <= n2617_o & n2618_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2620 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2619_o,
    o => gen1_n4_cnot1_j_o);
  n2623_o <= gen1_n4_cnot1_j_n2620 (1);
  n2624_o <= gen1_n4_cnot1_j_n2620 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2625_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2626_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2627_o <= n2625_o & n2626_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2628 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2627_o,
    o => gen1_n5_cnot1_j_o);
  n2631_o <= gen1_n5_cnot1_j_n2628 (1);
  n2632_o <= gen1_n5_cnot1_j_n2628 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2633_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2634_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2635_o <= n2633_o & n2634_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2636 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2635_o,
    o => gen1_n6_cnot1_j_o);
  n2639_o <= gen1_n6_cnot1_j_n2636 (1);
  n2640_o <= gen1_n6_cnot1_j_n2636 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2641_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2642_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2643_o <= n2641_o & n2642_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2644 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2643_o,
    o => gen1_n7_cnot1_j_o);
  n2647_o <= gen1_n7_cnot1_j_n2644 (1);
  n2648_o <= gen1_n7_cnot1_j_n2644 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2649_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2650_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2651_o <= n2649_o & n2650_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2652 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2651_o,
    o => gen1_n8_cnot1_j_o);
  n2655_o <= gen1_n8_cnot1_j_n2652 (1);
  n2656_o <= gen1_n8_cnot1_j_n2652 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2657_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2658_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2659_o <= n2657_o & n2658_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2660 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2659_o,
    o => gen1_n9_cnot1_j_o);
  n2663_o <= gen1_n9_cnot1_j_n2660 (1);
  n2664_o <= gen1_n9_cnot1_j_n2660 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2665_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2666_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2667_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2668_o <= s1_a (9);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2669_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2670_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2671_o <= n2669_o & n2670_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2672 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2671_o,
    o => gen2_n9_cnot2_j_o);
  n2675_o <= gen2_n9_cnot2_j_n2672 (1);
  n2676_o <= gen2_n9_cnot2_j_n2672 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2677_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2678_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2679_o <= n2677_o & n2678_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2680 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2679_o,
    o => gen2_n8_cnot2_j_o);
  n2683_o <= gen2_n8_cnot2_j_n2680 (1);
  n2684_o <= gen2_n8_cnot2_j_n2680 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2685_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2686_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2687_o <= n2685_o & n2686_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2688 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2687_o,
    o => gen2_n7_cnot2_j_o);
  n2691_o <= gen2_n7_cnot2_j_n2688 (1);
  n2692_o <= gen2_n7_cnot2_j_n2688 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2693_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2694_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2695_o <= n2693_o & n2694_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2696 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2695_o,
    o => gen2_n6_cnot2_j_o);
  n2699_o <= gen2_n6_cnot2_j_n2696 (1);
  n2700_o <= gen2_n6_cnot2_j_n2696 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2701_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2702_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2703_o <= n2701_o & n2702_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2704 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2703_o,
    o => gen2_n5_cnot2_j_o);
  n2707_o <= gen2_n5_cnot2_j_n2704 (1);
  n2708_o <= gen2_n5_cnot2_j_n2704 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2709_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2710_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2711_o <= n2709_o & n2710_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2712 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2711_o,
    o => gen2_n4_cnot2_j_o);
  n2715_o <= gen2_n4_cnot2_j_n2712 (1);
  n2716_o <= gen2_n4_cnot2_j_n2712 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2717_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2718_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2719_o <= n2717_o & n2718_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2720 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2719_o,
    o => gen2_n3_cnot2_j_o);
  n2723_o <= gen2_n3_cnot2_j_n2720 (1);
  n2724_o <= gen2_n3_cnot2_j_n2720 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2725_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2726_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2727_o <= n2725_o & n2726_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2728 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2727_o,
    o => gen2_n2_cnot2_j_o);
  n2731_o <= gen2_n2_cnot2_j_n2728 (1);
  n2732_o <= gen2_n2_cnot2_j_n2728 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2733_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2734_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2735_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2736_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2737_o <= n2735_o & n2736_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2738_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2739_o <= n2737_o & n2738_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2740 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2739_o,
    o => gen3_n1_ccnot3_j_o);
  n2743_o <= gen3_n1_ccnot3_j_n2740 (2);
  n2744_o <= gen3_n1_ccnot3_j_n2740 (1);
  n2745_o <= gen3_n1_ccnot3_j_n2740 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2746_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2747_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2748_o <= n2746_o & n2747_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2749_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2750_o <= n2748_o & n2749_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2751 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2750_o,
    o => gen3_n2_ccnot3_j_o);
  n2754_o <= gen3_n2_ccnot3_j_n2751 (2);
  n2755_o <= gen3_n2_ccnot3_j_n2751 (1);
  n2756_o <= gen3_n2_ccnot3_j_n2751 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2757_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2758_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2759_o <= n2757_o & n2758_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2760_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2761_o <= n2759_o & n2760_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2762 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2761_o,
    o => gen3_n3_ccnot3_j_o);
  n2765_o <= gen3_n3_ccnot3_j_n2762 (2);
  n2766_o <= gen3_n3_ccnot3_j_n2762 (1);
  n2767_o <= gen3_n3_ccnot3_j_n2762 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2768_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2769_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2770_o <= n2768_o & n2769_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2771_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2772_o <= n2770_o & n2771_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2773 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2772_o,
    o => gen3_n4_ccnot3_j_o);
  n2776_o <= gen3_n4_ccnot3_j_n2773 (2);
  n2777_o <= gen3_n4_ccnot3_j_n2773 (1);
  n2778_o <= gen3_n4_ccnot3_j_n2773 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2779_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2780_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2781_o <= n2779_o & n2780_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2782_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2783_o <= n2781_o & n2782_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2784 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2783_o,
    o => gen3_n5_ccnot3_j_o);
  n2787_o <= gen3_n5_ccnot3_j_n2784 (2);
  n2788_o <= gen3_n5_ccnot3_j_n2784 (1);
  n2789_o <= gen3_n5_ccnot3_j_n2784 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2790_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2791_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2792_o <= n2790_o & n2791_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2793_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2794_o <= n2792_o & n2793_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2795 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2794_o,
    o => gen3_n6_ccnot3_j_o);
  n2798_o <= gen3_n6_ccnot3_j_n2795 (2);
  n2799_o <= gen3_n6_ccnot3_j_n2795 (1);
  n2800_o <= gen3_n6_ccnot3_j_n2795 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2801_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2802_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2803_o <= n2801_o & n2802_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2804_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2805_o <= n2803_o & n2804_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2806 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2805_o,
    o => gen3_n7_ccnot3_j_o);
  n2809_o <= gen3_n7_ccnot3_j_n2806 (2);
  n2810_o <= gen3_n7_ccnot3_j_n2806 (1);
  n2811_o <= gen3_n7_ccnot3_j_n2806 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2812_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2813_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2814_o <= n2812_o & n2813_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2815_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2816_o <= n2814_o & n2815_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2817 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2816_o,
    o => gen3_n8_ccnot3_j_o);
  n2820_o <= gen3_n8_ccnot3_j_n2817 (2);
  n2821_o <= gen3_n8_ccnot3_j_n2817 (1);
  n2822_o <= gen3_n8_ccnot3_j_n2817 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2823_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2824_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2825_o <= n2823_o & n2824_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2826_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2827_o <= n2825_o & n2826_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2828 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2827_o,
    o => gen3_n9_ccnot3_j_o);
  n2831_o <= gen3_n9_ccnot3_j_n2828 (2);
  n2832_o <= gen3_n9_ccnot3_j_n2828 (1);
  n2833_o <= gen3_n9_ccnot3_j_n2828 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2834_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2835_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2836_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2837_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2838_o <= n2836_o & n2837_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2839 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2838_o,
    o => cnot_4_o);
  n2842_o <= cnot_4_n2839 (1);
  n2843_o <= cnot_4_n2839 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2844_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2845_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2846_o <= n2844_o & n2845_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2847_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2848_o <= n2846_o & n2847_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2849 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2848_o,
    o => gen4_n8_peres4_j_o);
  n2852_o <= gen4_n8_peres4_j_n2849 (2);
  n2853_o <= gen4_n8_peres4_j_n2849 (1);
  n2854_o <= gen4_n8_peres4_j_n2849 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2855_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2856_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2857_o <= n2855_o & n2856_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2858_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2859_o <= n2857_o & n2858_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2860 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2859_o,
    o => gen4_n7_peres4_j_o);
  n2863_o <= gen4_n7_peres4_j_n2860 (2);
  n2864_o <= gen4_n7_peres4_j_n2860 (1);
  n2865_o <= gen4_n7_peres4_j_n2860 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2866_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2867_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2868_o <= n2866_o & n2867_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2869_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2870_o <= n2868_o & n2869_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2871 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2870_o,
    o => gen4_n6_peres4_j_o);
  n2874_o <= gen4_n6_peres4_j_n2871 (2);
  n2875_o <= gen4_n6_peres4_j_n2871 (1);
  n2876_o <= gen4_n6_peres4_j_n2871 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2877_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2878_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2879_o <= n2877_o & n2878_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2880_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2881_o <= n2879_o & n2880_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2882 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2881_o,
    o => gen4_n5_peres4_j_o);
  n2885_o <= gen4_n5_peres4_j_n2882 (2);
  n2886_o <= gen4_n5_peres4_j_n2882 (1);
  n2887_o <= gen4_n5_peres4_j_n2882 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2888_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2889_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2890_o <= n2888_o & n2889_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2891_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2892_o <= n2890_o & n2891_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2893 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2892_o,
    o => gen4_n4_peres4_j_o);
  n2896_o <= gen4_n4_peres4_j_n2893 (2);
  n2897_o <= gen4_n4_peres4_j_n2893 (1);
  n2898_o <= gen4_n4_peres4_j_n2893 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2899_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2900_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2901_o <= n2899_o & n2900_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2902_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2903_o <= n2901_o & n2902_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2904 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2903_o,
    o => gen4_n3_peres4_j_o);
  n2907_o <= gen4_n3_peres4_j_n2904 (2);
  n2908_o <= gen4_n3_peres4_j_n2904 (1);
  n2909_o <= gen4_n3_peres4_j_n2904 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2910_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2911_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2912_o <= n2910_o & n2911_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2913_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2914_o <= n2912_o & n2913_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2915 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2914_o,
    o => gen4_n2_peres4_j_o);
  n2918_o <= gen4_n2_peres4_j_n2915 (2);
  n2919_o <= gen4_n2_peres4_j_n2915 (1);
  n2920_o <= gen4_n2_peres4_j_n2915 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2921_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2922_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2923_o <= n2921_o & n2922_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2924_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2925_o <= n2923_o & n2924_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2926 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2925_o,
    o => gen4_n1_peres4_j_o);
  n2929_o <= gen4_n1_peres4_j_n2926 (2);
  n2930_o <= gen4_n1_peres4_j_n2926 (1);
  n2931_o <= gen4_n1_peres4_j_n2926 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2932_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2933_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2934_o <= n2932_o & n2933_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2935_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2936_o <= n2934_o & n2935_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2937 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2936_o,
    o => gen4_n0_peres4_j_o);
  n2940_o <= gen4_n0_peres4_j_n2937 (2);
  n2941_o <= gen4_n0_peres4_j_n2937 (1);
  n2942_o <= gen4_n0_peres4_j_n2937 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2943_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2944_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2945_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2946_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2947_o <= n2945_o & n2946_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2948 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2947_o,
    o => gen5_n1_cnot5_j_o);
  n2951_o <= gen5_n1_cnot5_j_n2948 (1);
  n2952_o <= gen5_n1_cnot5_j_n2948 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2953_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2954_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2955_o <= n2953_o & n2954_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2956 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2955_o,
    o => gen5_n2_cnot5_j_o);
  n2959_o <= gen5_n2_cnot5_j_n2956 (1);
  n2960_o <= gen5_n2_cnot5_j_n2956 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2961_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2962_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2963_o <= n2961_o & n2962_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2964 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2963_o,
    o => gen5_n3_cnot5_j_o);
  n2967_o <= gen5_n3_cnot5_j_n2964 (1);
  n2968_o <= gen5_n3_cnot5_j_n2964 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2969_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2970_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2971_o <= n2969_o & n2970_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2972 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2971_o,
    o => gen5_n4_cnot5_j_o);
  n2975_o <= gen5_n4_cnot5_j_n2972 (1);
  n2976_o <= gen5_n4_cnot5_j_n2972 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2977_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2978_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2979_o <= n2977_o & n2978_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2980 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2979_o,
    o => gen5_n5_cnot5_j_o);
  n2983_o <= gen5_n5_cnot5_j_n2980 (1);
  n2984_o <= gen5_n5_cnot5_j_n2980 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2985_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2986_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2987_o <= n2985_o & n2986_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2988 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2987_o,
    o => gen5_n6_cnot5_j_o);
  n2991_o <= gen5_n6_cnot5_j_n2988 (1);
  n2992_o <= gen5_n6_cnot5_j_n2988 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2993_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2994_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2995_o <= n2993_o & n2994_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2996 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2995_o,
    o => gen5_n7_cnot5_j_o);
  n2999_o <= gen5_n7_cnot5_j_n2996 (1);
  n3000_o <= gen5_n7_cnot5_j_n2996 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3001_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3002_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3003_o <= n3001_o & n3002_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3004 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3003_o,
    o => gen5_n8_cnot5_j_o);
  n3007_o <= gen5_n8_cnot5_j_n3004 (1);
  n3008_o <= gen5_n8_cnot5_j_n3004 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3009_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3010_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3011_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3012_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3013_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3014_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3015_o <= n3013_o & n3014_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3016 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3015_o,
    o => gen6_n1_cnot1_j_o);
  n3019_o <= gen6_n1_cnot1_j_n3016 (1);
  n3020_o <= gen6_n1_cnot1_j_n3016 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3021_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3022_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3023_o <= n3021_o & n3022_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3024 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3023_o,
    o => gen6_n2_cnot1_j_o);
  n3027_o <= gen6_n2_cnot1_j_n3024 (1);
  n3028_o <= gen6_n2_cnot1_j_n3024 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3029_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3030_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3031_o <= n3029_o & n3030_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3032 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3031_o,
    o => gen6_n3_cnot1_j_o);
  n3035_o <= gen6_n3_cnot1_j_n3032 (1);
  n3036_o <= gen6_n3_cnot1_j_n3032 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3037_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3038_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3039_o <= n3037_o & n3038_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3040 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3039_o,
    o => gen6_n4_cnot1_j_o);
  n3043_o <= gen6_n4_cnot1_j_n3040 (1);
  n3044_o <= gen6_n4_cnot1_j_n3040 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3045_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3046_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3047_o <= n3045_o & n3046_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3048 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3047_o,
    o => gen6_n5_cnot1_j_o);
  n3051_o <= gen6_n5_cnot1_j_n3048 (1);
  n3052_o <= gen6_n5_cnot1_j_n3048 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3053_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3054_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3055_o <= n3053_o & n3054_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3056 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3055_o,
    o => gen6_n6_cnot1_j_o);
  n3059_o <= gen6_n6_cnot1_j_n3056 (1);
  n3060_o <= gen6_n6_cnot1_j_n3056 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3061_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3062_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3063_o <= n3061_o & n3062_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3064 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3063_o,
    o => gen6_n7_cnot1_j_o);
  n3067_o <= gen6_n7_cnot1_j_n3064 (1);
  n3068_o <= gen6_n7_cnot1_j_n3064 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3069_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3070_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3071_o <= n3069_o & n3070_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3072 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3071_o,
    o => gen6_n8_cnot1_j_o);
  n3075_o <= gen6_n8_cnot1_j_n3072 (1);
  n3076_o <= gen6_n8_cnot1_j_n3072 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3077_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3078_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3079_o <= n3077_o & n3078_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3080 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3079_o,
    o => gen6_n9_cnot1_j_o);
  n3083_o <= gen6_n9_cnot1_j_n3080 (1);
  n3084_o <= gen6_n9_cnot1_j_n3080 (0);
  n3085_o <= n2663_o & n2655_o & n2647_o & n2639_o & n2631_o & n2623_o & n2615_o & n2607_o & n2599_o & n2665_o;
  n3086_o <= n2664_o & n2656_o & n2648_o & n2640_o & n2632_o & n2624_o & n2616_o & n2608_o & n2600_o & n2666_o;
  n3087_o <= n2668_o & n2675_o & n2683_o & n2691_o & n2699_o & n2707_o & n2715_o & n2723_o & n2731_o & n2667_o;
  n3088_o <= n2676_o & n2684_o & n2692_o & n2700_o & n2708_o & n2716_o & n2724_o & n2732_o & n2733_o;
  n3089_o <= n2833_o & n2822_o & n2811_o & n2800_o & n2789_o & n2778_o & n2767_o & n2756_o & n2745_o & n2734_o;
  n3090_o <= n2834_o & n2832_o & n2821_o & n2810_o & n2799_o & n2788_o & n2777_o & n2766_o & n2755_o & n2744_o;
  n3091_o <= n2835_o & n2831_o & n2820_o & n2809_o & n2798_o & n2787_o & n2776_o & n2765_o & n2754_o & n2743_o;
  n3092_o <= n2842_o & n2852_o & n2863_o & n2874_o & n2885_o & n2896_o & n2907_o & n2918_o & n2929_o & n2940_o;
  n3093_o <= n2854_o & n2865_o & n2876_o & n2887_o & n2898_o & n2909_o & n2920_o & n2931_o & n2942_o & n2943_o;
  n3094_o <= n2843_o & n2853_o & n2864_o & n2875_o & n2886_o & n2897_o & n2908_o & n2919_o & n2930_o & n2941_o;
  n3095_o <= n3008_o & n3000_o & n2992_o & n2984_o & n2976_o & n2968_o & n2960_o & n2952_o & n2944_o;
  n3096_o <= n3010_o & n3007_o & n2999_o & n2991_o & n2983_o & n2975_o & n2967_o & n2959_o & n2951_o & n3009_o;
  n3097_o <= n3083_o & n3075_o & n3067_o & n3059_o & n3051_o & n3043_o & n3035_o & n3027_o & n3019_o & n3011_o;
  n3098_o <= n3084_o & n3076_o & n3068_o & n3060_o & n3052_o & n3044_o & n3036_o & n3028_o & n3020_o & n3012_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2584_o : std_logic_vector (1 downto 0);
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic_vector (2 downto 0);
begin
  o <= n2590_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2584_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2585_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2586_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2587_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2588_o <= n2586_o and n2587_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2589_o <= n2585_o xor n2588_o;
  n2590_o <= n2584_o & n2589_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic_vector (1 downto 0);
begin
  o <= n2582_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2578_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2579_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2580_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2581_o <= n2579_o xor n2580_o;
  n2582_o <= n2578_o & n2581_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_8 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_8;

architecture rtl of angleh_lookup_9_8 is
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic_vector (8 downto 0);
begin
  o <= n2576_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2566_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2567_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2568_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2569_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2570_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2571_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2572_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2573_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2574_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2575_o <= not n2574_o;
  n2576_o <= n2566_o & n2567_o & n2568_o & n2569_o & n2570_o & n2571_o & n2572_o & n2573_o & n2575_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_7 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_7;

architecture rtl of angleh_lookup_9_7 is
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic_vector (8 downto 0);
begin
  o <= n2564_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2554_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2555_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2556_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2557_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2558_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2559_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2560_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2561_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2562_o <= not n2561_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2563_o <= i (0);
  n2564_o <= n2554_o & n2555_o & n2556_o & n2557_o & n2558_o & n2559_o & n2560_o & n2562_o & n2563_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2497 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2505 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2513 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2521 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2529 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2537 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2545 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (6 downto 0);
  signal n2552_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n2550_o;
  o <= n2551_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2552_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2494_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2495_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2496_o <= n2494_o & n2495_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2497 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2496_o,
    o => gen1_n0_cnot0_o);
  n2500_o <= gen1_n0_cnot0_n2497 (1);
  n2501_o <= gen1_n0_cnot0_n2497 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2502_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2503_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2504_o <= n2502_o & n2503_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2505 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2504_o,
    o => gen1_n1_cnot0_o);
  n2508_o <= gen1_n1_cnot0_n2505 (1);
  n2509_o <= gen1_n1_cnot0_n2505 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2510_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2511_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2512_o <= n2510_o & n2511_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2513 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2512_o,
    o => gen1_n2_cnot0_o);
  n2516_o <= gen1_n2_cnot0_n2513 (1);
  n2517_o <= gen1_n2_cnot0_n2513 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2518_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2519_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2520_o <= n2518_o & n2519_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2521 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2520_o,
    o => gen1_n3_cnot0_o);
  n2524_o <= gen1_n3_cnot0_n2521 (1);
  n2525_o <= gen1_n3_cnot0_n2521 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2526_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2527_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2528_o <= n2526_o & n2527_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2529 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2528_o,
    o => gen1_n4_cnot0_o);
  n2532_o <= gen1_n4_cnot0_n2529 (1);
  n2533_o <= gen1_n4_cnot0_n2529 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2534_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2535_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2536_o <= n2534_o & n2535_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2537 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2536_o,
    o => gen1_n5_cnot0_o);
  n2540_o <= gen1_n5_cnot0_n2537 (1);
  n2541_o <= gen1_n5_cnot0_n2537 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2542_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2543_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2544_o <= n2542_o & n2543_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2545 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2544_o,
    o => gen1_n6_cnot0_o);
  n2548_o <= gen1_n6_cnot0_n2545 (1);
  n2549_o <= gen1_n6_cnot0_n2545 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2550_o <= ctrl_prop (7);
  n2551_o <= n2549_o & n2541_o & n2533_o & n2525_o & n2517_o & n2509_o & n2501_o;
  n2552_o <= n2548_o & n2540_o & n2532_o & n2524_o & n2516_o & n2508_o & n2500_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_6 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_6;

architecture rtl of angleh_lookup_9_6 is
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic_vector (8 downto 0);
begin
  o <= n2491_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2481_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2482_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2483_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2484_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2485_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2486_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2487_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2488_o <= not n2487_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2489_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2490_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2491_o <= n2481_o & n2482_o & n2483_o & n2484_o & n2485_o & n2486_o & n2488_o & n2489_o & n2490_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2432 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2440 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2448 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2456 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2464 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2472 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic_vector (5 downto 0);
  signal n2479_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n2477_o;
  o <= n2478_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2479_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2429_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2430_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2431_o <= n2429_o & n2430_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2432 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2431_o,
    o => gen1_n0_cnot0_o);
  n2435_o <= gen1_n0_cnot0_n2432 (1);
  n2436_o <= gen1_n0_cnot0_n2432 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2437_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2438_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2439_o <= n2437_o & n2438_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2440 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2439_o,
    o => gen1_n1_cnot0_o);
  n2443_o <= gen1_n1_cnot0_n2440 (1);
  n2444_o <= gen1_n1_cnot0_n2440 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2445_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2446_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2447_o <= n2445_o & n2446_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2448 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2447_o,
    o => gen1_n2_cnot0_o);
  n2451_o <= gen1_n2_cnot0_n2448 (1);
  n2452_o <= gen1_n2_cnot0_n2448 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2453_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2454_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2455_o <= n2453_o & n2454_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2456 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2455_o,
    o => gen1_n3_cnot0_o);
  n2459_o <= gen1_n3_cnot0_n2456 (1);
  n2460_o <= gen1_n3_cnot0_n2456 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2461_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2462_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2463_o <= n2461_o & n2462_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2464 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2463_o,
    o => gen1_n4_cnot0_o);
  n2467_o <= gen1_n4_cnot0_n2464 (1);
  n2468_o <= gen1_n4_cnot0_n2464 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2469_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2470_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2471_o <= n2469_o & n2470_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2472 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2471_o,
    o => gen1_n5_cnot0_o);
  n2475_o <= gen1_n5_cnot0_n2472 (1);
  n2476_o <= gen1_n5_cnot0_n2472 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2477_o <= ctrl_prop (6);
  n2478_o <= n2476_o & n2468_o & n2460_o & n2452_o & n2444_o & n2436_o;
  n2479_o <= n2475_o & n2467_o & n2459_o & n2451_o & n2443_o & n2435_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_5 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_5;

architecture rtl of angleh_lookup_9_5 is
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic_vector (8 downto 0);
begin
  o <= n2426_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2416_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2417_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2418_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2419_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2420_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2421_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2422_o <= not n2421_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2423_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2424_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2425_o <= i (0);
  n2426_o <= n2416_o & n2417_o & n2418_o & n2419_o & n2420_o & n2422_o & n2423_o & n2424_o & n2425_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2375 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2383 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2391 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2399 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2407 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic_vector (4 downto 0);
  signal n2414_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n2412_o;
  o <= n2413_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2414_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2372_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2373_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2374_o <= n2372_o & n2373_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2375 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2374_o,
    o => gen1_n0_cnot0_o);
  n2378_o <= gen1_n0_cnot0_n2375 (1);
  n2379_o <= gen1_n0_cnot0_n2375 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2380_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2381_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2382_o <= n2380_o & n2381_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2383 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2382_o,
    o => gen1_n1_cnot0_o);
  n2386_o <= gen1_n1_cnot0_n2383 (1);
  n2387_o <= gen1_n1_cnot0_n2383 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2388_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2389_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2390_o <= n2388_o & n2389_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2391 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2390_o,
    o => gen1_n2_cnot0_o);
  n2394_o <= gen1_n2_cnot0_n2391 (1);
  n2395_o <= gen1_n2_cnot0_n2391 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2396_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2397_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2398_o <= n2396_o & n2397_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2399 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2398_o,
    o => gen1_n3_cnot0_o);
  n2402_o <= gen1_n3_cnot0_n2399 (1);
  n2403_o <= gen1_n3_cnot0_n2399 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2404_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2405_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2406_o <= n2404_o & n2405_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2407 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2406_o,
    o => gen1_n4_cnot0_o);
  n2410_o <= gen1_n4_cnot0_n2407 (1);
  n2411_o <= gen1_n4_cnot0_n2407 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2412_o <= ctrl_prop (5);
  n2413_o <= n2411_o & n2403_o & n2395_o & n2387_o & n2379_o;
  n2414_o <= n2410_o & n2402_o & n2394_o & n2386_o & n2378_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_4 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_4;

architecture rtl of angleh_lookup_9_4 is
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic_vector (8 downto 0);
begin
  o <= n2369_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2359_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2360_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2361_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2362_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2363_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2364_o <= not n2363_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2365_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2366_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2367_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2368_o <= i (0);
  n2369_o <= n2359_o & n2360_o & n2361_o & n2362_o & n2364_o & n2365_o & n2366_o & n2367_o & n2368_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2326 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2334 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2342 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2350 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic_vector (3 downto 0);
  signal n2357_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2355_o;
  o <= n2356_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2357_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2323_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2324_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2325_o <= n2323_o & n2324_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2326 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2325_o,
    o => gen1_n0_cnot0_o);
  n2329_o <= gen1_n0_cnot0_n2326 (1);
  n2330_o <= gen1_n0_cnot0_n2326 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2331_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2332_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2333_o <= n2331_o & n2332_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2334 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2333_o,
    o => gen1_n1_cnot0_o);
  n2337_o <= gen1_n1_cnot0_n2334 (1);
  n2338_o <= gen1_n1_cnot0_n2334 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2339_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2340_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2341_o <= n2339_o & n2340_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2342 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2341_o,
    o => gen1_n2_cnot0_o);
  n2345_o <= gen1_n2_cnot0_n2342 (1);
  n2346_o <= gen1_n2_cnot0_n2342 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2347_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2348_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2349_o <= n2347_o & n2348_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2350 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2349_o,
    o => gen1_n3_cnot0_o);
  n2353_o <= gen1_n3_cnot0_n2350 (1);
  n2354_o <= gen1_n3_cnot0_n2350 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2355_o <= ctrl_prop (4);
  n2356_o <= n2354_o & n2346_o & n2338_o & n2330_o;
  n2357_o <= n2353_o & n2345_o & n2337_o & n2329_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_3 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_3;

architecture rtl of angleh_lookup_9_3 is
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic_vector (8 downto 0);
begin
  o <= n2320_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2310_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2311_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2312_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2313_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2314_o <= not n2313_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2315_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2316_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2317_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2318_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2319_o <= i (0);
  n2320_o <= n2310_o & n2311_o & n2312_o & n2314_o & n2315_o & n2316_o & n2317_o & n2318_o & n2319_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2285 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2293 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2301 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic_vector (2 downto 0);
  signal n2308_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2306_o;
  o <= n2307_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2308_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2282_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2283_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2284_o <= n2282_o & n2283_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2285 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2284_o,
    o => gen1_n0_cnot0_o);
  n2288_o <= gen1_n0_cnot0_n2285 (1);
  n2289_o <= gen1_n0_cnot0_n2285 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2290_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2291_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2292_o <= n2290_o & n2291_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2293 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2292_o,
    o => gen1_n1_cnot0_o);
  n2296_o <= gen1_n1_cnot0_n2293 (1);
  n2297_o <= gen1_n1_cnot0_n2293 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2298_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2299_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2300_o <= n2298_o & n2299_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2301 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2300_o,
    o => gen1_n2_cnot0_o);
  n2304_o <= gen1_n2_cnot0_n2301 (1);
  n2305_o <= gen1_n2_cnot0_n2301 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2306_o <= ctrl_prop (3);
  n2307_o <= n2305_o & n2297_o & n2289_o;
  n2308_o <= n2304_o & n2296_o & n2288_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_2 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_2;

architecture rtl of angleh_lookup_9_2 is
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic_vector (8 downto 0);
begin
  o <= n2279_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2268_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2269_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2270_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2271_o <= not n2270_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2272_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2273_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2274_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2275_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2276_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2277_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2278_o <= not n2277_o;
  n2279_o <= n2268_o & n2269_o & n2271_o & n2272_o & n2273_o & n2274_o & n2275_o & n2276_o & n2278_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2251 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2259 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic_vector (1 downto 0);
  signal n2266_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2264_o;
  o <= n2265_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2266_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2248_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2249_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2250_o <= n2248_o & n2249_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2251 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2250_o,
    o => gen1_n0_cnot0_o);
  n2254_o <= gen1_n0_cnot0_n2251 (1);
  n2255_o <= gen1_n0_cnot0_n2251 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2256_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2257_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2258_o <= n2256_o & n2257_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2259 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2258_o,
    o => gen1_n1_cnot0_o);
  n2262_o <= gen1_n1_cnot0_n2259 (1);
  n2263_o <= gen1_n1_cnot0_n2259 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2264_o <= ctrl_prop (2);
  n2265_o <= n2263_o & n2255_o;
  n2266_o <= n2262_o & n2254_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_1;

architecture rtl of angleh_lookup_9_1 is
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic_vector (8 downto 0);
begin
  o <= n2245_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2233_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2234_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2235_o <= not n2234_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2236_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2237_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2238_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2239_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2240_o <= not n2239_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2241_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2242_o <= not n2241_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2243_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2244_o <= i (0);
  n2245_o <= n2233_o & n2235_o & n2236_o & n2237_o & n2238_o & n2240_o & n2242_o & n2243_o & n2244_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2168 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2176 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2184 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2192 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2200 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2208 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2216 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2224 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic_vector (7 downto 0);
  signal n2231_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n2229_o;
  o <= n2230_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2231_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2165_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2166_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2167_o <= n2165_o & n2166_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2168 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2167_o,
    o => gen1_n0_cnot0_o);
  n2171_o <= gen1_n0_cnot0_n2168 (1);
  n2172_o <= gen1_n0_cnot0_n2168 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2173_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2174_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2175_o <= n2173_o & n2174_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2176 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2175_o,
    o => gen1_n1_cnot0_o);
  n2179_o <= gen1_n1_cnot0_n2176 (1);
  n2180_o <= gen1_n1_cnot0_n2176 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2181_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2182_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2183_o <= n2181_o & n2182_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2184 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2183_o,
    o => gen1_n2_cnot0_o);
  n2187_o <= gen1_n2_cnot0_n2184 (1);
  n2188_o <= gen1_n2_cnot0_n2184 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2189_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2190_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2191_o <= n2189_o & n2190_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2192 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2191_o,
    o => gen1_n3_cnot0_o);
  n2195_o <= gen1_n3_cnot0_n2192 (1);
  n2196_o <= gen1_n3_cnot0_n2192 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2197_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2198_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2199_o <= n2197_o & n2198_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2200 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2199_o,
    o => gen1_n4_cnot0_o);
  n2203_o <= gen1_n4_cnot0_n2200 (1);
  n2204_o <= gen1_n4_cnot0_n2200 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2205_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2206_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2207_o <= n2205_o & n2206_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2208 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2207_o,
    o => gen1_n5_cnot0_o);
  n2211_o <= gen1_n5_cnot0_n2208 (1);
  n2212_o <= gen1_n5_cnot0_n2208 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2213_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2214_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2215_o <= n2213_o & n2214_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2216 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2215_o,
    o => gen1_n6_cnot0_o);
  n2219_o <= gen1_n6_cnot0_n2216 (1);
  n2220_o <= gen1_n6_cnot0_n2216 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2221_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2222_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2223_o <= n2221_o & n2222_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2224 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2223_o,
    o => gen1_n7_cnot0_o);
  n2227_o <= gen1_n7_cnot0_n2224 (1);
  n2228_o <= gen1_n7_cnot0_n2224 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2229_o <= ctrl_prop (8);
  n2230_o <= n2228_o & n2220_o & n2212_o & n2204_o & n2196_o & n2188_o & n2180_o & n2172_o;
  n2231_o <= n2227_o & n2219_o & n2211_o & n2203_o & n2195_o & n2187_o & n2179_o & n2171_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2091 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2099 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2107 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2115 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2123 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2131 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2139 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2147 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2155 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic_vector (8 downto 0);
  signal n2162_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n2160_o;
  o <= n2161_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2162_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2088_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2089_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2090_o <= n2088_o & n2089_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2091 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2090_o,
    o => gen1_n0_cnot0_o);
  n2094_o <= gen1_n0_cnot0_n2091 (1);
  n2095_o <= gen1_n0_cnot0_n2091 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2096_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2097_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2098_o <= n2096_o & n2097_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2099 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2098_o,
    o => gen1_n1_cnot0_o);
  n2102_o <= gen1_n1_cnot0_n2099 (1);
  n2103_o <= gen1_n1_cnot0_n2099 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2104_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2105_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2106_o <= n2104_o & n2105_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2107 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2106_o,
    o => gen1_n2_cnot0_o);
  n2110_o <= gen1_n2_cnot0_n2107 (1);
  n2111_o <= gen1_n2_cnot0_n2107 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2112_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2113_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2114_o <= n2112_o & n2113_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2115 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2114_o,
    o => gen1_n3_cnot0_o);
  n2118_o <= gen1_n3_cnot0_n2115 (1);
  n2119_o <= gen1_n3_cnot0_n2115 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2120_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2121_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2122_o <= n2120_o & n2121_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2123 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2122_o,
    o => gen1_n4_cnot0_o);
  n2126_o <= gen1_n4_cnot0_n2123 (1);
  n2127_o <= gen1_n4_cnot0_n2123 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2128_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2129_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2130_o <= n2128_o & n2129_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2131 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2130_o,
    o => gen1_n5_cnot0_o);
  n2134_o <= gen1_n5_cnot0_n2131 (1);
  n2135_o <= gen1_n5_cnot0_n2131 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2136_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2137_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2139 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2138_o,
    o => gen1_n6_cnot0_o);
  n2142_o <= gen1_n6_cnot0_n2139 (1);
  n2143_o <= gen1_n6_cnot0_n2139 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2144_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2145_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2146_o <= n2144_o & n2145_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2147 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2146_o,
    o => gen1_n7_cnot0_o);
  n2150_o <= gen1_n7_cnot0_n2147 (1);
  n2151_o <= gen1_n7_cnot0_n2147 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2152_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2153_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2155 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2154_o,
    o => gen1_n8_cnot0_o);
  n2158_o <= gen1_n8_cnot0_n2155 (1);
  n2159_o <= gen1_n8_cnot0_n2155 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2160_o <= ctrl_prop (9);
  n2161_o <= n2159_o & n2151_o & n2143_o & n2135_o & n2127_o & n2119_o & n2111_o & n2103_o & n2095_o;
  n2162_o <= n2158_o & n2150_o & n2142_o & n2134_o & n2126_o & n2118_o & n2110_o & n2102_o & n2094_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1634_o : std_logic;
  signal n1635_o : std_logic;
  signal n1636_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1637 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1645 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1653 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1661 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1669 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1677 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1685 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1693 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1705 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic;
  signal n1712_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1713 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1721 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1729 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1737 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1745 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1753 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic_vector (1 downto 0);
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (1 downto 0);
  signal n1763_o : std_logic;
  signal n1764_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1765 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic_vector (1 downto 0);
  signal n1774_o : std_logic;
  signal n1775_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1776 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic_vector (1 downto 0);
  signal n1785_o : std_logic;
  signal n1786_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1787 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal n1796_o : std_logic;
  signal n1797_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1798 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic_vector (1 downto 0);
  signal n1807_o : std_logic;
  signal n1808_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1809 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic_vector (1 downto 0);
  signal n1818_o : std_logic;
  signal n1819_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1820 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic_vector (1 downto 0);
  signal n1829_o : std_logic;
  signal n1830_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1831 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic_vector (1 downto 0);
  signal n1840_o : std_logic;
  signal n1841_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1842 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1853 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic_vector (1 downto 0);
  signal n1861_o : std_logic;
  signal n1862_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1863 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic_vector (1 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1874 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic_vector (1 downto 0);
  signal n1883_o : std_logic;
  signal n1884_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1885 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic_vector (1 downto 0);
  signal n1894_o : std_logic;
  signal n1895_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1896 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (1 downto 0);
  signal n1905_o : std_logic;
  signal n1906_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1907 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic_vector (1 downto 0);
  signal n1916_o : std_logic;
  signal n1917_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1918 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic_vector (1 downto 0);
  signal n1927_o : std_logic;
  signal n1928_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1929 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic_vector (1 downto 0);
  signal n1938_o : std_logic;
  signal n1939_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1940 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic_vector (1 downto 0);
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1951 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1959 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1967 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1975 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1983 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1991 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1999 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2011 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2019 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2027 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2035 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2043 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2051 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2059 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2067 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic_vector (8 downto 0);
  signal n2073_o : std_logic_vector (8 downto 0);
  signal n2074_o : std_logic_vector (8 downto 0);
  signal n2075_o : std_logic_vector (8 downto 0);
  signal n2076_o : std_logic_vector (8 downto 0);
  signal n2077_o : std_logic_vector (8 downto 0);
  signal n2078_o : std_logic_vector (8 downto 0);
  signal n2079_o : std_logic_vector (8 downto 0);
  signal n2080_o : std_logic_vector (8 downto 0);
  signal n2081_o : std_logic_vector (8 downto 0);
  signal n2082_o : std_logic_vector (8 downto 0);
  signal n2083_o : std_logic_vector (8 downto 0);
  signal n2084_o : std_logic_vector (8 downto 0);
  signal n2085_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2072_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2073_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2074_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2075_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2076_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2077_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2078_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2079_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2080_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2081_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2082_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2083_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2084_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2085_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1634_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1635_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1636_o <= n1634_o & n1635_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1637 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1636_o,
    o => gen1_n1_cnot1_j_o);
  n1640_o <= gen1_n1_cnot1_j_n1637 (1);
  n1641_o <= gen1_n1_cnot1_j_n1637 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1642_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1643_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1644_o <= n1642_o & n1643_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1645 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1644_o,
    o => gen1_n2_cnot1_j_o);
  n1648_o <= gen1_n2_cnot1_j_n1645 (1);
  n1649_o <= gen1_n2_cnot1_j_n1645 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1650_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1651_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1652_o <= n1650_o & n1651_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1653 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1652_o,
    o => gen1_n3_cnot1_j_o);
  n1656_o <= gen1_n3_cnot1_j_n1653 (1);
  n1657_o <= gen1_n3_cnot1_j_n1653 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1658_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1659_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1660_o <= n1658_o & n1659_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1661 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1660_o,
    o => gen1_n4_cnot1_j_o);
  n1664_o <= gen1_n4_cnot1_j_n1661 (1);
  n1665_o <= gen1_n4_cnot1_j_n1661 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1666_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1667_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1668_o <= n1666_o & n1667_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1669 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1668_o,
    o => gen1_n5_cnot1_j_o);
  n1672_o <= gen1_n5_cnot1_j_n1669 (1);
  n1673_o <= gen1_n5_cnot1_j_n1669 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1674_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1675_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1676_o <= n1674_o & n1675_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1677 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1676_o,
    o => gen1_n6_cnot1_j_o);
  n1680_o <= gen1_n6_cnot1_j_n1677 (1);
  n1681_o <= gen1_n6_cnot1_j_n1677 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1682_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1683_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1684_o <= n1682_o & n1683_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1685 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1684_o,
    o => gen1_n7_cnot1_j_o);
  n1688_o <= gen1_n7_cnot1_j_n1685 (1);
  n1689_o <= gen1_n7_cnot1_j_n1685 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1690_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1691_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1692_o <= n1690_o & n1691_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1693 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1692_o,
    o => gen1_n8_cnot1_j_o);
  n1696_o <= gen1_n8_cnot1_j_n1693 (1);
  n1697_o <= gen1_n8_cnot1_j_n1693 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1698_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1699_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1700_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1701_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1702_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1703_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1704_o <= n1702_o & n1703_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1705 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1704_o,
    o => gen2_n8_cnot2_j_o);
  n1708_o <= gen2_n8_cnot2_j_n1705 (1);
  n1709_o <= gen2_n8_cnot2_j_n1705 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1710_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1711_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1712_o <= n1710_o & n1711_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1713 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1712_o,
    o => gen2_n7_cnot2_j_o);
  n1716_o <= gen2_n7_cnot2_j_n1713 (1);
  n1717_o <= gen2_n7_cnot2_j_n1713 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1718_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1719_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1720_o <= n1718_o & n1719_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1721 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1720_o,
    o => gen2_n6_cnot2_j_o);
  n1724_o <= gen2_n6_cnot2_j_n1721 (1);
  n1725_o <= gen2_n6_cnot2_j_n1721 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1726_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1727_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1728_o <= n1726_o & n1727_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1729 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1728_o,
    o => gen2_n5_cnot2_j_o);
  n1732_o <= gen2_n5_cnot2_j_n1729 (1);
  n1733_o <= gen2_n5_cnot2_j_n1729 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1734_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1735_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1736_o <= n1734_o & n1735_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1737 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1736_o,
    o => gen2_n4_cnot2_j_o);
  n1740_o <= gen2_n4_cnot2_j_n1737 (1);
  n1741_o <= gen2_n4_cnot2_j_n1737 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1742_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1743_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1744_o <= n1742_o & n1743_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1745 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1744_o,
    o => gen2_n3_cnot2_j_o);
  n1748_o <= gen2_n3_cnot2_j_n1745 (1);
  n1749_o <= gen2_n3_cnot2_j_n1745 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1750_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1751_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1752_o <= n1750_o & n1751_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1753 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1752_o,
    o => gen2_n2_cnot2_j_o);
  n1756_o <= gen2_n2_cnot2_j_n1753 (1);
  n1757_o <= gen2_n2_cnot2_j_n1753 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1758_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1759_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1760_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1761_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1763_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1764_o <= n1762_o & n1763_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1765 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1764_o,
    o => gen3_n1_ccnot3_j_o);
  n1768_o <= gen3_n1_ccnot3_j_n1765 (2);
  n1769_o <= gen3_n1_ccnot3_j_n1765 (1);
  n1770_o <= gen3_n1_ccnot3_j_n1765 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1771_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1772_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1773_o <= n1771_o & n1772_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1774_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1775_o <= n1773_o & n1774_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1776 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1775_o,
    o => gen3_n2_ccnot3_j_o);
  n1779_o <= gen3_n2_ccnot3_j_n1776 (2);
  n1780_o <= gen3_n2_ccnot3_j_n1776 (1);
  n1781_o <= gen3_n2_ccnot3_j_n1776 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1782_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1783_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1784_o <= n1782_o & n1783_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1785_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1786_o <= n1784_o & n1785_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1787 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1786_o,
    o => gen3_n3_ccnot3_j_o);
  n1790_o <= gen3_n3_ccnot3_j_n1787 (2);
  n1791_o <= gen3_n3_ccnot3_j_n1787 (1);
  n1792_o <= gen3_n3_ccnot3_j_n1787 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1793_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1794_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1796_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1797_o <= n1795_o & n1796_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1798 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1797_o,
    o => gen3_n4_ccnot3_j_o);
  n1801_o <= gen3_n4_ccnot3_j_n1798 (2);
  n1802_o <= gen3_n4_ccnot3_j_n1798 (1);
  n1803_o <= gen3_n4_ccnot3_j_n1798 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1804_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1805_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1806_o <= n1804_o & n1805_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1807_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1808_o <= n1806_o & n1807_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1809 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1808_o,
    o => gen3_n5_ccnot3_j_o);
  n1812_o <= gen3_n5_ccnot3_j_n1809 (2);
  n1813_o <= gen3_n5_ccnot3_j_n1809 (1);
  n1814_o <= gen3_n5_ccnot3_j_n1809 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1815_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1816_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1817_o <= n1815_o & n1816_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1818_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1819_o <= n1817_o & n1818_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1820 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1819_o,
    o => gen3_n6_ccnot3_j_o);
  n1823_o <= gen3_n6_ccnot3_j_n1820 (2);
  n1824_o <= gen3_n6_ccnot3_j_n1820 (1);
  n1825_o <= gen3_n6_ccnot3_j_n1820 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1826_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1827_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1828_o <= n1826_o & n1827_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1829_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1830_o <= n1828_o & n1829_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1831 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1830_o,
    o => gen3_n7_ccnot3_j_o);
  n1834_o <= gen3_n7_ccnot3_j_n1831 (2);
  n1835_o <= gen3_n7_ccnot3_j_n1831 (1);
  n1836_o <= gen3_n7_ccnot3_j_n1831 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1837_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1838_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1839_o <= n1837_o & n1838_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1840_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1841_o <= n1839_o & n1840_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1842 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1841_o,
    o => gen3_n8_ccnot3_j_o);
  n1845_o <= gen3_n8_ccnot3_j_n1842 (2);
  n1846_o <= gen3_n8_ccnot3_j_n1842 (1);
  n1847_o <= gen3_n8_ccnot3_j_n1842 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1848_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1849_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1850_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1851_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1852_o <= n1850_o & n1851_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1853 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1852_o,
    o => cnot_4_o);
  n1856_o <= cnot_4_n1853 (1);
  n1857_o <= cnot_4_n1853 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1858_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1859_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1860_o <= n1858_o & n1859_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1861_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1862_o <= n1860_o & n1861_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1863 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1862_o,
    o => gen4_n7_peres4_j_o);
  n1866_o <= gen4_n7_peres4_j_n1863 (2);
  n1867_o <= gen4_n7_peres4_j_n1863 (1);
  n1868_o <= gen4_n7_peres4_j_n1863 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1869_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1870_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1871_o <= n1869_o & n1870_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1872_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1873_o <= n1871_o & n1872_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1874 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1873_o,
    o => gen4_n6_peres4_j_o);
  n1877_o <= gen4_n6_peres4_j_n1874 (2);
  n1878_o <= gen4_n6_peres4_j_n1874 (1);
  n1879_o <= gen4_n6_peres4_j_n1874 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1880_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1881_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1882_o <= n1880_o & n1881_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1883_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1884_o <= n1882_o & n1883_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1885 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1884_o,
    o => gen4_n5_peres4_j_o);
  n1888_o <= gen4_n5_peres4_j_n1885 (2);
  n1889_o <= gen4_n5_peres4_j_n1885 (1);
  n1890_o <= gen4_n5_peres4_j_n1885 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1891_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1892_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1893_o <= n1891_o & n1892_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1894_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1895_o <= n1893_o & n1894_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1896 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1895_o,
    o => gen4_n4_peres4_j_o);
  n1899_o <= gen4_n4_peres4_j_n1896 (2);
  n1900_o <= gen4_n4_peres4_j_n1896 (1);
  n1901_o <= gen4_n4_peres4_j_n1896 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1902_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1903_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1904_o <= n1902_o & n1903_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1905_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1906_o <= n1904_o & n1905_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1907 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1906_o,
    o => gen4_n3_peres4_j_o);
  n1910_o <= gen4_n3_peres4_j_n1907 (2);
  n1911_o <= gen4_n3_peres4_j_n1907 (1);
  n1912_o <= gen4_n3_peres4_j_n1907 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1913_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1914_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1915_o <= n1913_o & n1914_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1916_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1917_o <= n1915_o & n1916_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1918 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1917_o,
    o => gen4_n2_peres4_j_o);
  n1921_o <= gen4_n2_peres4_j_n1918 (2);
  n1922_o <= gen4_n2_peres4_j_n1918 (1);
  n1923_o <= gen4_n2_peres4_j_n1918 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1924_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1925_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1926_o <= n1924_o & n1925_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1927_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1928_o <= n1926_o & n1927_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1929 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1928_o,
    o => gen4_n1_peres4_j_o);
  n1932_o <= gen4_n1_peres4_j_n1929 (2);
  n1933_o <= gen4_n1_peres4_j_n1929 (1);
  n1934_o <= gen4_n1_peres4_j_n1929 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1935_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1936_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1937_o <= n1935_o & n1936_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1938_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1939_o <= n1937_o & n1938_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1940 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1939_o,
    o => gen4_n0_peres4_j_o);
  n1943_o <= gen4_n0_peres4_j_n1940 (2);
  n1944_o <= gen4_n0_peres4_j_n1940 (1);
  n1945_o <= gen4_n0_peres4_j_n1940 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1946_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1947_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1948_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1949_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1950_o <= n1948_o & n1949_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1951 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1950_o,
    o => gen5_n1_cnot5_j_o);
  n1954_o <= gen5_n1_cnot5_j_n1951 (1);
  n1955_o <= gen5_n1_cnot5_j_n1951 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1956_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1957_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1958_o <= n1956_o & n1957_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1959 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1958_o,
    o => gen5_n2_cnot5_j_o);
  n1962_o <= gen5_n2_cnot5_j_n1959 (1);
  n1963_o <= gen5_n2_cnot5_j_n1959 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1964_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1965_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1966_o <= n1964_o & n1965_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1967 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1966_o,
    o => gen5_n3_cnot5_j_o);
  n1970_o <= gen5_n3_cnot5_j_n1967 (1);
  n1971_o <= gen5_n3_cnot5_j_n1967 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1972_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1973_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1974_o <= n1972_o & n1973_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1975 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1974_o,
    o => gen5_n4_cnot5_j_o);
  n1978_o <= gen5_n4_cnot5_j_n1975 (1);
  n1979_o <= gen5_n4_cnot5_j_n1975 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1980_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1981_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1982_o <= n1980_o & n1981_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1983 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1982_o,
    o => gen5_n5_cnot5_j_o);
  n1986_o <= gen5_n5_cnot5_j_n1983 (1);
  n1987_o <= gen5_n5_cnot5_j_n1983 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1988_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1989_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1990_o <= n1988_o & n1989_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1991 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1990_o,
    o => gen5_n6_cnot5_j_o);
  n1994_o <= gen5_n6_cnot5_j_n1991 (1);
  n1995_o <= gen5_n6_cnot5_j_n1991 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1996_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1997_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1998_o <= n1996_o & n1997_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1999 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1998_o,
    o => gen5_n7_cnot5_j_o);
  n2002_o <= gen5_n7_cnot5_j_n1999 (1);
  n2003_o <= gen5_n7_cnot5_j_n1999 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2004_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2005_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2006_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2007_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2008_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2009_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2010_o <= n2008_o & n2009_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2011 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2010_o,
    o => gen6_n1_cnot1_j_o);
  n2014_o <= gen6_n1_cnot1_j_n2011 (1);
  n2015_o <= gen6_n1_cnot1_j_n2011 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2016_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2017_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2018_o <= n2016_o & n2017_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2019 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2018_o,
    o => gen6_n2_cnot1_j_o);
  n2022_o <= gen6_n2_cnot1_j_n2019 (1);
  n2023_o <= gen6_n2_cnot1_j_n2019 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2024_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2025_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2026_o <= n2024_o & n2025_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2027 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2026_o,
    o => gen6_n3_cnot1_j_o);
  n2030_o <= gen6_n3_cnot1_j_n2027 (1);
  n2031_o <= gen6_n3_cnot1_j_n2027 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2032_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2033_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2034_o <= n2032_o & n2033_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2035 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2034_o,
    o => gen6_n4_cnot1_j_o);
  n2038_o <= gen6_n4_cnot1_j_n2035 (1);
  n2039_o <= gen6_n4_cnot1_j_n2035 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2040_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2041_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2042_o <= n2040_o & n2041_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2043 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2042_o,
    o => gen6_n5_cnot1_j_o);
  n2046_o <= gen6_n5_cnot1_j_n2043 (1);
  n2047_o <= gen6_n5_cnot1_j_n2043 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2048_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2049_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2050_o <= n2048_o & n2049_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2051 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2050_o,
    o => gen6_n6_cnot1_j_o);
  n2054_o <= gen6_n6_cnot1_j_n2051 (1);
  n2055_o <= gen6_n6_cnot1_j_n2051 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2056_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2057_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2058_o <= n2056_o & n2057_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2059 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2058_o,
    o => gen6_n7_cnot1_j_o);
  n2062_o <= gen6_n7_cnot1_j_n2059 (1);
  n2063_o <= gen6_n7_cnot1_j_n2059 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2064_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2065_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2066_o <= n2064_o & n2065_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2067 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2066_o,
    o => gen6_n8_cnot1_j_o);
  n2070_o <= gen6_n8_cnot1_j_n2067 (1);
  n2071_o <= gen6_n8_cnot1_j_n2067 (0);
  n2072_o <= n1696_o & n1688_o & n1680_o & n1672_o & n1664_o & n1656_o & n1648_o & n1640_o & n1698_o;
  n2073_o <= n1697_o & n1689_o & n1681_o & n1673_o & n1665_o & n1657_o & n1649_o & n1641_o & n1699_o;
  n2074_o <= n1701_o & n1708_o & n1716_o & n1724_o & n1732_o & n1740_o & n1748_o & n1756_o & n1700_o;
  n2075_o <= n1709_o & n1717_o & n1725_o & n1733_o & n1741_o & n1749_o & n1757_o & n1758_o;
  n2076_o <= n1847_o & n1836_o & n1825_o & n1814_o & n1803_o & n1792_o & n1781_o & n1770_o & n1759_o;
  n2077_o <= n1848_o & n1846_o & n1835_o & n1824_o & n1813_o & n1802_o & n1791_o & n1780_o & n1769_o;
  n2078_o <= n1849_o & n1845_o & n1834_o & n1823_o & n1812_o & n1801_o & n1790_o & n1779_o & n1768_o;
  n2079_o <= n1856_o & n1866_o & n1877_o & n1888_o & n1899_o & n1910_o & n1921_o & n1932_o & n1943_o;
  n2080_o <= n1868_o & n1879_o & n1890_o & n1901_o & n1912_o & n1923_o & n1934_o & n1945_o & n1946_o;
  n2081_o <= n1857_o & n1867_o & n1878_o & n1889_o & n1900_o & n1911_o & n1922_o & n1933_o & n1944_o;
  n2082_o <= n2003_o & n1995_o & n1987_o & n1979_o & n1971_o & n1963_o & n1955_o & n1947_o;
  n2083_o <= n2005_o & n2002_o & n1994_o & n1986_o & n1978_o & n1970_o & n1962_o & n1954_o & n2004_o;
  n2084_o <= n2070_o & n2062_o & n2054_o & n2046_o & n2038_o & n2030_o & n2022_o & n2014_o & n2006_o;
  n2085_o <= n2071_o & n2063_o & n2055_o & n2047_o & n2039_o & n2031_o & n2023_o & n2015_o & n2007_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1623_o : std_logic;
  signal n1624_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1625 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1630_o;
  o <= n1629_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1631_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1623_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1624_o <= n1623_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1625 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1624_o,
    o => gen1_n0_cnot0_o);
  n1628_o <= gen1_n0_cnot0_n1625 (1);
  n1629_o <= gen1_n0_cnot0_n1625 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1630_o <= ctrl_prop (1);
  n1631_o <= n1628_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1541 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1549 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1557 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1565 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1573 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1581 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1589 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1597 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1605 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1613 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic_vector (9 downto 0);
  signal n1620_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n1618_o;
  o <= n1619_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1620_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1538_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1539_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1540_o <= n1538_o & n1539_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1541 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1540_o,
    o => gen1_n0_cnot0_o);
  n1544_o <= gen1_n0_cnot0_n1541 (1);
  n1545_o <= gen1_n0_cnot0_n1541 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1546_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1547_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1548_o <= n1546_o & n1547_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1549 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1548_o,
    o => gen1_n1_cnot0_o);
  n1552_o <= gen1_n1_cnot0_n1549 (1);
  n1553_o <= gen1_n1_cnot0_n1549 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1554_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1555_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1556_o <= n1554_o & n1555_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1557 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1556_o,
    o => gen1_n2_cnot0_o);
  n1560_o <= gen1_n2_cnot0_n1557 (1);
  n1561_o <= gen1_n2_cnot0_n1557 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1562_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1563_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1564_o <= n1562_o & n1563_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1565 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1564_o,
    o => gen1_n3_cnot0_o);
  n1568_o <= gen1_n3_cnot0_n1565 (1);
  n1569_o <= gen1_n3_cnot0_n1565 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1570_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1571_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1572_o <= n1570_o & n1571_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1573 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1572_o,
    o => gen1_n4_cnot0_o);
  n1576_o <= gen1_n4_cnot0_n1573 (1);
  n1577_o <= gen1_n4_cnot0_n1573 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1578_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1579_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1580_o <= n1578_o & n1579_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1581 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1580_o,
    o => gen1_n5_cnot0_o);
  n1584_o <= gen1_n5_cnot0_n1581 (1);
  n1585_o <= gen1_n5_cnot0_n1581 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1586_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1587_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1588_o <= n1586_o & n1587_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1589 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1588_o,
    o => gen1_n6_cnot0_o);
  n1592_o <= gen1_n6_cnot0_n1589 (1);
  -- vhdl_source/add_scratch.vhdl:22:30
  n1593_o <= gen1_n6_cnot0_n1589 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1594_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1595_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1596_o <= n1594_o & n1595_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1597 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1596_o,
    o => gen1_n7_cnot0_o);
  n1600_o <= gen1_n7_cnot0_n1597 (1);
  n1601_o <= gen1_n7_cnot0_n1597 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1602_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1603_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1604_o <= n1602_o & n1603_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1605 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1604_o,
    o => gen1_n8_cnot0_o);
  n1608_o <= gen1_n8_cnot0_n1605 (1);
  n1609_o <= gen1_n8_cnot0_n1605 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1610_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1611_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1612_o <= n1610_o & n1611_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1613 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1612_o,
    o => gen1_n9_cnot0_o);
  n1616_o <= gen1_n9_cnot0_n1613 (1);
  n1617_o <= gen1_n9_cnot0_n1613 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1618_o <= ctrl_prop (10);
  n1619_o <= n1617_o & n1609_o & n1601_o & n1593_o & n1585_o & n1577_o & n1569_o & n1561_o & n1553_o & n1545_o;
  n1620_o <= n1616_o & n1608_o & n1600_o & n1592_o & n1584_o & n1576_o & n1568_o & n1560_o & n1552_o & n1544_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_10 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_sub_in_place_10;

architecture rtl of add_sub_in_place_10 is
  signal b_cnot : std_logic_vector (9 downto 0);
  signal cnotr_n1524 : std_logic;
  signal cnotr_n1525 : std_logic_vector (9 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (9 downto 0);
  signal add_n1530 : std_logic_vector (9 downto 0);
  signal add_n1531 : std_logic_vector (9 downto 0);
  signal add_a_out : std_logic_vector (9 downto 0);
  signal add_s : std_logic_vector (9 downto 0);
begin
  ctrl_out <= cnotr_n1524;
  a_out <= add_n1530;
  s <= add_n1531;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1525; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1524 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1525 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_10 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1530 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1531 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_10 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    w : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    b_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_scratch_10;

architecture rtl of add_scratch_10 is
  signal a_s : std_logic_vector (8 downto 0);
  signal b_s : std_logic_vector (8 downto 0);
  signal s_s : std_logic_vector (8 downto 0);
  signal c_s : std_logic_vector (8 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic_vector (1 downto 0);
  signal cnota_n1102 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic;
  signal n1108_o : std_logic_vector (1 downto 0);
  signal cnotb_n1109 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic_vector (1 downto 0);
  signal n1115_o : std_logic;
  signal n1116_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1117 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1120_o : std_logic;
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic_vector (1 downto 0);
  signal n1126_o : std_logic;
  signal n1127_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1128 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1138 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic_vector (1 downto 0);
  signal n1148_o : std_logic;
  signal n1149_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1150 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1160 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal n1169_o : std_logic_vector (1 downto 0);
  signal n1170_o : std_logic;
  signal n1171_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1172 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1182 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1185_o : std_logic;
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic_vector (1 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1194 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1204 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic_vector (1 downto 0);
  signal n1214_o : std_logic;
  signal n1215_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1216 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1226 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic_vector (1 downto 0);
  signal n1236_o : std_logic;
  signal n1237_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1238 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1248 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal n1257_o : std_logic_vector (1 downto 0);
  signal n1258_o : std_logic;
  signal n1259_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1260 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1270 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic_vector (1 downto 0);
  signal n1280_o : std_logic;
  signal n1281_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1282 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1292 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic_vector (1 downto 0);
  signal n1302_o : std_logic;
  signal n1303_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1304 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1314 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic_vector (1 downto 0);
  signal n1324_o : std_logic;
  signal n1325_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1326 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1336 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic_vector (1 downto 0);
  signal n1346_o : std_logic;
  signal n1347_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1348 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1358 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic_vector (1 downto 0);
  signal n1368_o : std_logic;
  signal n1369_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1370 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1380 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic_vector (1 downto 0);
  signal n1390_o : std_logic;
  signal n1391_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1392 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1402 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic_vector (1 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1414 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1424 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic_vector (1 downto 0);
  signal n1434_o : std_logic;
  signal n1435_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1436 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1446 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic_vector (1 downto 0);
  signal n1456_o : std_logic;
  signal n1457_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1458 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1468 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1478 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic_vector (1 downto 0);
  signal cnotea_n1485 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic_vector (9 downto 0);
  signal n1491_o : std_logic_vector (9 downto 0);
  signal n1492_o : std_logic_vector (9 downto 0);
  signal n1493_o : std_logic_vector (8 downto 0);
  signal n1494_o : std_logic_vector (8 downto 0);
  signal n1495_o : std_logic_vector (8 downto 0);
  signal n1496_o : std_logic_vector (8 downto 0);
  signal n1497_o : std_logic_vector (3 downto 0);
  signal n1498_o : std_logic_vector (3 downto 0);
  signal n1499_o : std_logic_vector (3 downto 0);
  signal n1500_o : std_logic_vector (3 downto 0);
  signal n1501_o : std_logic_vector (3 downto 0);
  signal n1502_o : std_logic_vector (3 downto 0);
  signal n1503_o : std_logic_vector (3 downto 0);
  signal n1504_o : std_logic_vector (3 downto 0);
  signal n1505_o : std_logic_vector (3 downto 0);
  signal n1506_o : std_logic_vector (3 downto 0);
  signal n1507_o : std_logic_vector (3 downto 0);
  signal n1508_o : std_logic_vector (3 downto 0);
  signal n1509_o : std_logic_vector (3 downto 0);
  signal n1510_o : std_logic_vector (3 downto 0);
  signal n1511_o : std_logic_vector (3 downto 0);
  signal n1512_o : std_logic_vector (3 downto 0);
  signal n1513_o : std_logic_vector (3 downto 0);
  signal n1514_o : std_logic_vector (3 downto 0);
  signal n1515_o : std_logic_vector (3 downto 0);
  signal n1516_o : std_logic_vector (3 downto 0);
  signal n1517_o : std_logic_vector (3 downto 0);
  signal n1518_o : std_logic_vector (3 downto 0);
  signal n1519_o : std_logic_vector (3 downto 0);
  signal n1520_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1490_o;
  b_out <= n1491_o;
  s <= n1492_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1493_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1494_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1495_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1496_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1105_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1112_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1106_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1482_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1099_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1100_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1101_o <= n1099_o & n1100_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1102 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1101_o,
    o => cnota_o);
  n1105_o <= cnota_n1102 (1);
  n1106_o <= cnota_n1102 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1107_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1108_o <= n1107_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1109 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1108_o,
    o => cnotb_o);
  n1112_o <= cnotb_n1109 (1);
  n1113_o <= cnotb_n1109 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1114_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1115_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1116_o <= n1114_o & n1115_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1117 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1116_o,
    o => ccnotc_o);
  n1120_o <= ccnotc_n1117 (2);
  n1121_o <= ccnotc_n1117 (1);
  n1122_o <= ccnotc_n1117 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1497_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1498_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1499_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1123_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1124_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1125_o <= n1123_o & n1124_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1126_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1127_o <= n1125_o & n1126_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1128 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1127_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1131_o <= gen1_n1_ccnot1_n1128 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1132_o <= gen1_n1_ccnot1_n1128 (1);
  n1133_o <= gen1_n1_ccnot1_n1128 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1134_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1135_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1136_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1137_o <= n1135_o & n1136_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1138 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1137_o,
    o => gen1_n1_cnot1_o);
  n1141_o <= gen1_n1_cnot1_n1138 (1);
  n1142_o <= gen1_n1_cnot1_n1138 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1143_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1144_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1145_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1146_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1147_o <= n1145_o & n1146_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1148_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1149_o <= n1147_o & n1148_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1150 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1149_o,
    o => gen1_n1_ccnot2_o);
  n1153_o <= gen1_n1_ccnot2_n1150 (2);
  n1154_o <= gen1_n1_ccnot2_n1150 (1);
  n1155_o <= gen1_n1_ccnot2_n1150 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1156_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1157_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1158_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1159_o <= n1157_o & n1158_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1160 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1159_o,
    o => gen1_n1_cnot2_o);
  n1163_o <= gen1_n1_cnot2_n1160 (1);
  n1164_o <= gen1_n1_cnot2_n1160 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1165_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1166_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1500_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1501_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1502_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1167_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1168_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1169_o <= n1167_o & n1168_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1170_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1171_o <= n1169_o & n1170_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1172 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1171_o,
    o => gen1_n2_ccnot1_o);
  n1175_o <= gen1_n2_ccnot1_n1172 (2);
  n1176_o <= gen1_n2_ccnot1_n1172 (1);
  n1177_o <= gen1_n2_ccnot1_n1172 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1178_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1179_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1180_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1181_o <= n1179_o & n1180_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1182 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1181_o,
    o => gen1_n2_cnot1_o);
  n1185_o <= gen1_n2_cnot1_n1182 (1);
  n1186_o <= gen1_n2_cnot1_n1182 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1187_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1188_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1189_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1190_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1191_o <= n1189_o & n1190_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1192_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1193_o <= n1191_o & n1192_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1194 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1193_o,
    o => gen1_n2_ccnot2_o);
  n1197_o <= gen1_n2_ccnot2_n1194 (2);
  n1198_o <= gen1_n2_ccnot2_n1194 (1);
  n1199_o <= gen1_n2_ccnot2_n1194 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1200_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1201_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1202_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1203_o <= n1201_o & n1202_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1204 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1203_o,
    o => gen1_n2_cnot2_o);
  n1207_o <= gen1_n2_cnot2_n1204 (1);
  n1208_o <= gen1_n2_cnot2_n1204 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1209_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1210_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1503_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1504_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1505_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1211_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1212_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1213_o <= n1211_o & n1212_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1214_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1215_o <= n1213_o & n1214_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1216 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1215_o,
    o => gen1_n3_ccnot1_o);
  n1219_o <= gen1_n3_ccnot1_n1216 (2);
  n1220_o <= gen1_n3_ccnot1_n1216 (1);
  n1221_o <= gen1_n3_ccnot1_n1216 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1222_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1223_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1224_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1225_o <= n1223_o & n1224_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1226 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1225_o,
    o => gen1_n3_cnot1_o);
  n1229_o <= gen1_n3_cnot1_n1226 (1);
  n1230_o <= gen1_n3_cnot1_n1226 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1231_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1232_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1233_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1234_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1235_o <= n1233_o & n1234_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1236_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1237_o <= n1235_o & n1236_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1238 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1237_o,
    o => gen1_n3_ccnot2_o);
  n1241_o <= gen1_n3_ccnot2_n1238 (2);
  n1242_o <= gen1_n3_ccnot2_n1238 (1);
  n1243_o <= gen1_n3_ccnot2_n1238 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1244_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1245_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1246_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1247_o <= n1245_o & n1246_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1248 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1247_o,
    o => gen1_n3_cnot2_o);
  n1251_o <= gen1_n3_cnot2_n1248 (1);
  n1252_o <= gen1_n3_cnot2_n1248 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1253_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1254_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1506_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1507_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1508_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1255_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1256_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1258_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1259_o <= n1257_o & n1258_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1260 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1259_o,
    o => gen1_n4_ccnot1_o);
  n1263_o <= gen1_n4_ccnot1_n1260 (2);
  n1264_o <= gen1_n4_ccnot1_n1260 (1);
  n1265_o <= gen1_n4_ccnot1_n1260 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1266_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1267_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1268_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1269_o <= n1267_o & n1268_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1270 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1269_o,
    o => gen1_n4_cnot1_o);
  n1273_o <= gen1_n4_cnot1_n1270 (1);
  n1274_o <= gen1_n4_cnot1_n1270 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1275_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1276_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1277_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1278_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1279_o <= n1277_o & n1278_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1280_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1281_o <= n1279_o & n1280_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1282 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1281_o,
    o => gen1_n4_ccnot2_o);
  n1285_o <= gen1_n4_ccnot2_n1282 (2);
  n1286_o <= gen1_n4_ccnot2_n1282 (1);
  n1287_o <= gen1_n4_ccnot2_n1282 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1288_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1289_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1290_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1291_o <= n1289_o & n1290_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1292 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1291_o,
    o => gen1_n4_cnot2_o);
  n1295_o <= gen1_n4_cnot2_n1292 (1);
  n1296_o <= gen1_n4_cnot2_n1292 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1297_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1298_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1509_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1510_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1511_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1299_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1300_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1301_o <= n1299_o & n1300_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1302_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1303_o <= n1301_o & n1302_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1304 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1303_o,
    o => gen1_n5_ccnot1_o);
  n1307_o <= gen1_n5_ccnot1_n1304 (2);
  n1308_o <= gen1_n5_ccnot1_n1304 (1);
  n1309_o <= gen1_n5_ccnot1_n1304 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1310_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1311_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1312_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1313_o <= n1311_o & n1312_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1314 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1313_o,
    o => gen1_n5_cnot1_o);
  n1317_o <= gen1_n5_cnot1_n1314 (1);
  n1318_o <= gen1_n5_cnot1_n1314 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1319_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1320_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1321_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1322_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1323_o <= n1321_o & n1322_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1324_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1325_o <= n1323_o & n1324_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1326 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1325_o,
    o => gen1_n5_ccnot2_o);
  n1329_o <= gen1_n5_ccnot2_n1326 (2);
  n1330_o <= gen1_n5_ccnot2_n1326 (1);
  n1331_o <= gen1_n5_ccnot2_n1326 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1332_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1333_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1334_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1335_o <= n1333_o & n1334_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1336 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1335_o,
    o => gen1_n5_cnot2_o);
  n1339_o <= gen1_n5_cnot2_n1336 (1);
  n1340_o <= gen1_n5_cnot2_n1336 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1341_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1342_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1512_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1513_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1514_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1343_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1344_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1345_o <= n1343_o & n1344_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1346_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1347_o <= n1345_o & n1346_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1348 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1347_o,
    o => gen1_n6_ccnot1_o);
  n1351_o <= gen1_n6_ccnot1_n1348 (2);
  n1352_o <= gen1_n6_ccnot1_n1348 (1);
  n1353_o <= gen1_n6_ccnot1_n1348 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1354_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1355_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1356_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1357_o <= n1355_o & n1356_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1358 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1357_o,
    o => gen1_n6_cnot1_o);
  n1361_o <= gen1_n6_cnot1_n1358 (1);
  n1362_o <= gen1_n6_cnot1_n1358 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1363_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1364_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1365_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1366_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1367_o <= n1365_o & n1366_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1368_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1369_o <= n1367_o & n1368_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1370 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1369_o,
    o => gen1_n6_ccnot2_o);
  n1373_o <= gen1_n6_ccnot2_n1370 (2);
  n1374_o <= gen1_n6_ccnot2_n1370 (1);
  n1375_o <= gen1_n6_ccnot2_n1370 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1376_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1377_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1378_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1379_o <= n1377_o & n1378_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1380 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1379_o,
    o => gen1_n6_cnot2_o);
  n1383_o <= gen1_n6_cnot2_n1380 (1);
  n1384_o <= gen1_n6_cnot2_n1380 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1385_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1386_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1515_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1516_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1517_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1387_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1388_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1389_o <= n1387_o & n1388_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1390_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1391_o <= n1389_o & n1390_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1392 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1391_o,
    o => gen1_n7_ccnot1_o);
  n1395_o <= gen1_n7_ccnot1_n1392 (2);
  n1396_o <= gen1_n7_ccnot1_n1392 (1);
  n1397_o <= gen1_n7_ccnot1_n1392 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1398_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1399_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1400_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1401_o <= n1399_o & n1400_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1402 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1401_o,
    o => gen1_n7_cnot1_o);
  n1405_o <= gen1_n7_cnot1_n1402 (1);
  n1406_o <= gen1_n7_cnot1_n1402 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1407_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1408_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1409_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1410_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1411_o <= n1409_o & n1410_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1412_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1413_o <= n1411_o & n1412_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1414 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1413_o,
    o => gen1_n7_ccnot2_o);
  n1417_o <= gen1_n7_ccnot2_n1414 (2);
  n1418_o <= gen1_n7_ccnot2_n1414 (1);
  n1419_o <= gen1_n7_ccnot2_n1414 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1420_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1421_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1422_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1423_o <= n1421_o & n1422_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1424 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1423_o,
    o => gen1_n7_cnot2_o);
  n1427_o <= gen1_n7_cnot2_n1424 (1);
  n1428_o <= gen1_n7_cnot2_n1424 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1429_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1430_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1518_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1519_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1520_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1431_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1432_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1433_o <= n1431_o & n1432_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1434_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1435_o <= n1433_o & n1434_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1436 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1435_o,
    o => gen1_n8_ccnot1_o);
  n1439_o <= gen1_n8_ccnot1_n1436 (2);
  n1440_o <= gen1_n8_ccnot1_n1436 (1);
  n1441_o <= gen1_n8_ccnot1_n1436 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1442_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1443_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1444_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1445_o <= n1443_o & n1444_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1446 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1445_o,
    o => gen1_n8_cnot1_o);
  n1449_o <= gen1_n8_cnot1_n1446 (1);
  n1450_o <= gen1_n8_cnot1_n1446 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1451_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1452_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1453_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1454_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1455_o <= n1453_o & n1454_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1456_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1457_o <= n1455_o & n1456_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1458 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1457_o,
    o => gen1_n8_ccnot2_o);
  n1461_o <= gen1_n8_ccnot2_n1458 (2);
  n1462_o <= gen1_n8_ccnot2_n1458 (1);
  n1463_o <= gen1_n8_ccnot2_n1458 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1464_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1465_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1466_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1467_o <= n1465_o & n1466_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1468 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1467_o,
    o => gen1_n8_cnot2_o);
  n1471_o <= gen1_n8_cnot2_n1468 (1);
  n1472_o <= gen1_n8_cnot2_n1468 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1473_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1474_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1475_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1476_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1477_o <= n1475_o & n1476_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1478 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1477_o,
    o => cnoteb_o);
  n1481_o <= cnoteb_n1478 (1);
  n1482_o <= cnoteb_n1478 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1483_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1484_o <= n1483_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1485 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1484_o,
    o => cnotea_o);
  n1488_o <= cnotea_n1485 (1);
  n1489_o <= cnotea_n1485 (0);
  n1490_o <= n1488_o & a_s;
  n1491_o <= n1481_o & b_s;
  n1492_o <= n1489_o & s_s;
  n1493_o <= n1471_o & n1427_o & n1383_o & n1339_o & n1295_o & n1251_o & n1207_o & n1163_o & n1120_o;
  n1494_o <= n1473_o & n1429_o & n1385_o & n1341_o & n1297_o & n1253_o & n1209_o & n1165_o & n1121_o;
  n1495_o <= n1472_o & n1428_o & n1384_o & n1340_o & n1296_o & n1252_o & n1208_o & n1164_o & n1113_o;
  n1496_o <= n1474_o & n1430_o & n1386_o & n1342_o & n1298_o & n1254_o & n1210_o & n1166_o & n1122_o;
  n1497_o <= n1133_o & n1132_o & n1131_o & n1134_o;
  n1498_o <= n1144_o & n1142_o & n1141_o & n1143_o;
  n1499_o <= n1155_o & n1154_o & n1156_o & n1153_o;
  n1500_o <= n1177_o & n1176_o & n1175_o & n1178_o;
  n1501_o <= n1188_o & n1186_o & n1185_o & n1187_o;
  n1502_o <= n1199_o & n1198_o & n1200_o & n1197_o;
  n1503_o <= n1221_o & n1220_o & n1219_o & n1222_o;
  n1504_o <= n1232_o & n1230_o & n1229_o & n1231_o;
  n1505_o <= n1243_o & n1242_o & n1244_o & n1241_o;
  n1506_o <= n1265_o & n1264_o & n1263_o & n1266_o;
  n1507_o <= n1276_o & n1274_o & n1273_o & n1275_o;
  n1508_o <= n1287_o & n1286_o & n1288_o & n1285_o;
  n1509_o <= n1309_o & n1308_o & n1307_o & n1310_o;
  n1510_o <= n1320_o & n1318_o & n1317_o & n1319_o;
  n1511_o <= n1331_o & n1330_o & n1332_o & n1329_o;
  n1512_o <= n1353_o & n1352_o & n1351_o & n1354_o;
  n1513_o <= n1364_o & n1362_o & n1361_o & n1363_o;
  n1514_o <= n1375_o & n1374_o & n1376_o & n1373_o;
  n1515_o <= n1397_o & n1396_o & n1395_o & n1398_o;
  n1516_o <= n1408_o & n1406_o & n1405_o & n1407_o;
  n1517_o <= n1419_o & n1418_o & n1420_o & n1417_o;
  n1518_o <= n1441_o & n1440_o & n1439_o & n1442_o;
  n1519_o <= n1452_o & n1450_o & n1449_o & n1451_o;
  n1520_o <= n1463_o & n1462_o & n1464_o & n1461_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_8 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_8;

architecture rtl of cordich_stage_8_8 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n991_o : std_logic_vector (9 downto 0);
  signal add1_n992 : std_logic_vector (9 downto 0);
  signal add1_n993 : std_logic_vector (9 downto 0);
  signal add1_n994 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n1001_o : std_logic;
  signal addsub_n1002 : std_logic;
  signal addsub_n1003 : std_logic_vector (9 downto 0);
  signal addsub_n1004 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n1011_o : std_logic;
  signal cnotr1_n1012 : std_logic;
  signal cnotr1_n1013 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n1018_o : std_logic;
  signal cnotr2_n1019 : std_logic;
  signal cnotr2_n1020 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n1025_o : std_logic;
  signal n1026_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1027 : std_logic;
  signal gen0_cnotr3_n1028 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1036 : std_logic;
  signal gen0_cnotr4_n1037 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (7 downto 0);
  signal n1044_o : std_logic_vector (8 downto 0);
  signal n1045_o : std_logic;
  signal gen0_cnotr5_n1046 : std_logic;
  signal gen0_cnotr5_n1047 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1052_o : std_logic;
  signal n1053_o : std_logic_vector (7 downto 0);
  signal n1054_o : std_logic;
  signal n1055_o : std_logic_vector (7 downto 0);
  signal n1056_o : std_logic_vector (8 downto 0);
  signal add2_n1057 : std_logic_vector (8 downto 0);
  signal add2_n1058 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal cnotr6_n1068 : std_logic;
  signal cnotr6_n1069 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n1074_o : std_logic;
  signal n1075_o : std_logic_vector (7 downto 0);
  signal cnotr7_n1076 : std_logic;
  signal cnotr7_n1077 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n1082_o : std_logic;
  signal alut1_n1083 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n1086 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n1089_o : std_logic_vector (18 downto 0);
  signal n1090_o : std_logic_vector (8 downto 0);
  signal n1091_o : std_logic_vector (9 downto 0);
  signal n1092_o : std_logic_vector (9 downto 0);
  signal n1093_o : std_logic_vector (9 downto 0);
  signal n1094_o : std_logic_vector (5 downto 0);
begin
  g <= n1089_o;
  a_out <= add2_n1058;
  c_out <= n1090_o;
  x_out <= add1_n994;
  y_out <= addsub_n1004;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n992; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1091_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1092_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1013; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n993; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1020; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1093_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1094_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1083; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1069; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1057; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1086; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1037; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1056_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n991_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n992 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n993 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n994 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n991_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1001_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1002 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1003 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1004 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n1001_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1011_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1012 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1013 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n1011_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1018_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1019 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1020 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n1018_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n1025_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n1026_o <= w (18 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n1027 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n1028 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1025_o,
    i => n1026_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n1033_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n1034_o <= y_4 (1);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n1035_o <= y_4 (9 downto 2);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n1036 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n1037 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1034_o,
    i => n1035_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n1042_o <= y_4 (0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n1043_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n1044_o <= n1042_o & n1043_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n1045_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n1046 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n1047 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1045_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n1052_o <= x_1 (8);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n1053_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n1054_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n1055_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n1056_o <= n1054_o & n1055_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n1057 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n1058 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n1063_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1064_o <= not n1063_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n1065_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n1066_o <= not n1065_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n1067_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n1068 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n1069 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n1067_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n1074_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n1075_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n1076 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n1077 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n1074_o,
    i => n1075_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1082_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1083 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1086 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_8 port map (
    i => c_3,
    o => alut2_o);
  n1089_o <= n1053_o & addsub_n1003 & cnotr7_n1076;
  n1090_o <= cnotr7_n1077 & n1082_o;
  n1091_o <= gen0_cnotr5_n1047 & gen0_cnotr5_n1046 & n1052_o;
  n1092_o <= gen0_cnotr3_n1028 & gen0_cnotr3_n1027 & n1033_o;
  n1093_o <= gen0_cnotr4_n1036 & n1044_o;
  n1094_o <= n1066_o & addsub_n1002 & cnotr6_n1068 & cnotr2_n1019 & cnotr1_n1012 & n1064_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_7 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_7;

architecture rtl of cordich_stage_8_7 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n881_o : std_logic_vector (9 downto 0);
  signal add1_n882 : std_logic_vector (9 downto 0);
  signal add1_n883 : std_logic_vector (9 downto 0);
  signal add1_n884 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n891_o : std_logic;
  signal addsub_n892 : std_logic;
  signal addsub_n893 : std_logic_vector (9 downto 0);
  signal addsub_n894 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n901_o : std_logic;
  signal cnotr1_n902 : std_logic;
  signal cnotr1_n903 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n908_o : std_logic;
  signal cnotr2_n909 : std_logic;
  signal cnotr2_n910 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n915_o : std_logic;
  signal n916_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n917 : std_logic;
  signal gen0_cnotr3_n918 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n923_o : std_logic_vector (1 downto 0);
  signal n924_o : std_logic;
  signal n925_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n926 : std_logic;
  signal gen0_cnotr4_n927 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n932_o : std_logic_vector (1 downto 0);
  signal n933_o : std_logic_vector (6 downto 0);
  signal n934_o : std_logic_vector (8 downto 0);
  signal n935_o : std_logic;
  signal gen0_cnotr5_n936 : std_logic;
  signal gen0_cnotr5_n937 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n942_o : std_logic_vector (1 downto 0);
  signal n943_o : std_logic_vector (6 downto 0);
  signal n944_o : std_logic;
  signal n945_o : std_logic_vector (7 downto 0);
  signal n946_o : std_logic_vector (8 downto 0);
  signal add2_n947 : std_logic_vector (8 downto 0);
  signal add2_n948 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal n955_o : std_logic;
  signal n956_o : std_logic;
  signal n957_o : std_logic;
  signal cnotr6_n958 : std_logic;
  signal cnotr6_n959 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n964_o : std_logic;
  signal n965_o : std_logic_vector (7 downto 0);
  signal cnotr7_n966 : std_logic;
  signal cnotr7_n967 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n972_o : std_logic;
  signal alut1_n973 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n976 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n979_o : std_logic_vector (17 downto 0);
  signal n980_o : std_logic_vector (8 downto 0);
  signal n981_o : std_logic_vector (9 downto 0);
  signal n982_o : std_logic_vector (9 downto 0);
  signal n983_o : std_logic_vector (9 downto 0);
  signal n984_o : std_logic_vector (5 downto 0);
begin
  g <= n979_o;
  a_out <= add2_n948;
  c_out <= n980_o;
  x_out <= add1_n884;
  y_out <= addsub_n894;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n882; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n981_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n982_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n903; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n883; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n910; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n983_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n984_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n973; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n959; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n947; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n976; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n927; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n946_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n881_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n882 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n883 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n884 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n881_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n891_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n892 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n893 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n894 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n891_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n901_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n902 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n903 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n901_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n908_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n909 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n910 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n908_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n915_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n916_o <= w (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n917 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n918 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n915_o,
    i => n916_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n923_o <= y (8 downto 7);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n924_o <= y_4 (2);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n925_o <= y_4 (9 downto 3);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n926 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n927 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n924_o,
    i => n925_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n932_o <= y_4 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n933_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n934_o <= n932_o & n933_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n935_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n936 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n937 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n935_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n942_o <= x_1 (8 downto 7);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n943_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n944_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n945_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n946_o <= n944_o & n945_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n947 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n948 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n953_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n954_o <= not n953_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n955_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n956_o <= not n955_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n957_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n958 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n959 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n957_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n964_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n965_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n966 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n967 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n964_o,
    i => n965_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n972_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n973 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n976 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_7 port map (
    i => c_3,
    o => alut2_o);
  n979_o <= n943_o & addsub_n893 & cnotr7_n966;
  n980_o <= cnotr7_n967 & n972_o;
  n981_o <= gen0_cnotr5_n937 & gen0_cnotr5_n936 & n942_o;
  n982_o <= gen0_cnotr3_n918 & gen0_cnotr3_n917 & n923_o;
  n983_o <= gen0_cnotr4_n926 & n934_o;
  n984_o <= n956_o & addsub_n892 & cnotr6_n958 & cnotr2_n909 & cnotr1_n902 & n954_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_6 is
  port (
    w : in std_logic_vector (16 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_6;

architecture rtl of cordich_stage_8_6 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n771_o : std_logic_vector (9 downto 0);
  signal add1_n772 : std_logic_vector (9 downto 0);
  signal add1_n773 : std_logic_vector (9 downto 0);
  signal add1_n774 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n781_o : std_logic;
  signal addsub_n782 : std_logic;
  signal addsub_n783 : std_logic_vector (9 downto 0);
  signal addsub_n784 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n791_o : std_logic;
  signal cnotr1_n792 : std_logic;
  signal cnotr1_n793 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n798_o : std_logic;
  signal cnotr2_n799 : std_logic;
  signal cnotr2_n800 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n805_o : std_logic;
  signal n806_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n807 : std_logic;
  signal gen0_cnotr3_n808 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n813_o : std_logic_vector (2 downto 0);
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n816 : std_logic;
  signal gen0_cnotr4_n817 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n822_o : std_logic_vector (2 downto 0);
  signal n823_o : std_logic_vector (5 downto 0);
  signal n824_o : std_logic_vector (8 downto 0);
  signal n825_o : std_logic;
  signal gen0_cnotr5_n826 : std_logic;
  signal gen0_cnotr5_n827 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n832_o : std_logic_vector (2 downto 0);
  signal n833_o : std_logic_vector (5 downto 0);
  signal n834_o : std_logic;
  signal n835_o : std_logic_vector (7 downto 0);
  signal n836_o : std_logic_vector (8 downto 0);
  signal add2_n837 : std_logic_vector (8 downto 0);
  signal add2_n838 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic;
  signal cnotr6_n848 : std_logic;
  signal cnotr6_n849 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n854_o : std_logic;
  signal n855_o : std_logic_vector (7 downto 0);
  signal cnotr7_n856 : std_logic;
  signal cnotr7_n857 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n862_o : std_logic;
  signal alut1_n863 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n866 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n869_o : std_logic_vector (16 downto 0);
  signal n870_o : std_logic_vector (8 downto 0);
  signal n871_o : std_logic_vector (9 downto 0);
  signal n872_o : std_logic_vector (9 downto 0);
  signal n873_o : std_logic_vector (9 downto 0);
  signal n874_o : std_logic_vector (5 downto 0);
begin
  g <= n869_o;
  a_out <= add2_n838;
  c_out <= n870_o;
  x_out <= add1_n774;
  y_out <= addsub_n784;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n772; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n871_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n872_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n793; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n773; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n800; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n873_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n874_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n863; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n849; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n837; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n866; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n817; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n836_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n771_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n772 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n773 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n774 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n771_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n781_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n782 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n783 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n784 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n781_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n791_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n792 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n793 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n791_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n798_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n799 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n800 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n798_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n805_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n806_o <= w (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n807 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n808 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n805_o,
    i => n806_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n813_o <= y (8 downto 6);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n814_o <= y_4 (3);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n815_o <= y_4 (9 downto 4);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n816 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n817 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n814_o,
    i => n815_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n822_o <= y_4 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n823_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n824_o <= n822_o & n823_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n825_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n826 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n827 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n825_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n832_o <= x_1 (8 downto 6);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n833_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n834_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n835_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n836_o <= n834_o & n835_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n837 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n838 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n843_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n844_o <= not n843_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n845_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n846_o <= not n845_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n847_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n848 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n849 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n847_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n854_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n855_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n856 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n857 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n854_o,
    i => n855_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n862_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n863 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n866 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_6 port map (
    i => c_3,
    o => alut2_o);
  n869_o <= n833_o & addsub_n783 & cnotr7_n856;
  n870_o <= cnotr7_n857 & n862_o;
  n871_o <= gen0_cnotr5_n827 & gen0_cnotr5_n826 & n832_o;
  n872_o <= gen0_cnotr3_n808 & gen0_cnotr3_n807 & n813_o;
  n873_o <= gen0_cnotr4_n816 & n824_o;
  n874_o <= n846_o & addsub_n782 & cnotr6_n848 & cnotr2_n799 & cnotr1_n792 & n844_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_5 is
  port (
    w : in std_logic_vector (15 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (15 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_5;

architecture rtl of cordich_stage_8_5 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n661_o : std_logic_vector (9 downto 0);
  signal add1_n662 : std_logic_vector (9 downto 0);
  signal add1_n663 : std_logic_vector (9 downto 0);
  signal add1_n664 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n671_o : std_logic;
  signal addsub_n672 : std_logic;
  signal addsub_n673 : std_logic_vector (9 downto 0);
  signal addsub_n674 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n681_o : std_logic;
  signal cnotr1_n682 : std_logic;
  signal cnotr1_n683 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n688_o : std_logic;
  signal cnotr2_n689 : std_logic;
  signal cnotr2_n690 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n695_o : std_logic;
  signal n696_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n697 : std_logic;
  signal gen0_cnotr3_n698 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n703_o : std_logic_vector (3 downto 0);
  signal n704_o : std_logic;
  signal n705_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n706 : std_logic;
  signal gen0_cnotr4_n707 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n712_o : std_logic_vector (3 downto 0);
  signal n713_o : std_logic_vector (4 downto 0);
  signal n714_o : std_logic_vector (8 downto 0);
  signal n715_o : std_logic;
  signal gen0_cnotr5_n716 : std_logic;
  signal gen0_cnotr5_n717 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n722_o : std_logic_vector (3 downto 0);
  signal n723_o : std_logic_vector (4 downto 0);
  signal n724_o : std_logic;
  signal n725_o : std_logic_vector (7 downto 0);
  signal n726_o : std_logic_vector (8 downto 0);
  signal add2_n727 : std_logic_vector (8 downto 0);
  signal add2_n728 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal cnotr6_n738 : std_logic;
  signal cnotr6_n739 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n744_o : std_logic;
  signal n745_o : std_logic_vector (7 downto 0);
  signal cnotr7_n746 : std_logic;
  signal cnotr7_n747 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n752_o : std_logic;
  signal alut1_n753 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n756 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n759_o : std_logic_vector (15 downto 0);
  signal n760_o : std_logic_vector (8 downto 0);
  signal n761_o : std_logic_vector (9 downto 0);
  signal n762_o : std_logic_vector (9 downto 0);
  signal n763_o : std_logic_vector (9 downto 0);
  signal n764_o : std_logic_vector (5 downto 0);
begin
  g <= n759_o;
  a_out <= add2_n728;
  c_out <= n760_o;
  x_out <= add1_n664;
  y_out <= addsub_n674;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n662; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n761_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n762_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n683; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n663; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n690; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n763_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n764_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n753; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n739; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n727; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n756; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n707; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n726_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n661_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n662 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n663 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n664 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n661_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n671_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n672 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n673 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n674 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n671_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n681_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n682 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n683 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n681_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n688_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n689 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n690 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n688_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n695_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n696_o <= w (15 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n697 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n698 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n695_o,
    i => n696_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n703_o <= y (8 downto 5);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n704_o <= y_4 (4);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n705_o <= y_4 (9 downto 5);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n706 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n707 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n704_o,
    i => n705_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n712_o <= y_4 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n713_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n714_o <= n712_o & n713_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n715_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n716 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n717 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n715_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n722_o <= x_1 (8 downto 5);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n723_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n724_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n725_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n726_o <= n724_o & n725_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n727 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n728 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n733_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n734_o <= not n733_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n735_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n736_o <= not n735_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n737_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n738 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n739 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n737_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n744_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n745_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n746 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n747 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n744_o,
    i => n745_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n752_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n753 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n756 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_5 port map (
    i => c_3,
    o => alut2_o);
  n759_o <= n723_o & addsub_n673 & cnotr7_n746;
  n760_o <= cnotr7_n747 & n752_o;
  n761_o <= gen0_cnotr5_n717 & gen0_cnotr5_n716 & n722_o;
  n762_o <= gen0_cnotr3_n698 & gen0_cnotr3_n697 & n703_o;
  n763_o <= gen0_cnotr4_n706 & n714_o;
  n764_o <= n736_o & addsub_n672 & cnotr6_n738 & cnotr2_n689 & cnotr1_n682 & n734_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_4 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_4;

architecture rtl of cordich_stage_8_4 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n551_o : std_logic_vector (9 downto 0);
  signal add1_n552 : std_logic_vector (9 downto 0);
  signal add1_n553 : std_logic_vector (9 downto 0);
  signal add1_n554 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n561_o : std_logic;
  signal addsub_n562 : std_logic;
  signal addsub_n563 : std_logic_vector (9 downto 0);
  signal addsub_n564 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n571_o : std_logic;
  signal cnotr1_n572 : std_logic;
  signal cnotr1_n573 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n578_o : std_logic;
  signal cnotr2_n579 : std_logic;
  signal cnotr2_n580 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n585_o : std_logic;
  signal n586_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n587 : std_logic;
  signal gen0_cnotr3_n588 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n593_o : std_logic_vector (4 downto 0);
  signal n594_o : std_logic;
  signal n595_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n596 : std_logic;
  signal gen0_cnotr4_n597 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n602_o : std_logic_vector (4 downto 0);
  signal n603_o : std_logic_vector (3 downto 0);
  signal n604_o : std_logic_vector (8 downto 0);
  signal n605_o : std_logic;
  signal gen0_cnotr5_n606 : std_logic;
  signal gen0_cnotr5_n607 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n612_o : std_logic_vector (4 downto 0);
  signal n613_o : std_logic_vector (3 downto 0);
  signal n614_o : std_logic;
  signal n615_o : std_logic_vector (7 downto 0);
  signal n616_o : std_logic_vector (8 downto 0);
  signal add2_n617 : std_logic_vector (8 downto 0);
  signal add2_n618 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic;
  signal cnotr6_n628 : std_logic;
  signal cnotr6_n629 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n634_o : std_logic;
  signal n635_o : std_logic_vector (7 downto 0);
  signal cnotr7_n636 : std_logic;
  signal cnotr7_n637 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n642_o : std_logic;
  signal alut1_n643 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n646 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n649_o : std_logic_vector (14 downto 0);
  signal n650_o : std_logic_vector (8 downto 0);
  signal n651_o : std_logic_vector (9 downto 0);
  signal n652_o : std_logic_vector (9 downto 0);
  signal n653_o : std_logic_vector (9 downto 0);
  signal n654_o : std_logic_vector (5 downto 0);
begin
  g <= n649_o;
  a_out <= add2_n618;
  c_out <= n650_o;
  x_out <= add1_n554;
  y_out <= addsub_n564;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n552; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n651_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n652_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n573; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n553; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n580; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n653_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n654_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n643; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n629; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n617; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n646; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n597; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n616_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n551_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n552 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n553 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n554 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n551_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n561_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n562 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n563 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n564 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n561_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n571_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n572 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n573 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n571_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n578_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n579 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n580 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n578_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n585_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n586_o <= w (14 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n587 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n588 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n585_o,
    i => n586_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n593_o <= y (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n594_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n595_o <= y_4 (9 downto 6);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n596 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n597 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n594_o,
    i => n595_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n602_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n603_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n604_o <= n602_o & n603_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n605_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n606 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n607 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n605_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n612_o <= x_1 (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n613_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n614_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n615_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n616_o <= n614_o & n615_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n617 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n618 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n623_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n624_o <= not n623_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n625_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n626_o <= not n625_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n627_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n628 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n629 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n627_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n634_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n635_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n636 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n637 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n634_o,
    i => n635_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n642_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n643 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n646 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_4 port map (
    i => c_3,
    o => alut2_o);
  n649_o <= n613_o & addsub_n563 & cnotr7_n636;
  n650_o <= cnotr7_n637 & n642_o;
  n651_o <= gen0_cnotr5_n607 & gen0_cnotr5_n606 & n612_o;
  n652_o <= gen0_cnotr3_n588 & gen0_cnotr3_n587 & n593_o;
  n653_o <= gen0_cnotr4_n596 & n604_o;
  n654_o <= n626_o & addsub_n562 & cnotr6_n628 & cnotr2_n579 & cnotr1_n572 & n624_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_3 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_3;

architecture rtl of cordich_stage_8_3 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n441_o : std_logic_vector (9 downto 0);
  signal add1_n442 : std_logic_vector (9 downto 0);
  signal add1_n443 : std_logic_vector (9 downto 0);
  signal add1_n444 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n451_o : std_logic;
  signal addsub_n452 : std_logic;
  signal addsub_n453 : std_logic_vector (9 downto 0);
  signal addsub_n454 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n461_o : std_logic;
  signal cnotr1_n462 : std_logic;
  signal cnotr1_n463 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n468_o : std_logic;
  signal cnotr2_n469 : std_logic;
  signal cnotr2_n470 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n475_o : std_logic;
  signal n476_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n477 : std_logic;
  signal gen0_cnotr3_n478 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n483_o : std_logic_vector (5 downto 0);
  signal n484_o : std_logic;
  signal n485_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n486 : std_logic;
  signal gen0_cnotr4_n487 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n492_o : std_logic_vector (5 downto 0);
  signal n493_o : std_logic_vector (2 downto 0);
  signal n494_o : std_logic_vector (8 downto 0);
  signal n495_o : std_logic;
  signal gen0_cnotr5_n496 : std_logic;
  signal gen0_cnotr5_n497 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n502_o : std_logic_vector (5 downto 0);
  signal n503_o : std_logic_vector (2 downto 0);
  signal n504_o : std_logic;
  signal n505_o : std_logic_vector (7 downto 0);
  signal n506_o : std_logic_vector (8 downto 0);
  signal add2_n507 : std_logic_vector (8 downto 0);
  signal add2_n508 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n513_o : std_logic;
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal n516_o : std_logic;
  signal n517_o : std_logic;
  signal cnotr6_n518 : std_logic;
  signal cnotr6_n519 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n524_o : std_logic;
  signal n525_o : std_logic_vector (7 downto 0);
  signal cnotr7_n526 : std_logic;
  signal cnotr7_n527 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n532_o : std_logic;
  signal alut1_n533 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n536 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n539_o : std_logic_vector (13 downto 0);
  signal n540_o : std_logic_vector (8 downto 0);
  signal n541_o : std_logic_vector (9 downto 0);
  signal n542_o : std_logic_vector (9 downto 0);
  signal n543_o : std_logic_vector (9 downto 0);
  signal n544_o : std_logic_vector (5 downto 0);
begin
  g <= n539_o;
  a_out <= add2_n508;
  c_out <= n540_o;
  x_out <= add1_n444;
  y_out <= addsub_n454;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n442; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n541_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n542_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n463; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n443; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n470; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n543_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n544_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n533; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n519; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n507; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n536; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n487; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n506_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n441_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n442 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n443 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n444 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n441_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n451_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n452 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n453 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n454 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n451_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n461_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n462 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n463 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n461_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n468_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n469 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n470 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n468_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n475_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n476_o <= w (13 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n477 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n478 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n475_o,
    i => n476_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n483_o <= y (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n484_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n485_o <= y_4 (9 downto 7);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n486 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n487 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n484_o,
    i => n485_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n492_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n493_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n494_o <= n492_o & n493_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n495_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n496 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n497 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n495_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n502_o <= x_1 (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n503_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n504_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n505_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n506_o <= n504_o & n505_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n507 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n508 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n513_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n514_o <= not n513_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n515_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n516_o <= not n515_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n517_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n518 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n519 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n517_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n524_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n525_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n526 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n527 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n524_o,
    i => n525_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n532_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n533 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n536 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_3 port map (
    i => c_3,
    o => alut2_o);
  n539_o <= n503_o & addsub_n453 & cnotr7_n526;
  n540_o <= cnotr7_n527 & n532_o;
  n541_o <= gen0_cnotr5_n497 & gen0_cnotr5_n496 & n502_o;
  n542_o <= gen0_cnotr3_n478 & gen0_cnotr3_n477 & n483_o;
  n543_o <= gen0_cnotr4_n486 & n494_o;
  n544_o <= n516_o & addsub_n452 & cnotr6_n518 & cnotr2_n469 & cnotr1_n462 & n514_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_2 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_2;

architecture rtl of cordich_stage_8_2 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n331_o : std_logic_vector (9 downto 0);
  signal add1_n332 : std_logic_vector (9 downto 0);
  signal add1_n333 : std_logic_vector (9 downto 0);
  signal add1_n334 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n341_o : std_logic;
  signal addsub_n342 : std_logic;
  signal addsub_n343 : std_logic_vector (9 downto 0);
  signal addsub_n344 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n351_o : std_logic;
  signal cnotr1_n352 : std_logic;
  signal cnotr1_n353 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n358_o : std_logic;
  signal cnotr2_n359 : std_logic;
  signal cnotr2_n360 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n365_o : std_logic;
  signal n366_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n367 : std_logic;
  signal gen0_cnotr3_n368 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n373_o : std_logic_vector (6 downto 0);
  signal n374_o : std_logic;
  signal n375_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n376 : std_logic;
  signal gen0_cnotr4_n377 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n382_o : std_logic_vector (6 downto 0);
  signal n383_o : std_logic_vector (1 downto 0);
  signal n384_o : std_logic_vector (8 downto 0);
  signal n385_o : std_logic;
  signal gen0_cnotr5_n386 : std_logic;
  signal gen0_cnotr5_n387 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n392_o : std_logic_vector (6 downto 0);
  signal n393_o : std_logic_vector (1 downto 0);
  signal n394_o : std_logic;
  signal n395_o : std_logic_vector (7 downto 0);
  signal n396_o : std_logic_vector (8 downto 0);
  signal add2_n397 : std_logic_vector (8 downto 0);
  signal add2_n398 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal n406_o : std_logic;
  signal n407_o : std_logic;
  signal cnotr6_n408 : std_logic;
  signal cnotr6_n409 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n414_o : std_logic;
  signal n415_o : std_logic_vector (7 downto 0);
  signal cnotr7_n416 : std_logic;
  signal cnotr7_n417 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n422_o : std_logic;
  signal alut1_n423 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n426 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n429_o : std_logic_vector (12 downto 0);
  signal n430_o : std_logic_vector (8 downto 0);
  signal n431_o : std_logic_vector (9 downto 0);
  signal n432_o : std_logic_vector (9 downto 0);
  signal n433_o : std_logic_vector (9 downto 0);
  signal n434_o : std_logic_vector (5 downto 0);
begin
  g <= n429_o;
  a_out <= add2_n398;
  c_out <= n430_o;
  x_out <= add1_n334;
  y_out <= addsub_n344;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n332; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n431_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n432_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n353; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n333; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n360; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n433_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n434_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n423; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n409; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n397; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n426; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n377; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n396_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n331_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n332 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n333 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n334 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n331_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n341_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n342 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n343 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n344 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n341_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n351_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n352 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n353 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n351_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n358_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n359 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n360 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n358_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n365_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n366_o <= w (12 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n367 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n368 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n365_o,
    i => n366_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n373_o <= y (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n374_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n375_o <= y_4 (9 downto 8);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n376 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n377 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n374_o,
    i => n375_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n382_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n383_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n384_o <= n382_o & n383_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n385_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n386 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n387 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n385_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n392_o <= x_1 (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n393_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n394_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n395_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n396_o <= n394_o & n395_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n397 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n398 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n403_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n404_o <= not n403_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n405_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n406_o <= not n405_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n407_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n408 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n409 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n407_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n414_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n415_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n416 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n417 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n414_o,
    i => n415_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n422_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n423 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n426 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_2 port map (
    i => c_3,
    o => alut2_o);
  n429_o <= n393_o & addsub_n343 & cnotr7_n416;
  n430_o <= cnotr7_n417 & n422_o;
  n431_o <= gen0_cnotr5_n387 & gen0_cnotr5_n386 & n392_o;
  n432_o <= gen0_cnotr3_n368 & gen0_cnotr3_n367 & n373_o;
  n433_o <= gen0_cnotr4_n376 & n384_o;
  n434_o <= n406_o & addsub_n342 & cnotr6_n408 & cnotr2_n359 & cnotr1_n352 & n404_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_1 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_1;

architecture rtl of cordich_stage_8_1 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n221_o : std_logic_vector (9 downto 0);
  signal add1_n222 : std_logic_vector (9 downto 0);
  signal add1_n223 : std_logic_vector (9 downto 0);
  signal add1_n224 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n231_o : std_logic;
  signal addsub_n232 : std_logic;
  signal addsub_n233 : std_logic_vector (9 downto 0);
  signal addsub_n234 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n241_o : std_logic;
  signal cnotr1_n242 : std_logic;
  signal cnotr1_n243 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n248_o : std_logic;
  signal cnotr2_n249 : std_logic;
  signal cnotr2_n250 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal gen0_cnotr3_n257 : std_logic;
  signal gen0_cnotr3_n258 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n263_o : std_logic_vector (7 downto 0);
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal gen0_cnotr4_n266 : std_logic;
  signal gen0_cnotr4_n267 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n272_o : std_logic_vector (7 downto 0);
  signal n273_o : std_logic;
  signal n274_o : std_logic_vector (8 downto 0);
  signal n275_o : std_logic;
  signal gen0_cnotr5_n276 : std_logic;
  signal gen0_cnotr5_n277 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n282_o : std_logic_vector (7 downto 0);
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic_vector (7 downto 0);
  signal n286_o : std_logic_vector (8 downto 0);
  signal add2_n287 : std_logic_vector (8 downto 0);
  signal add2_n288 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n293_o : std_logic;
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal cnotr6_n298 : std_logic;
  signal cnotr6_n299 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n304_o : std_logic;
  signal n305_o : std_logic_vector (7 downto 0);
  signal cnotr7_n306 : std_logic;
  signal cnotr7_n307 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n312_o : std_logic;
  signal alut1_n313 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n316 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n319_o : std_logic_vector (11 downto 0);
  signal n320_o : std_logic_vector (8 downto 0);
  signal n321_o : std_logic_vector (9 downto 0);
  signal n322_o : std_logic_vector (9 downto 0);
  signal n323_o : std_logic_vector (9 downto 0);
  signal n324_o : std_logic_vector (5 downto 0);
begin
  g <= n319_o;
  a_out <= add2_n288;
  c_out <= n320_o;
  x_out <= add1_n224;
  y_out <= addsub_n234;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n222; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n321_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n322_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n243; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n223; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n250; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n323_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n324_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n313; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n299; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n287; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n316; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n267; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n286_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n221_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n222 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n223 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n224 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n221_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n231_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n232 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n233 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n234 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n231_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n241_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n242 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n243 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n241_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n248_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n249 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n250 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n248_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n255_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n256_o <= w (11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n257 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n258 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n255_o,
    i => n256_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n263_o <= y (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n264_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n265_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n266 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n267 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n264_o,
    i => n265_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n272_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n273_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n274_o <= n272_o & n273_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n275_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n276 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n277 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n275_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n282_o <= x_1 (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n283_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n284_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n285_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n286_o <= n284_o & n285_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n287 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n288 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n293_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n294_o <= not n293_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n295_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n296_o <= not n295_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n297_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n298 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n299 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n297_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n304_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n305_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n306 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n307 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n304_o,
    i => n305_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n312_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n313 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n316 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_1 port map (
    i => c_3,
    o => alut2_o);
  n319_o <= n283_o & addsub_n233 & cnotr7_n306;
  n320_o <= cnotr7_n307 & n312_o;
  n321_o <= gen0_cnotr5_n277 & gen0_cnotr5_n276 & n282_o;
  n322_o <= gen0_cnotr3_n258 & gen0_cnotr3_n257 & n263_o;
  n323_o <= gen0_cnotr4_n266 & n274_o;
  n324_o <= n296_o & addsub_n232 & cnotr6_n298 & cnotr2_n249 & cnotr1_n242 & n294_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_9_9 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity inith_lookup_9_9;

architecture rtl of inith_lookup_9_9 is
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic;
  signal n209_o : std_logic;
  signal n210_o : std_logic;
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic;
  signal n214_o : std_logic;
  signal n215_o : std_logic_vector (8 downto 0);
begin
  o <= n215_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n202_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n203_o <= not n202_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n204_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n205_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n206_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n207_o <= not n206_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n208_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n209_o <= not n208_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n210_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n211_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n212_o <= not n211_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n213_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n214_o <= i (0);
  n215_o <= n203_o & n204_o & n205_o & n207_o & n209_o & n210_o & n212_o & n213_o & n214_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (155 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (8 downto 0);
  signal wrap_X: std_logic_vector (9 downto 0);
  signal wrap_Y: std_logic_vector (9 downto 0);
  signal wrap_G: std_logic_vector (155 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (8 downto 0);
  signal wrap_X_OUT: std_logic_vector (9 downto 0);
  signal wrap_Y_OUT: std_logic_vector (9 downto 0);
  signal cs : std_logic_vector (89 downto 0);
  signal as : std_logic_vector (89 downto 0);
  signal xs : std_logic_vector (99 downto 0);
  signal ys : std_logic_vector (99 downto 0);
  signal n5_o : std_logic_vector (8 downto 0);
  signal initx_n6 : std_logic_vector (8 downto 0);
  signal initx_o : std_logic_vector (8 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (8 downto 0);
  signal n11_o : std_logic_vector (8 downto 0);
  signal n12_o : std_logic_vector (8 downto 0);
  signal n13_o : std_logic_vector (9 downto 0);
  signal n14_o : std_logic_vector (9 downto 0);
  signal n15_o : std_logic_vector (11 downto 0);
  signal n16_o : std_logic_vector (8 downto 0);
  signal n17_o : std_logic_vector (8 downto 0);
  signal n18_o : std_logic_vector (9 downto 0);
  signal n19_o : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (9 downto 0);
  signal n35_o : std_logic_vector (12 downto 0);
  signal n36_o : std_logic_vector (8 downto 0);
  signal n37_o : std_logic_vector (8 downto 0);
  signal n38_o : std_logic_vector (9 downto 0);
  signal n39_o : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (9 downto 0);
  signal n55_o : std_logic_vector (13 downto 0);
  signal n56_o : std_logic_vector (8 downto 0);
  signal n57_o : std_logic_vector (8 downto 0);
  signal n58_o : std_logic_vector (9 downto 0);
  signal n59_o : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (9 downto 0);
  signal n75_o : std_logic_vector (14 downto 0);
  signal n76_o : std_logic_vector (8 downto 0);
  signal n77_o : std_logic_vector (8 downto 0);
  signal n78_o : std_logic_vector (9 downto 0);
  signal n79_o : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (9 downto 0);
  signal n95_o : std_logic_vector (14 downto 0);
  signal n96_o : std_logic_vector (8 downto 0);
  signal n97_o : std_logic_vector (8 downto 0);
  signal n98_o : std_logic_vector (9 downto 0);
  signal n99_o : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (9 downto 0);
  signal n115_o : std_logic_vector (15 downto 0);
  signal n116_o : std_logic_vector (8 downto 0);
  signal n117_o : std_logic_vector (8 downto 0);
  signal n118_o : std_logic_vector (9 downto 0);
  signal n119_o : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (15 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (15 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (9 downto 0);
  signal n135_o : std_logic_vector (16 downto 0);
  signal n136_o : std_logic_vector (8 downto 0);
  signal n137_o : std_logic_vector (8 downto 0);
  signal n138_o : std_logic_vector (9 downto 0);
  signal n139_o : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (9 downto 0);
  signal n155_o : std_logic_vector (17 downto 0);
  signal n156_o : std_logic_vector (8 downto 0);
  signal n157_o : std_logic_vector (8 downto 0);
  signal n158_o : std_logic_vector (9 downto 0);
  signal n159_o : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (9 downto 0);
  signal n175_o : std_logic_vector (18 downto 0);
  signal n176_o : std_logic_vector (8 downto 0);
  signal n177_o : std_logic_vector (8 downto 0);
  signal n178_o : std_logic_vector (9 downto 0);
  signal n179_o : std_logic_vector (9 downto 0);
  signal gen1_n8_stagex_n180 : std_logic_vector (18 downto 0);
  signal gen1_n8_stagex_n181 : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_n182 : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_n183 : std_logic_vector (9 downto 0);
  signal gen1_n8_stagex_n184 : std_logic_vector (9 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (9 downto 0);
  signal n196_o : std_logic_vector (155 downto 0);
  signal n197_o : std_logic_vector (89 downto 0);
  signal n198_o : std_logic_vector (89 downto 0);
  signal n199_o : std_logic_vector (99 downto 0);
  signal n200_o : std_logic_vector (99 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n196_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n197_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n198_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n199_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n200_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (8 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_9_9 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (9);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (89 downto 81);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (89 downto 81);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (99 downto 90);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (99 downto 90);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (11 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (8 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (8 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (9 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (9 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_8_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (24 downto 12);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (17 downto 9);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (17 downto 9);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (19 downto 10);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (19 downto 10);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_8_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (38 downto 25);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (26 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (26 downto 18);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (29 downto 20);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (29 downto 20);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_8_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (53 downto 39);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (35 downto 27);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (35 downto 27);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (39 downto 30);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (39 downto 30);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_8_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (68 downto 54);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (44 downto 36);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (44 downto 36);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (49 downto 40);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (49 downto 40);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_8_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (84 downto 69);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (53 downto 45);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (53 downto 45);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (59 downto 50);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (59 downto 50);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_8_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (62 downto 54);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (62 downto 54);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (69 downto 60);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (69 downto 60);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_8_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (119 downto 102);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (71 downto 63);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (71 downto 63);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (79 downto 70);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (79 downto 70);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_8_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n175_o <= wrap_W (138 downto 120);
  -- vhdl_source/cordich.vhdl:118:71
  n176_o <= as (80 downto 72);
  -- vhdl_source/cordich.vhdl:118:83
  n177_o <= cs (80 downto 72);
  -- vhdl_source/cordich.vhdl:119:71
  n178_o <= xs (89 downto 80);
  -- vhdl_source/cordich.vhdl:119:83
  n179_o <= ys (89 downto 80);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n8_stagex_n180 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n181 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n182 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n8_stagex_n183 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n8_stagex_n184 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n8_stagex : entity work.cordich_stage_8_8 port map (
    w => n175_o,
    a => n176_o,
    c => n177_o,
    x => n178_o,
    y => n179_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  n196_o <= (16 downto 0 => 'Z') & gen1_n8_stagex_n180 & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n197_o <= gen1_n8_stagex_n182 & gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n198_o <= gen1_n8_stagex_n181 & gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n199_o <= gen1_n8_stagex_n183 & gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n200_o <= gen1_n8_stagex_n184 & gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
