
             Lattice Mapping Report File for Design Module 'REU'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-640HC -t TQFP100 -s 4 -oc Commercial
     REU_impl1.ngd -o REU_impl1_map.ncd -pr REU_impl1.prf -mp REU_impl1.mrp -lpf
     //Mac/iCloud/Repos/GW4302/cpld/impl1/REU_impl1.lpf -lpf
     //Mac/iCloud/Repos/GW4302/cpld/REU.lpf -c 0 -gui -msgset
     //Mac/iCloud/Repos/GW4302/cpld/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-640HCTQFP100
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.1.454
Mapped on:  04/28/22  11:56:36

Design Summary
--------------

   Number of registers:    186 out of   877 (21%)
      PFU registers:          186 out of   640 (29%)
      PIO registers:            0 out of   237 (0%)
   Number of SLICEs:       201 out of   320 (63%)
      SLICEs as Logic/ROM:    201 out of   320 (63%)
      SLICEs as RAM:            0 out of   240 (0%)
      SLICEs as Carry:         33 out of   320 (10%)
   Number of LUT4s:        387 out of   640 (60%)
      Number used as logic LUTs:        321
      Number used as distributed RAM:     0
      Number used as ripple logic:       66
      Number used as shift registers:     0
   Number of PIO sites used: 69 + 4(JTAG) out of 79 (92%)
   Number of IDDR/ODDR/TDDR cells used: 1 out of 237 (0%)
      Number of IDDR cells:   0
      Number of ODDR cells:   1
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 1 (0 differential)
      Number of PIO using IDDR only:        0 (0 differential)
      Number of PIO using ODDR only:        1 (0 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  0 out of 2 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)

                                    Page 1




Design:  REU                                           Date:  04/28/22  11:56:36

Design Summary (cont)
---------------------
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net C8M_c: 30 loads, 28 rising, 2 falling (Driver: PIO C8M )
     Net PHI2_c: 85 loads, 0 rising, 85 falling (Driver: PIO PHI2 )
   Number of Clock Enables:  22
     Net PHI2_N_565_enable_76: 1 loads, 1 LSLICEs
     Net dmaseq/PHI2_N_565_enable_71: 3 loads, 3 LSLICEs
     Net SetEndOfBlock: 1 loads, 1 LSLICEs
     Net IntPending_N_535: 1 loads, 1 LSLICEs
     Net PHI2_N_565_enable_23: 1 loads, 1 LSLICEs
     Net reureg/PHI2_N_565_enable_69: 5 loads, 5 LSLICEs
     Net reureg/PHI2_N_565_enable_68: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_565_enable_24: 2 loads, 2 LSLICEs
     Net reureg/PHI2_N_565_enable_75: 3 loads, 3 LSLICEs
     Net reureg/PHI2_N_565_enable_67: 5 loads, 5 LSLICEs
     Net reureg/PHI2_N_565_enable_70: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_565_enable_54: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_565_enable_61: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_565_enable_55: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_565_enable_32: 2 loads, 2 LSLICEs
     Net reureg/PHI2_N_565_enable_87: 5 loads, 5 LSLICEs
     Net reureg/PHI2_N_565_enable_81: 4 loads, 4 LSLICEs
     Net ram/C8M_c_enable_1: 1 loads, 1 LSLICEs
     Net ram/RefCnt_2__N_52: 2 loads, 2 LSLICEs
     Net ram/C8M_c_enable_3: 1 loads, 1 LSLICEs
     Net ram/RDD_7__N_54: 4 loads, 4 LSLICEs
     Net ram/PORDone_N_46: 1 loads, 1 LSLICEs
   Number of LSRs:  10
     Net n3884: 6 loads, 6 LSLICEs
     Net n4163: 32 loads, 32 LSLICEs
     Net RegReset: 21 loads, 21 LSLICEs
     Net reureg/n1134: 3 loads, 3 LSLICEs
     Net ram/n1468: 1 loads, 1 LSLICEs
     Net ram/S_2: 1 loads, 1 LSLICEs
     Net ram/C8M_c_enable_3: 1 loads, 1 LSLICEs
     Net ram/PORDone: 1 loads, 1 LSLICEs
     Net ram/n1219: 1 loads, 1 LSLICEs
     Net ram/n1871: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A_out_0: 48 loads
     Net A_out_1: 38 loads
     Net DMA: 34 loads
     Net n4163: 32 loads
     Net S_0: 31 loads
     Net reureg/n3869: 30 loads
     Net A_out_3: 24 loads
     Net n3842: 24 loads
     Net reureg/n3870: 24 loads
     Net n4162: 23 loads




   Number of warnings:  2

                                    Page 2




Design:  REU                                           Date:  04/28/22  11:56:36

 (cont)
-------
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'nIO1' has no legal load.
WARNING - map: IO buffer missing for top level port nIO1...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| D[7]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[6]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[5]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[4]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[3]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[2]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[1]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[0]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[15]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[14]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[13]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[12]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[11]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[10]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[9]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[8]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[7]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[6]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[5]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[4]                | BIDIR     | LVCMOS33  |            |

                                    Page 3




Design:  REU                                           Date:  04/28/22  11:56:36

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| A[3]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[7]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[6]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[5]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[4]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[3]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[2]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[1]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[0]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nWEDMA              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nDMA                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nAOE                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ADIR                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nRWOE               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nDOE                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DDIR                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nIRQ                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RCLK                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nCS                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nRAS                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nCAS                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nRWE                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CKE                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RBA[1]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RBA[0]              | OUTPUT    | LVCMOS33  |            |

                                    Page 4




Design:  REU                                           Date:  04/28/22  11:56:36

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| RA[12]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[11]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[10]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[9]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[8]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[7]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[6]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[5]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[4]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[3]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[2]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[1]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[0]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DQMH                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DQML                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| C8M                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PHI2                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nRESET              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BA                  | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nWE                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nIO2                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal C8M_N_34 was merged into signal C8M_c
Signal PHI2_N_565 was merged into signal PHI2_c
Signal n1024 was merged into signal ram/RDOE
Signal ram/n1923 was merged into signal ram/PORDone
Signal reureg/CAOut_7__I_0_1/S1 undriven or does not drive anything - clipped.
Signal reureg/CAOut_7__I_0_1/S0 undriven or does not drive anything - clipped.
Signal reureg/CAOut_7__I_0_1/CI undriven or does not drive anything - clipped.
Signal reureg/Length_7__I_0_add_2_9/S1 undriven or does not drive anything -

                                    Page 5




Design:  REU                                           Date:  04/28/22  11:56:36

Removed logic (cont)
--------------------
     clipped.
Signal reureg/Length_7__I_0_add_2_9/CO undriven or does not drive anything -
     clipped.
Signal reureg/Length_7__I_0_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal reureg/Length_7__I_0_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal reureg/CAOut_7__I_0_9/CO undriven or does not drive anything - clipped.
Signal reureg/CAOut_15__I_0_1/S1 undriven or does not drive anything - clipped.
Signal reureg/CAOut_15__I_0_1/S0 undriven or does not drive anything - clipped.
Signal reureg/CAOut_15__I_0_1/CI undriven or does not drive anything - clipped.
Signal reureg/CAOut_15__I_0_9/CO undriven or does not drive anything - clipped.
Signal reureg/REUAOut_7__I_0_1/S1 undriven or does not drive anything - clipped.
     
Signal reureg/REUAOut_7__I_0_1/S0 undriven or does not drive anything - clipped.
     
Signal reureg/REUAOut_7__I_0_1/CI undriven or does not drive anything - clipped.
     
Signal reureg/REUAOut_7__I_0_9/CO undriven or does not drive anything - clipped.
     
Signal reureg/REUAOut_15__I_0_1/S1 undriven or does not drive anything -
     clipped.
Signal reureg/REUAOut_15__I_0_1/S0 undriven or does not drive anything -
     clipped.
Signal reureg/REUAOut_15__I_0_1/CI undriven or does not drive anything -
     clipped.
Signal reureg/REUAOut_15__I_0_9/CO undriven or does not drive anything -
     clipped.
Signal reureg/Length_15__I_0_839_add_2_1/S0 undriven or does not drive anything
     - clipped.
Signal reureg/Length_15__I_0_839_add_2_1/CI undriven or does not drive anything
     - clipped.
Signal reureg/Length_15__I_0_839_add_2_9/S1 undriven or does not drive anything
     - clipped.
Signal reureg/Length_15__I_0_839_add_2_9/CO undriven or does not drive anything
     - clipped.
Signal RAMRDD_7__I_0_8/S0 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_8/CO undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_0/S1 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_0/S0 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_0/CI undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_7/S1 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_7/S0 undriven or does not drive anything - clipped.
Block i3647 was optimized away.
Block i3646 was optimized away.
Block ram/i812_1_lut was optimized away.
Block ram/i1704_1_lut was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 46 MB

                                    Page 6




Design:  REU                                           Date:  04/28/22  11:56:36

Run Time and Memory Usage (cont)
--------------------------------
        
























































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
