-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input1-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input23822-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input23822-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input1598115156526989174574145640