 Timing Path to fb/mult/out_reg[30]/D 
  
 Path Start Point : fb/mult/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[31]/CK      DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[31]/Q       DFF_X1  Fall  0.1780 0.0950 0.0090 0.854447 3.3561   4.21055           3       100      F             | 
|    fb/mult/i_2_109/A           INV_X1  Fall  0.1780 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_109/ZN          INV_X1  Rise  0.1900 0.0120 0.0070 0.216143 1.41309  1.62924           1       100                    | 
|    fb/mult/i_2_61/A1           NOR2_X1 Rise  0.1900 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_2_61/ZN           NOR2_X1 Fall  0.1970 0.0070 0.0040 0.427178 1.06234  1.48952           1       100                    | 
|    fb/mult/out_reg[30]/D       DFF_X1  Fall  0.1970 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[30]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0090 0.0990 | 
| data required time                        |  0.0990        | 
|                                           |                | 
| data arrival time                         |  0.1970        | 
| data required time                        | -0.0990        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1010        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[29]/D 
  
 Path Start Point : fb/mult/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301  3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000           3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413   10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                            | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                            | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130           11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208   35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100           5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606   30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                            | 
|    fb/mult/out_reg[30]/CK      DFF_X1  Rise  0.0830 0.0030 0.0350           0.949653                                    F             | 
|    fb/mult/out_reg[30]/Q       DFF_X1  Fall  0.1780 0.0950 0.0090 0.862673  3.3561   4.21877           3       100      F             | 
|    fb/mult/i_2_108/A           INV_X1  Fall  0.1780 0.0000 0.0090           1.54936                                                   | 
|    fb/mult/i_2_108/ZN          INV_X1  Rise  0.1900 0.0120 0.0070 0.0995355 1.41309  1.51263           1       100                    | 
|    fb/mult/i_2_60/A1           NOR2_X1 Rise  0.1900 0.0000 0.0070           1.71447                                                   | 
|    fb/mult/i_2_60/ZN           NOR2_X1 Fall  0.1970 0.0070 0.0040 0.223177  1.06234  1.28552           1       100                    | 
|    fb/mult/out_reg[29]/D       DFF_X1  Fall  0.1970 0.0000 0.0040           1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[29]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0090 0.0990 | 
| data required time                        |  0.0990        | 
|                                           |                | 
| data arrival time                         |  0.1970        | 
| data required time                        | -0.0990        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1010        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[27]/D 
  
 Path Start Point : fb/mult/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[28]/CK      DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[28]/Q       DFF_X1  Fall  0.1780 0.0950 0.0090 0.647945 3.3561   4.00405           3       100      F             | 
|    fb/mult/i_2_106/A           INV_X1  Fall  0.1780 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_106/ZN          INV_X1  Rise  0.1900 0.0120 0.0070 0.248083 1.41309  1.66118           1       100                    | 
|    fb/mult/i_2_58/A1           NOR2_X1 Rise  0.1900 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_2_58/ZN           NOR2_X1 Fall  0.1970 0.0070 0.0040 0.33121  1.06234  1.39355           1       100                    | 
|    fb/mult/out_reg[27]/D       DFF_X1  Fall  0.1970 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[27]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0090 0.0990 | 
| data required time                        |  0.0990        | 
|                                           |                | 
| data arrival time                         |  0.1970        | 
| data required time                        | -0.0990        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1010        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[28]/D 
  
 Path Start Point : fb/mult/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410  0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800  0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[29]/CK      DFF_X1  Rise  0.0830  0.0030 0.0350                      0.949653                                    F             | 
|    fb/mult/out_reg[29]/Q       DFF_X1  Fall  0.1790  0.0960 0.0090             1.09412  3.3561   4.45022           3       100      F             | 
|    fb/mult/i_2_107/A           INV_X1  Fall  0.1790  0.0000 0.0090                      1.54936                                                   | 
|    fb/mult/i_2_107/ZN          INV_X1  Rise  0.1930  0.0140 0.0090             0.992455 1.41309  2.40555           1       100                    | 
|    fb/mult/i_2_59/A1           NOR2_X1 Rise  0.1900 -0.0030 0.0090    -0.0030           1.71447                                                   | 
|    fb/mult/i_2_59/ZN           NOR2_X1 Fall  0.1980  0.0080 0.0040             0.426024 1.06234  1.48837           1       100                    | 
|    fb/mult/out_reg[28]/D       DFF_X1  Fall  0.1980  0.0000 0.0040                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[28]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0090 0.0990 | 
| data required time                        |  0.0990        | 
|                                           |                | 
| data arrival time                         |  0.1980        | 
| data required time                        | -0.0990        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1020        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[26]/D 
  
 Path Start Point : fb/mult/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[27]/CK      DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[27]/Q       DFF_X1  Fall  0.1790 0.0960 0.0090 1.20089  3.3561   4.55699           3       100      F             | 
|    fb/mult/i_2_105/A           INV_X1  Fall  0.1790 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_105/ZN          INV_X1  Rise  0.1910 0.0120 0.0070 0.251903 1.41309  1.665             1       100                    | 
|    fb/mult/i_2_57/A1           NOR2_X1 Rise  0.1910 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_2_57/ZN           NOR2_X1 Fall  0.1980 0.0070 0.0040 0.269621 1.06234  1.33196           1       100                    | 
|    fb/mult/out_reg[26]/D       DFF_X1  Fall  0.1980 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[26]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0090 0.0990 | 
| data required time                        |  0.0990        | 
|                                           |                | 
| data arrival time                         |  0.1980        | 
| data required time                        | -0.0990        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1020        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[24]/D 
  
 Path Start Point : fb/mult/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[25]/CK      DFF_X1  Rise  0.0820 0.0020 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[25]/Q       DFF_X1  Fall  0.1770 0.0950 0.0090 0.888983 3.3561   4.24508           3       100      F             | 
|    fb/mult/i_2_103/A           INV_X1  Fall  0.1770 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_103/ZN          INV_X1  Rise  0.1900 0.0130 0.0070 0.297805 1.41309  1.7109            1       100                    | 
|    fb/mult/i_2_55/A1           NOR2_X1 Rise  0.1900 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_2_55/ZN           NOR2_X1 Fall  0.1980 0.0080 0.0040 0.544541 1.06234  1.60688           1       100                    | 
|    fb/mult/out_reg[24]/D       DFF_X1  Fall  0.1980 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[24]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0090 0.0990 | 
| data required time                        |  0.0990        | 
|                                           |                | 
| data arrival time                         |  0.1980        | 
| data required time                        | -0.0990        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1020        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[25]/D 
  
 Path Start Point : fb/mult/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[26]/CK      DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[26]/Q       DFF_X1  Fall  0.1790 0.0960 0.0090 1.39189  3.3561   4.74799           3       100      F             | 
|    fb/mult/i_2_104/A           INV_X1  Fall  0.1790 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_104/ZN          INV_X1  Rise  0.1910 0.0120 0.0070 0.130349 1.41309  1.54344           1       100                    | 
|    fb/mult/i_2_56/A1           NOR2_X1 Rise  0.1910 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_2_56/ZN           NOR2_X1 Fall  0.1990 0.0080 0.0040 0.537755 1.06234  1.6001            1       100                    | 
|    fb/mult/out_reg[25]/D       DFF_X1  Fall  0.1990 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[25]/CK      DFF_X1 Rise  0.0910 0.0060 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0090 0.1000 | 
| data required time                        |  0.1000        | 
|                                           |                | 
| data arrival time                         |  0.1990        | 
| data required time                        | -0.1000        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1020        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[20]/D 
  
 Path Start Point : fb/mult/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410  0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800  0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[21]/CK      DFF_X1  Rise  0.0820  0.0020 0.0350                      0.949653                                    F             | 
|    fb/mult/out_reg[21]/Q       DFF_X1  Rise  0.1820  0.1000 0.0110             0.943598 2.35365  3.29724           2       100      F             | 
|    fb/mult/i_2_51/A            MUX2_X1 Rise  0.1810 -0.0010 0.0110    -0.0010           0.94642                                                   | 
|    fb/mult/i_2_51/Z            MUX2_X1 Rise  0.2170  0.0360 0.0090             0.441962 1.06234  1.5043            1       100                    | 
|    fb/mult/out_reg[20]/D       DFF_X1  Rise  0.2170  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[20]/CK      DFF_X1 Rise  0.0910 0.0060 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0160 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2170        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[18]/D 
  
 Path Start Point : fb/mult/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[19]/CK      DFF_X1  Rise  0.0820 0.0020 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[19]/Q       DFF_X1  Rise  0.1820 0.1000 0.0110 0.954554 2.25053  3.20509           2       100      F             | 
|    fb/mult/i_2_49/A            MUX2_X1 Rise  0.1820 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_2_49/Z            MUX2_X1 Rise  0.2170 0.0350 0.0080 0.260466 1.06234  1.32281           1       100                    | 
|    fb/mult/out_reg[18]/D       DFF_X1  Rise  0.2170 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[18]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2170        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[19]/D 
  
 Path Start Point : fb/mult/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410  0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800  0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[20]/CK      DFF_X1  Rise  0.0820  0.0020 0.0350                      0.949653                                    F             | 
|    fb/mult/out_reg[20]/Q       DFF_X1  Rise  0.1820  0.1000 0.0110             0.78545  2.39696  3.18241           2       100      F             | 
|    fb/mult/i_2_50/A            MUX2_X1 Rise  0.1810 -0.0010 0.0110    -0.0010           0.94642                                                   | 
|    fb/mult/i_2_50/Z            MUX2_X1 Rise  0.2170  0.0360 0.0080             0.396932 1.06234  1.45927           1       100                    | 
|    fb/mult/out_reg[19]/D       DFF_X1  Rise  0.2170  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[19]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2170        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[14]/D 
  
 Path Start Point : fb/mult/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410  0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800  0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[15]/CK      DFF_X1  Rise  0.0830  0.0030 0.0350                      0.949653                                    F             | 
|    fb/mult/out_reg[15]/Q       DFF_X1  Rise  0.1840  0.1010 0.0120             1.33574  2.35365  3.68939           2       100      F             | 
|    fb/mult/i_2_45/A            MUX2_X1 Rise  0.1820 -0.0020 0.0120    -0.0020           0.94642                                                   | 
|    fb/mult/i_2_45/Z            MUX2_X1 Rise  0.2180  0.0360 0.0090             0.506392 1.06234  1.56873           1       100                    | 
|    fb/mult/out_reg[14]/D       DFF_X1  Rise  0.2180  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[14]/CK      DFF_X1 Rise  0.0910 0.0060 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0160 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[12]/D 
  
 Path Start Point : fb/mult/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[13]/CK      DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[13]/Q       DFF_X1  Rise  0.1830 0.1000 0.0110 0.432748 2.46127  2.89402           2       100      F             | 
|    fb/mult/i_2_43/A            MUX2_X1 Rise  0.1830 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_2_43/Z            MUX2_X1 Rise  0.2180 0.0350 0.0080 0.217338 1.06234  1.27968           1       100                    | 
|    fb/mult/out_reg[12]/D       DFF_X1  Rise  0.2180 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[12]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[15]/D 
  
 Path Start Point : fb/mult/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[16]/CK      DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[16]/Q       DFF_X1  Rise  0.1830 0.1000 0.0110 0.65116  2.39696  3.04812           2       100      F             | 
|    fb/mult/i_2_46/A            MUX2_X1 Rise  0.1830 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_2_46/Z            MUX2_X1 Rise  0.2180 0.0350 0.0080 0.138936 1.06234  1.20128           1       100                    | 
|    fb/mult/out_reg[15]/D       DFF_X1  Rise  0.2180 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[15]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[16]/D 
  
 Path Start Point : fb/mult/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410  0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800  0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[17]/CK      DFF_X1  Rise  0.0830  0.0030 0.0350                      0.949653                                    F             | 
|    fb/mult/out_reg[17]/Q       DFF_X1  Rise  0.1830  0.1000 0.0110             0.904597 2.25053  3.15513           2       100      F             | 
|    fb/mult/i_2_47/A            MUX2_X1 Rise  0.1830  0.0000 0.0110                      0.94642                                                   | 
|    fb/mult/i_2_47/Z            MUX2_X1 Rise  0.2200  0.0370 0.0090             0.607381 1.06234  1.66972           1       100                    | 
|    fb/mult/out_reg[16]/D       DFF_X1  Rise  0.2180 -0.0020 0.0090    -0.0020           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[16]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[7]/D 
  
 Path Start Point : fb/mult/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[8]/CK       DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[8]/Q        DFF_X1  Rise  0.1830 0.1000 0.0110 0.768559 2.39696  3.16552           2       100      F             | 
|    fb/mult/i_2_38/A            MUX2_X1 Rise  0.1830 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_2_38/Z            MUX2_X1 Rise  0.2190 0.0360 0.0090 0.55324  1.06234  1.61558           1       100                    | 
|    fb/mult/out_reg[7]/D        DFF_X1  Rise  0.2190 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[7]/CK       DFF_X1 Rise  0.0910 0.0060 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0160 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2190        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[10]/D 
  
 Path Start Point : fb/mult/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410  0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800  0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[11]/CK      DFF_X1  Rise  0.0830  0.0030 0.0350                      0.949653                                    F             | 
|    fb/mult/out_reg[11]/Q       DFF_X1  Rise  0.1840  0.1010 0.0120             1.14113  2.25053  3.39166           2       100      F             | 
|    fb/mult/i_2_41/A            MUX2_X1 Rise  0.1820 -0.0020 0.0120    -0.0020           0.94642                                                   | 
|    fb/mult/i_2_41/Z            MUX2_X1 Rise  0.2190  0.0370 0.0090             0.587662 1.06234  1.65              1       100                    | 
|    fb/mult/out_reg[10]/D       DFF_X1  Rise  0.2190  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[10]/CK      DFF_X1 Rise  0.0910 0.0060 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0160 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2190        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[6]/D 
  
 Path Start Point : fb/mult/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[7]/CK       DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[7]/Q        DFF_X1  Rise  0.1830 0.1000 0.0110 0.741649 2.35365  3.0953            2       100      F             | 
|    fb/mult/i_2_37/A            MUX2_X1 Rise  0.1830 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_2_37/Z            MUX2_X1 Rise  0.2190 0.0360 0.0090 0.581944 1.06234  1.64429           1       100                    | 
|    fb/mult/out_reg[6]/D        DFF_X1  Rise  0.2190 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[6]/CK       DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2190        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[9]/D 
  
 Path Start Point : fb/mult/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[10]/CK      DFF_X1  Rise  0.0840 0.0040 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[10]/Q       DFF_X1  Rise  0.1840 0.1000 0.0110 0.953351 2.25053  3.20388           2       100      F             | 
|    fb/mult/i_2_40/A            MUX2_X1 Rise  0.1840 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_2_40/Z            MUX2_X1 Rise  0.2200 0.0360 0.0080 0.355011 1.06234  1.41735           1       100                    | 
|    fb/mult/out_reg[9]/D        DFF_X1  Rise  0.2200 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[9]/CK       DFF_X1 Rise  0.0910 0.0060 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0160 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2200        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[11]/D 
  
 Path Start Point : fb/mult/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[12]/CK      DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[12]/Q       DFF_X1  Rise  0.1840 0.1010 0.0120 0.941896 2.46127  3.40317           2       100      F             | 
|    fb/mult/i_2_42/A            MUX2_X1 Rise  0.1840 0.0000 0.0120          0.94642                                                   | 
|    fb/mult/i_2_42/Z            MUX2_X1 Rise  0.2200 0.0360 0.0080 0.332728 1.06234  1.39507           1       100                    | 
|    fb/mult/out_reg[11]/D       DFF_X1  Rise  0.2200 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[11]/CK      DFF_X1 Rise  0.0910 0.0060 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0160 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2200        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/q0_reg/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/q0_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 23.8252  66.0526 89.8778           36      100      c             | 
|    fb/reset                  Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst               Rise  0.2000 0.0000                                                                          | 
|    fb/mult/i_2_98/A2 NOR2_X1 Rise  0.2090 0.0090 0.0000          1.65135                                                  | 
|    fb/mult/i_2_98/ZN NOR2_X1 Fall  0.2150 0.0060 0.0040 0.582306 1.06234 1.64465           1       100                    | 
|    fb/mult/q0_reg/D  DFF_X1  Fall  0.2150 0.0000 0.0040          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/q0_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/q0_reg/CK           DFF_X1 Rise  0.0890 0.0040 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0890 0.0890 | 
| library hold check                        |  0.0090 0.0980 | 
| data required time                        |  0.0980        | 
|                                           |                | 
| data arrival time                         |  0.2150        | 
| data required time                        | -0.0980        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[13]/D 
  
 Path Start Point : fb/mult/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[14]/CK      DFF_X1  Rise  0.0840 0.0040 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[14]/Q       DFF_X1  Rise  0.1840 0.1000 0.0110 0.922647 2.39696  3.31961           2       100      F             | 
|    fb/mult/i_2_44/A            MUX2_X1 Rise  0.1840 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_2_44/Z            MUX2_X1 Rise  0.2200 0.0360 0.0090 0.598994 1.06234  1.66134           1       100                    | 
|    fb/mult/out_reg[13]/D       DFF_X1  Rise  0.2200 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[13]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2200        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[2]/D 
  
 Path Start Point : fb/mult/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[3]/CK       DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[3]/Q        DFF_X1  Rise  0.1840 0.1010 0.0120 1.37302  2.35365  3.72667           2       100      F             | 
|    fb/mult/i_2_33/A            MUX2_X1 Rise  0.1840 0.0000 0.0120          0.94642                                                   | 
|    fb/mult/i_2_33/Z            MUX2_X1 Rise  0.2200 0.0360 0.0090 0.470603 1.06234  1.53294           1       100                    | 
|    fb/mult/out_reg[2]/D        DFF_X1  Rise  0.2200 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[2]/CK       DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2200        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[17]/D 
  
 Path Start Point : fb/mult/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[18]/CK      DFF_X1  Rise  0.0820 0.0020 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[18]/Q       DFF_X1  Rise  0.1830 0.1010 0.0120 1.2557   2.35365  3.60935           2       100      F             | 
|    fb/mult/i_2_48/A            MUX2_X1 Rise  0.1830 0.0000 0.0120          0.94642                                                   | 
|    fb/mult/i_2_48/Z            MUX2_X1 Rise  0.2200 0.0370 0.0090 0.710701 1.06234  1.77304           1       100                    | 
|    fb/mult/out_reg[17]/D       DFF_X1  Rise  0.2200 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[17]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2200        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[8]/D 
  
 Path Start Point : fb/mult/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[9]/CK       DFF_X1  Rise  0.0840 0.0040 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[9]/Q        DFF_X1  Rise  0.1850 0.1010 0.0120 1.16158  2.35365  3.51523           2       100      F             | 
|    fb/mult/i_2_39/A            MUX2_X1 Rise  0.1850 0.0000 0.0120          0.94642                                                   | 
|    fb/mult/i_2_39/Z            MUX2_X1 Rise  0.2210 0.0360 0.0090 0.457409 1.06234  1.51975           1       100                    | 
|    fb/mult/out_reg[8]/D        DFF_X1  Rise  0.2210 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[8]/CK       DFF_X1 Rise  0.0910 0.0060 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0160 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2210        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/q_reg[0]/D 
  
 Path Start Point : fb/mult/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[1]/CK       DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[1]/Q        DFF_X1  Rise  0.1840 0.1010 0.0120 1.04248  2.46127  3.50375           2       100      F             | 
|    fb/mult/i_2_31/A            MUX2_X1 Rise  0.1840 0.0000 0.0120          0.94642                                                   | 
|    fb/mult/i_2_31/Z            MUX2_X1 Rise  0.2210 0.0370 0.0090 0.704038 1.06234  1.76638           1       100                    | 
|    fb/mult/q_reg[0]/D          DFF_X1  Rise  0.2210 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/q_reg[0]/CK         DFF_X1 Rise  0.0910 0.0060 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0160 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2210        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[23]/D 
  
 Path Start Point : fb/mult/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[24]/CK      DFF_X1  Rise  0.0820 0.0020 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[24]/Q       DFF_X1  Rise  0.1840 0.1020 0.0130 1.50325  2.71378  4.21703           3       100      F             | 
|    fb/mult/i_2_54/A            MUX2_X1 Rise  0.1840 0.0000 0.0130          0.94642                                                   | 
|    fb/mult/i_2_54/Z            MUX2_X1 Rise  0.2200 0.0360 0.0080 0.286791 1.06234  1.34913           1       100                    | 
|    fb/mult/out_reg[23]/D       DFF_X1  Rise  0.2200 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[23]/CK      DFF_X1 Rise  0.0890 0.0040 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0890 0.0890 | 
| library hold check                        |  0.0160 0.1050 | 
| data required time                        |  0.1050        | 
|                                           |                | 
| data arrival time                         |  0.2200        | 
| data required time                        | -0.1050        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[4]/D 
  
 Path Start Point : fb/mult/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[5]/CK       DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[5]/Q        DFF_X1  Rise  0.1840 0.1010 0.0120 1.15548  2.25053  3.40601           2       100      F             | 
|    fb/mult/i_2_35/A            MUX2_X1 Rise  0.1840 0.0000 0.0120          0.94642                                                   | 
|    fb/mult/i_2_35/Z            MUX2_X1 Rise  0.2210 0.0370 0.0090 0.632831 1.06234  1.69517           1       100                    | 
|    fb/mult/out_reg[4]/D        DFF_X1  Rise  0.2210 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[4]/CK       DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2210        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[5]/D 
  
 Path Start Point : fb/mult/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[6]/CK       DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[6]/Q        DFF_X1  Rise  0.1840 0.1010 0.0120 1.22906  2.39696  3.62602           2       100      F             | 
|    fb/mult/i_2_36/A            MUX2_X1 Rise  0.1840 0.0000 0.0120          0.94642                                                   | 
|    fb/mult/i_2_36/Z            MUX2_X1 Rise  0.2210 0.0370 0.0090 0.59593  1.06234  1.65827           1       100                    | 
|    fb/mult/out_reg[5]/D        DFF_X1  Rise  0.2210 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[5]/CK       DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2210        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[3]/D 
  
 Path Start Point : fb/mult/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410  0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800  0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[4]/CK       DFF_X1  Rise  0.0830  0.0030 0.0350                      0.949653                                    F             | 
|    fb/mult/out_reg[4]/Q        DFF_X1  Rise  0.1850  0.1020 0.0130             1.75619  2.46127  4.21746           2       100      F             | 
|    fb/mult/i_2_34/A            MUX2_X1 Rise  0.1840 -0.0010 0.0130    -0.0010           0.94642                                                   | 
|    fb/mult/i_2_34/Z            MUX2_X1 Rise  0.2210  0.0370 0.0090             0.544757 1.06234  1.6071            1       100                    | 
|    fb/mult/out_reg[3]/D        DFF_X1  Rise  0.2210  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[3]/CK       DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0160 0.1060 | 
| data required time                        |  0.1060        | 
|                                           |                | 
| data arrival time                         |  0.2210        | 
| data required time                        | -0.1060        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[21]/D 
  
 Path Start Point : fb/mult/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000  0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000  0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220  0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220  0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220  0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240  0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370  0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410  0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800  0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                            | 
|    fb/mult/out_reg[22]/CK      DFF_X1  Rise  0.0790 -0.0010 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[22]/Q       DFF_X1  Rise  0.1840  0.1050 0.0160 1.80726  3.65245  5.45971           3       100      F             | 
|    fb/mult/i_2_52/A            MUX2_X1 Rise  0.1840  0.0000 0.0160          0.94642                                                   | 
|    fb/mult/i_2_52/Z            MUX2_X1 Rise  0.2220  0.0380 0.0090 0.620442 1.06234  1.68278           1       100                    | 
|    fb/mult/out_reg[21]/D       DFF_X1  Rise  0.2220  0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[21]/CK      DFF_X1 Rise  0.0910 0.0060 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0160 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2220        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[1]/D 
  
 Path Start Point : fb/mult/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[2]/CK       DFF_X1  Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[2]/Q        DFF_X1  Rise  0.1840 0.1010 0.0120 1.07468  2.39696  3.47164           2       100      F             | 
|    fb/mult/i_2_32/A            MUX2_X1 Rise  0.1840 0.0000 0.0120          0.94642                                                   | 
|    fb/mult/i_2_32/Z            MUX2_X1 Rise  0.2230 0.0390 0.0110 1.46011  1.06234  2.52245           1       100                    | 
|    fb/mult/out_reg[1]/D        DFF_X1  Rise  0.2230 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[1]/CK       DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0170 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2230        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[18]/D 
  
 Path Start Point : fb/mult/a_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[19]/CK        DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[19]/Q         DFF_X1    Rise  0.1870 0.1080 0.0200 1.04125  6.35167  7.39293           3       100      F             | 
|    fb/mult/i_2_5/A1            AOI222_X1 Rise  0.1870 0.0000 0.0200          1.63668                                                   | 
|    fb/mult/i_2_5/ZN            AOI222_X1 Fall  0.2050 0.0180 0.0100 0.215062 1.54936  1.76442           1       100                    | 
|    fb/mult/i_2_4/A             INV_X1    Fall  0.2050 0.0000 0.0100          1.54936                                                   | 
|    fb/mult/i_2_4/ZN            INV_X1    Rise  0.2180 0.0130 0.0070 0.597857 1.06234  1.6602            1       100                    | 
|    fb/mult/a_reg[18]/D         DFF_X1    Rise  0.2180 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[18]/CK        DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0160 0.1010 | 
| data required time                        |  0.1010        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.1010        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[21]/D 
  
 Path Start Point : fb/mult/a_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[22]/CK        DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[22]/Q         DFF_X1    Rise  0.1920 0.1130 0.0260 1.60632  8.33809  9.94441           4       100      F             | 
|    fb/mult/i_2_11/A1           AOI222_X1 Rise  0.1920 0.0000 0.0260          1.63668                                                   | 
|    fb/mult/i_2_11/ZN           AOI222_X1 Fall  0.2120 0.0200 0.0120 0.597302 1.54936  2.14666           1       100                    | 
|    fb/mult/i_2_10/A            INV_X1    Fall  0.2120 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_2_10/ZN           INV_X1    Rise  0.2250 0.0130 0.0070 0.335539 1.06234  1.39788           1       100                    | 
|    fb/mult/a_reg[21]/D         DFF_X1    Rise  0.2250 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/a_reg[21]/CK        DFF_X1 Rise  0.0910 0.0060 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0910 0.0910 | 
| library hold check                        |  0.0170 0.1080 | 
| data required time                        |  0.1080        | 
|                                           |                | 
| data arrival time                         |  0.2250        | 
| data required time                        | -0.1080        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[22]/D 
  
 Path Start Point : fb/mult/a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[23]/CK        DFF_X1    Rise  0.0740 0.0020 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[23]/Q         DFF_X1    Rise  0.1870 0.1130 0.0250 1.32054  8.33809  9.65863           4       100      F             | 
|    fb/mult/i_2_13/A1           AOI222_X1 Rise  0.1870 0.0000 0.0250          1.63668                                                   | 
|    fb/mult/i_2_13/ZN           AOI222_X1 Fall  0.2060 0.0190 0.0110 0.265246 1.54936  1.81461           1       100                    | 
|    fb/mult/i_2_12/A            INV_X1    Fall  0.2060 0.0000 0.0110          1.54936                                                   | 
|    fb/mult/i_2_12/ZN           INV_X1    Rise  0.2180 0.0120 0.0070 0.212243 1.06234  1.27459           1       100                    | 
|    fb/mult/a_reg[22]/D         DFF_X1    Rise  0.2180 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[22]/CK        DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0150 0.1000 | 
| data required time                        |  0.1000        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.1000        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1210        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[31]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000  0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240  0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260  0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470  0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470  0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470  0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480  0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880  0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890  0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020  0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6050  0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6510  0.0460 0.0450             23.0632  44.5349  67.5981           52      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    regB/out_reg[31]/CK         DFF_X1    Rise  1.6540  0.0030 0.0450                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1    Fall  1.7520  0.0980 0.0090             1.07775  3.46935  4.5471            2       100      F             | 
|    regB/out[31]                          Fall  1.7520  0.0000                                                                                       | 
|    fb/b[31]                              Fall  1.7520  0.0000                                                                                       | 
|    fb/i_0_40/A                 XNOR2_X1  Fall  1.7520  0.0000 0.0090                      2.12585                                                   | 
|    fb/i_0_40/ZN                XNOR2_X1  Rise  1.7790  0.0270 0.0130             0.307989 1.4768   1.78479           1       100                    | 
|    fb/i_0_39/A2                NOR3_X1   Rise  1.7790  0.0000 0.0130                      1.66384                                                   | 
|    fb/i_0_39/ZN                NOR3_X1   Fall  1.7950  0.0160 0.0090             3.27873  1.06234  4.34107           1       100                    | 
|    fb/result[31]                         Fall  1.7950  0.0000                                                                                       | 
|    outB/inp[31]                          Fall  1.7950  0.0000                                                                                       | 
|    outB/out_reg[31]/D          DFF_X1    Fall  1.7940 -0.0010 0.0090    -0.0010           1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[31]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0100 1.6740 | 
| data required time                        |  1.6740        | 
|                                           |                | 
| data arrival time                         |  1.7940        | 
| data required time                        | -1.6740        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1210        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[16]/D 
  
 Path Start Point : fb/mult/a_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[17]/CK        DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[17]/Q         DFF_X1    Rise  0.1880 0.1090 0.0210 1.56338  6.35167  7.91505           3       100      F             | 
|    fb/mult/i_2_1/A1            AOI222_X1 Rise  0.1880 0.0000 0.0210          1.63668                                                   | 
|    fb/mult/i_2_1/ZN            AOI222_X1 Fall  0.2070 0.0190 0.0110 0.544646 1.54936  2.09401           1       100                    | 
|    fb/mult/i_2_0/A             INV_X1    Fall  0.2070 0.0000 0.0110          1.54936                                                   | 
|    fb/mult/i_2_0/ZN            INV_X1    Rise  0.2190 0.0120 0.0070 0.243155 1.06234  1.3055            1       100                    | 
|    fb/mult/a_reg[16]/D         DFF_X1    Rise  0.2190 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[16]/CK        DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0150 0.1000 | 
| data required time                        |  0.1000        | 
|                                           |                | 
| data arrival time                         |  0.2190        | 
| data required time                        | -0.1000        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[22]/D 
  
 Path Start Point : fb/mult/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4  Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4  Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                  Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8  Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8  Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4  Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4  Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[23]/CK      DFF_X1  Rise  0.0810 0.0010 0.0350          0.949653                                    F             | 
|    fb/mult/out_reg[23]/Q       DFF_X1  Rise  0.1860 0.1050 0.0160 2.12783  3.36555  5.49339           3       100      F             | 
|    fb/mult/i_2_53/A            MUX2_X1 Rise  0.1860 0.0000 0.0160          0.94642                                                   | 
|    fb/mult/i_2_53/Z            MUX2_X1 Rise  0.2230 0.0370 0.0080 0.408004 1.06234  1.47035           1       100                    | 
|    fb/mult/out_reg[22]/D       DFF_X1  Rise  0.2230 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[22]/CK      DFF_X1 Rise  0.0880 0.0030 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0880 0.0880 | 
| library hold check                        |  0.0160 0.1040 | 
| data required time                        |  0.1040        | 
|                                           |                | 
| data arrival time                         |  0.2230        | 
| data required time                        | -0.1040        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[23]/D 
  
 Path Start Point : fb/mult/a_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[24]/CK        DFF_X1    Rise  0.0770 0.0050 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[24]/Q         DFF_X1    Rise  0.1850 0.1080 0.0200 1.12412  6.35167  7.4758            3       100      F             | 
|    fb/mult/i_2_15/A1           AOI222_X1 Rise  0.1850 0.0000 0.0200          1.63668                                                   | 
|    fb/mult/i_2_15/ZN           AOI222_X1 Fall  0.2030 0.0180 0.0100 0.224078 1.54936  1.77344           1       100                    | 
|    fb/mult/i_2_14/A            INV_X1    Fall  0.2030 0.0000 0.0100          1.54936                                                   | 
|    fb/mult/i_2_14/ZN           INV_X1    Rise  0.2160 0.0130 0.0080 0.70392  1.06234  1.76626           1       100                    | 
|    fb/mult/a_reg[23]/D         DFF_X1    Rise  0.2160 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[23]/CK        DFF_X1 Rise  0.0800 0.0020 0.0320                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0800 0.0800 | 
| library hold check                        |  0.0160 0.0960 | 
| data required time                        |  0.0960        | 
|                                           |                | 
| data arrival time                         |  0.2160        | 
| data required time                        | -0.0960        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1230        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[20]/D 
  
 Path Start Point : fb/mult/a_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4    Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4    Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[21]/CK        DFF_X1    Rise  0.0820 0.0020 0.0350          0.949653                                    F             | 
|    fb/mult/a_reg[21]/Q         DFF_X1    Rise  0.1910 0.1090 0.0200 1.01325  6.35167  7.36492           3       100      F             | 
|    fb/mult/i_2_9/A1            AOI222_X1 Rise  0.1910 0.0000 0.0200          1.63668                                                   | 
|    fb/mult/i_2_9/ZN            AOI222_X1 Fall  0.2090 0.0180 0.0100 0.164882 1.54936  1.71424           1       100                    | 
|    fb/mult/i_2_8/A             INV_X1    Fall  0.2090 0.0000 0.0100          1.54936                                                   | 
|    fb/mult/i_2_8/ZN            INV_X1    Rise  0.2210 0.0120 0.0070 0.379343 1.06234  1.44169           1       100                    | 
|    fb/mult/a_reg[20]/D         DFF_X1    Rise  0.2210 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[20]/CK        DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0150 0.1000 | 
| data required time                        |  0.1000        | 
|                                           |                | 
| data arrival time                         |  0.2210        | 
| data required time                        | -0.1000        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1240        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[26]/D 
  
 Path Start Point : fb/mult/a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[27]/CK        DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[27]/Q         DFF_X1    Rise  0.1900 0.1110 0.0230 1.67589  7.21673  8.89262           4       100      F             | 
|    fb/mult/i_2_21/A1           AOI222_X1 Rise  0.1900 0.0000 0.0230          1.63668                                                   | 
|    fb/mult/i_2_21/ZN           AOI222_X1 Fall  0.2090 0.0190 0.0110 0.470715 1.54936  2.02008           1       100                    | 
|    fb/mult/i_2_20/A            INV_X1    Fall  0.2090 0.0000 0.0110          1.54936                                                   | 
|    fb/mult/i_2_20/ZN           INV_X1    Rise  0.2220 0.0130 0.0070 0.382136 1.06234  1.44448           1       100                    | 
|    fb/mult/a_reg[26]/D         DFF_X1    Rise  0.2220 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[26]/CK        DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0150 0.1000 | 
| data required time                        |  0.1000        | 
|                                           |                | 
| data arrival time                         |  0.2220        | 
| data required time                        | -0.1000        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1250        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[12]/D 
  
 Path Start Point : fb/mult/a_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400  0.0030 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720  0.0320 0.0300             18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/a_reg[13]/CK        DFF_X1    Rise  0.0770  0.0050 0.0300                      0.949653                                    F             | 
|    fb/mult/a_reg[13]/Q         DFF_X1    Fall  0.1790  0.1020 0.0140             2.08893  8.15841  10.2473           5       100      F             | 
|    fb/mult/i_2_89/A1           AOI222_X1 Fall  0.1780 -0.0010 0.0140    -0.0010           1.40277                                                   | 
|    fb/mult/i_2_89/ZN           AOI222_X1 Rise  0.2070  0.0290 0.0210             0.266874 1.54936  1.81623           1       100                    | 
|    fb/mult/i_2_88/A            INV_X1    Rise  0.2070  0.0000 0.0210                      1.70023                                                   | 
|    fb/mult/i_2_88/ZN           INV_X1    Fall  0.2150  0.0080 0.0060             0.294367 1.06234  1.35671           1       100                    | 
|    fb/mult/a_reg[12]/D         DFF_X1    Fall  0.2150  0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[12]/CK        DFF_X1 Rise  0.0840 0.0060 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0840 0.0840 | 
| library hold check                        |  0.0080 0.0920 | 
| data required time                        |  0.0920        | 
|                                           |                | 
| data arrival time                         |  0.2150        | 
| data required time                        | -0.0920        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1260        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[31]/D 
  
 Path Start Point : fb/mult/a_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4    Fall  0.0410 0.0040 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4    Rise  0.0800 0.0390 0.0350 20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[0]/CK         DFF_X1    Rise  0.0830 0.0030 0.0350          0.949653                                    F             | 
|    fb/mult/a_reg[0]/Q          DFF_X1    Rise  0.1980 0.1150 0.0260 2.00841  8.10062  10.109            5       100      F             | 
|    fb/mult/i_2_63/A1           AOI222_X1 Rise  0.1980 0.0000 0.0260          1.63668                                                   | 
|    fb/mult/i_2_63/ZN           AOI222_X1 Fall  0.2170 0.0190 0.0110 0.262739 1.54936  1.8121            1       100                    | 
|    fb/mult/i_2_62/A            INV_X1    Fall  0.2170 0.0000 0.0110          1.54936                                                   | 
|    fb/mult/i_2_62/ZN           INV_X1    Rise  0.2300 0.0130 0.0070 0.360207 1.06234  1.42255           1       100                    | 
|    fb/mult/out_reg[31]/D       DFF_X1    Rise  0.2300 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/out_reg[31]/CK      DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0170 0.1070 | 
| data required time                        |  0.1070        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1070        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1260        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[8]/D 
  
 Path Start Point : fb/mult/a_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[9]/CK         DFF_X1    Rise  0.0780 0.0060 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[9]/Q          DFF_X1    Rise  0.1910 0.1130 0.0260 1.79033  8.15841  9.94874           5       100      F             | 
|    fb/mult/i_2_81/A1           AOI222_X1 Rise  0.1910 0.0000 0.0260          1.63668                                                   | 
|    fb/mult/i_2_81/ZN           AOI222_X1 Fall  0.2110 0.0200 0.0120 0.478127 1.54936  2.02749           1       100                    | 
|    fb/mult/i_2_80/A            INV_X1    Fall  0.2110 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_2_80/ZN           INV_X1    Rise  0.2240 0.0130 0.0070 0.224532 1.06234  1.28687           1       100                    | 
|    fb/mult/a_reg[8]/D          DFF_X1    Rise  0.2240 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[8]/CK         DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0150 0.1000 | 
| data required time                        |  0.1000        | 
|                                           |                | 
| data arrival time                         |  0.2240        | 
| data required time                        | -0.1000        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1270        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[28]/D 
  
 Path Start Point : fb/mult/a_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[29]/CK        DFF_X1    Rise  0.0780 0.0060 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[29]/Q         DFF_X1    Rise  0.1910 0.1130 0.0260 1.40719  8.53626  9.94345           4       100      F             | 
|    fb/mult/i_2_25/A1           AOI222_X1 Rise  0.1910 0.0000 0.0260          1.63668                                                   | 
|    fb/mult/i_2_25/ZN           AOI222_X1 Fall  0.2110 0.0200 0.0120 0.650306 1.54936  2.19967           1       100                    | 
|    fb/mult/i_2_24/A            INV_X1    Fall  0.2110 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_2_24/ZN           INV_X1    Rise  0.2240 0.0130 0.0070 0.257275 1.06234  1.31962           1       100                    | 
|    fb/mult/a_reg[28]/D         DFF_X1    Rise  0.2240 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[28]/CK        DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0150 0.1000 | 
| data required time                        |  0.1000        | 
|                                           |                | 
| data arrival time                         |  0.2240        | 
| data required time                        | -0.1000        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1270        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[6]/D 
  
 Path Start Point : fb/mult/a_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[7]/CK         DFF_X1    Rise  0.0780 0.0060 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[7]/Q          DFF_X1    Fall  0.1800 0.1020 0.0140 2.03158  8.15841  10.19             5       100      F             | 
|    fb/mult/i_2_77/A1           AOI222_X1 Fall  0.1800 0.0000 0.0140          1.40277                                                   | 
|    fb/mult/i_2_77/ZN           AOI222_X1 Rise  0.2100 0.0300 0.0220 0.439103 1.54936  1.98846           1       100                    | 
|    fb/mult/i_2_76/A            INV_X1    Rise  0.2100 0.0000 0.0220          1.70023                                                   | 
|    fb/mult/i_2_76/ZN           INV_X1    Fall  0.2180 0.0080 0.0060 0.303937 1.06234  1.36628           1       100                    | 
|    fb/mult/a_reg[6]/D          DFF_X1    Fall  0.2180 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[6]/CK         DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0080 0.0930 | 
| data required time                        |  0.0930        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.0930        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[19]/D 
  
 Path Start Point : fb/mult/a_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[20]/CK        DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[20]/Q         DFF_X1    Rise  0.1920 0.1130 0.0250 1.18675  8.43044  9.61719           4       100      F             | 
|    fb/mult/i_2_7/A1            AOI222_X1 Rise  0.1920 0.0000 0.0250          1.63668                                                   | 
|    fb/mult/i_2_7/ZN            AOI222_X1 Fall  0.2120 0.0200 0.0120 0.581511 1.54936  2.13087           1       100                    | 
|    fb/mult/i_2_6/A             INV_X1    Fall  0.2120 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_2_6/ZN            INV_X1    Rise  0.2250 0.0130 0.0070 0.262324 1.06234  1.32467           1       100                    | 
|    fb/mult/a_reg[19]/D         DFF_X1    Rise  0.2250 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[19]/CK        DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0150 0.1000 | 
| data required time                        |  0.1000        | 
|                                           |                | 
| data arrival time                         |  0.2250        | 
| data required time                        | -0.1000        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[13]/D 
  
 Path Start Point : fb/mult/a_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400  0.0030 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720  0.0320 0.0300             18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/a_reg[14]/CK        DFF_X1    Rise  0.0760  0.0040 0.0300                      0.949653                                    F             | 
|    fb/mult/a_reg[14]/Q         DFF_X1    Fall  0.1810  0.1050 0.0170             3.20972  9.33015  12.5399           5       100      F             | 
|    fb/mult/i_2_91/A1           AOI222_X1 Fall  0.1790 -0.0020 0.0170    -0.0020           1.40277                                                   | 
|    fb/mult/i_2_91/ZN           AOI222_X1 Rise  0.2090  0.0300 0.0210             0.23893  1.54936  1.78829           1       100                    | 
|    fb/mult/i_2_90/A            INV_X1    Rise  0.2090  0.0000 0.0210                      1.70023                                                   | 
|    fb/mult/i_2_90/ZN           INV_X1    Fall  0.2170  0.0080 0.0060             0.156257 1.06234  1.2186            1       100                    | 
|    fb/mult/a_reg[13]/D         DFF_X1    Fall  0.2170  0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[13]/CK        DFF_X1 Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0830 0.0830 | 
| library hold check                        |  0.0080 0.0910 | 
| data required time                        |  0.0910        | 
|                                           |                | 
| data arrival time                         |  0.2170        | 
| data required time                        | -0.0910        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[29]/D 
  
 Path Start Point : fb/mult/a_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4   Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4   Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                   Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1              Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8   Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8   Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4   Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4   Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                            | 
|    fb/mult/a_reg[30]/CK        DFF_X1   Rise  0.0770 0.0050 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[30]/Q         DFF_X1   Fall  0.1820 0.1050 0.0160 2.10996  10.0836  12.1935           5       100      F             | 
|    fb/mult/i_2_30/A1           NAND2_X1 Fall  0.1820 0.0000 0.0160          1.5292                                                    | 
|    fb/mult/i_2_30/ZN           NAND2_X1 Rise  0.2050 0.0230 0.0130 0.441875 3.05839  3.50027           2       100                    | 
|    fb/mult/i_2_26/A1           NAND2_X1 Rise  0.2050 0.0000 0.0130          1.59903                                                   | 
|    fb/mult/i_2_26/ZN           NAND2_X1 Fall  0.2180 0.0130 0.0060 0.308943 1.06234  1.37128           1       100                    | 
|    fb/mult/a_reg[29]/D         DFF_X1   Fall  0.2180 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[29]/CK        DFF_X1 Rise  0.0840 0.0060 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0840 0.0840 | 
| library hold check                        |  0.0080 0.0920 | 
| data required time                        |  0.0920        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.0920        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[24]/D 
  
 Path Start Point : fb/mult/a_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[25]/CK        DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[25]/Q         DFF_X1    Rise  0.1900 0.1110 0.0240 1.85074  7.20004  9.05077           4       100      F             | 
|    fb/mult/i_2_17/A1           AOI222_X1 Rise  0.1900 0.0000 0.0240          1.63668                                                   | 
|    fb/mult/i_2_17/ZN           AOI222_X1 Fall  0.2110 0.0210 0.0120 1.20145  1.54936  2.75081           1       100                    | 
|    fb/mult/i_2_16/A            INV_X1    Fall  0.2110 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_2_16/ZN           INV_X1    Rise  0.2240 0.0130 0.0070 0.18221  1.06234  1.24455           1       100                    | 
|    fb/mult/a_reg[24]/D         DFF_X1    Rise  0.2240 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[24]/CK        DFF_X1 Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0830 0.0830 | 
| library hold check                        |  0.0150 0.0980 | 
| data required time                        |  0.0980        | 
|                                           |                | 
| data arrival time                         |  0.2240        | 
| data required time                        | -0.0980        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[47]/D 
  
 Path Start Point : fb/mult/a_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[16]/CK        DFF_X1    Rise  0.0780 0.0060 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[16]/Q         DFF_X1    Rise  0.1910 0.1130 0.0260 1.50231  8.43044  9.93276           4       100      F             | 
|    fb/mult/i_2_95/A1           AOI222_X1 Rise  0.1910 0.0000 0.0260          1.63668                                                   | 
|    fb/mult/i_2_95/ZN           AOI222_X1 Fall  0.2110 0.0200 0.0120 0.467031 1.54936  2.01639           1       100                    | 
|    fb/mult/i_2_94/A            INV_X1    Fall  0.2110 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_2_94/ZN           INV_X1    Rise  0.2240 0.0130 0.0070 0.366711 1.06234  1.42905           1       100                    | 
|    fb/mult/out_reg[47]/D       DFF_X1    Rise  0.2240 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[47]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/out_reg[47]/CK      DFF_X1 Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0830 0.0830 | 
| library hold check                        |  0.0150 0.0980 | 
| data required time                        |  0.0980        | 
|                                           |                | 
| data arrival time                         |  0.2240        | 
| data required time                        | -0.0980        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[30]/D 
  
 Path Start Point : fb/mult/a_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4   Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4   Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                   Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1              Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8   Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8   Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4   Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4   Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                            | 
|    fb/mult/a_reg[30]/CK        DFF_X1   Rise  0.0770 0.0050 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[30]/Q         DFF_X1   Fall  0.1820 0.1050 0.0160 2.10996  10.0836  12.1935           5       100      F             | 
|    fb/mult/i_2_30/A1           NAND2_X1 Fall  0.1820 0.0000 0.0160          1.5292                                                    | 
|    fb/mult/i_2_30/ZN           NAND2_X1 Rise  0.2050 0.0230 0.0130 0.441875 3.05839  3.50027           2       100                    | 
|    fb/mult/i_2_28/A1           NAND2_X1 Rise  0.2050 0.0000 0.0130          1.59903                                                   | 
|    fb/mult/i_2_28/ZN           NAND2_X1 Fall  0.2180 0.0130 0.0060 0.292111 1.06234  1.35445           1       100                    | 
|    fb/mult/a_reg[30]/D         DFF_X1   Fall  0.2180 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[30]/CK        DFF_X1 Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0830 0.0830 | 
| library hold check                        |  0.0080 0.0910 | 
| data required time                        |  0.0910        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.0910        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1300        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[25]/D 
  
 Path Start Point : fb/mult/a_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[26]/CK        DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[26]/Q         DFF_X1    Fall  0.1830 0.1040 0.0160 2.09995  9.33648  11.4364           5       100      F             | 
|    fb/mult/i_2_19/A1           AOI222_X1 Fall  0.1830 0.0000 0.0160          1.40277                                                   | 
|    fb/mult/i_2_19/ZN           AOI222_X1 Rise  0.2120 0.0290 0.0200 0.148662 1.54936  1.69802           1       100                    | 
|    fb/mult/i_2_18/A            INV_X1    Rise  0.2120 0.0000 0.0200          1.70023                                                   | 
|    fb/mult/i_2_18/ZN           INV_X1    Fall  0.2200 0.0080 0.0060 0.274469 1.06234  1.33681           1       100                    | 
|    fb/mult/a_reg[25]/D         DFF_X1    Fall  0.2200 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[25]/CK        DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0080 0.0930 | 
| data required time                        |  0.0930        | 
|                                           |                | 
| data arrival time                         |  0.2200        | 
| data required time                        | -0.0930        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1300        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[9]/D 
  
 Path Start Point : fb/mult/a_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[10]/CK        DFF_X1    Rise  0.0780 0.0060 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[10]/Q         DFF_X1    Fall  0.1830 0.1050 0.0160 2.13305  10.2372  12.3702           6       100      F             | 
|    fb/mult/i_2_83/A1           AOI222_X1 Fall  0.1830 0.0000 0.0160          1.40277                                                   | 
|    fb/mult/i_2_83/ZN           AOI222_X1 Rise  0.2120 0.0290 0.0200 0.15022  1.54936  1.69958           1       100                    | 
|    fb/mult/i_2_82/A            INV_X1    Rise  0.2120 0.0000 0.0200          1.70023                                                   | 
|    fb/mult/i_2_82/ZN           INV_X1    Fall  0.2200 0.0080 0.0060 0.363663 1.06234  1.42601           1       100                    | 
|    fb/mult/a_reg[9]/D          DFF_X1    Fall  0.2200 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[9]/CK         DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0080 0.0930 | 
| data required time                        |  0.0930        | 
|                                           |                | 
| data arrival time                         |  0.2200        | 
| data required time                        | -0.0930        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1300        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[4]/D 
  
 Path Start Point : fb/mult/a_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[5]/CK         DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[5]/Q          DFF_X1    Rise  0.1940 0.1150 0.0270 2.54097  8.15841  10.6994           5       100      F             | 
|    fb/mult/i_2_73/A1           AOI222_X1 Rise  0.1940 0.0000 0.0270          1.63668                                                   | 
|    fb/mult/i_2_73/ZN           AOI222_X1 Fall  0.2140 0.0200 0.0120 0.601811 1.54936  2.15117           1       100                    | 
|    fb/mult/i_2_72/A            INV_X1    Fall  0.2140 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_2_72/ZN           INV_X1    Rise  0.2280 0.0140 0.0080 0.504143 1.06234  1.56648           1       100                    | 
|    fb/mult/a_reg[4]/D          DFF_X1    Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[4]/CK         DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0160 0.1010 | 
| data required time                        |  0.1010        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1010        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1300        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[17]/D 
  
 Path Start Point : fb/mult/a_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[18]/CK        DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[18]/Q         DFF_X1    Rise  0.1930 0.1140 0.0260 1.81055  8.43044  10.241            4       100      F             | 
|    fb/mult/i_2_3/A1            AOI222_X1 Rise  0.1930 0.0000 0.0260          1.63668                                                   | 
|    fb/mult/i_2_3/ZN            AOI222_X1 Fall  0.2140 0.0210 0.0120 0.858174 1.54936  2.40753           1       100                    | 
|    fb/mult/i_2_2/A             INV_X1    Fall  0.2140 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_2_2/ZN            INV_X1    Rise  0.2280 0.0140 0.0080 0.557431 1.06234  1.61977           1       100                    | 
|    fb/mult/a_reg[17]/D         DFF_X1    Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[17]/CK        DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0160 0.1010 | 
| data required time                        |  0.1010        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1010        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1300        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[7]/D 
  
 Path Start Point : fb/mult/a_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[8]/CK         DFF_X1    Rise  0.0780 0.0060 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[8]/Q          DFF_X1    Fall  0.1820 0.1040 0.0160 1.54654  10.2372  11.7837           6       100      F             | 
|    fb/mult/i_2_79/A1           AOI222_X1 Fall  0.1820 0.0000 0.0160          1.40277                                                   | 
|    fb/mult/i_2_79/ZN           AOI222_X1 Rise  0.2130 0.0310 0.0220 0.527917 1.54936  2.07728           1       100                    | 
|    fb/mult/i_2_78/A            INV_X1    Rise  0.2130 0.0000 0.0220          1.70023                                                   | 
|    fb/mult/i_2_78/ZN           INV_X1    Fall  0.2210 0.0080 0.0060 0.279997 1.06234  1.34234           1       100                    | 
|    fb/mult/a_reg[7]/D          DFF_X1    Fall  0.2210 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[7]/CK         DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0080 0.0930 | 
| data required time                        |  0.0930        | 
|                                           |                | 
| data arrival time                         |  0.2210        | 
| data required time                        | -0.0930        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1310        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[1]/D 
  
 Path Start Point : fb/mult/a_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[2]/CK         DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[2]/Q          DFF_X1    Fall  0.1850 0.1060 0.0170 3.38177  9.71674  13.0985           6       100      F             | 
|    fb/mult/i_2_67/A1           AOI222_X1 Fall  0.1860 0.0010 0.0170          1.40277                                                   | 
|    fb/mult/i_2_67/ZN           AOI222_X1 Rise  0.2180 0.0320 0.0230 0.636347 1.54936  2.18571           1       100                    | 
|    fb/mult/i_2_66/A            INV_X1    Rise  0.2180 0.0000 0.0230          1.70023                                                   | 
|    fb/mult/i_2_66/ZN           INV_X1    Fall  0.2270 0.0090 0.0070 0.691759 1.06234  1.7541            1       100                    | 
|    fb/mult/a_reg[1]/D          DFF_X1    Fall  0.2270 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/a_reg[1]/CK         DFF_X1 Rise  0.0900 0.0050 0.0360    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0090 0.0990 | 
| data required time                        |  0.0990        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.0990        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1310        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[10]/D 
  
 Path Start Point : fb/mult/a_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[11]/CK        DFF_X1    Rise  0.0770 0.0050 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[11]/Q         DFF_X1    Rise  0.1930 0.1160 0.0280 3.06067  8.15841  11.2191           5       100      F             | 
|    fb/mult/i_2_85/A1           AOI222_X1 Rise  0.1930 0.0000 0.0280          1.63668                                                   | 
|    fb/mult/i_2_85/ZN           AOI222_X1 Fall  0.2140 0.0210 0.0120 0.61864  1.54936  2.168             1       100                    | 
|    fb/mult/i_2_84/A            INV_X1    Fall  0.2140 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_2_84/ZN           INV_X1    Rise  0.2270 0.0130 0.0070 0.390037 1.06234  1.45238           1       100                    | 
|    fb/mult/a_reg[10]/D         DFF_X1    Rise  0.2270 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[10]/CK        DFF_X1 Rise  0.0840 0.0060 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0840 0.0840 | 
| library hold check                        |  0.0150 0.0990 | 
| data required time                        |  0.0990        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.0990        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1310        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[11]/D 
  
 Path Start Point : fb/mult/a_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400  0.0030 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720  0.0320 0.0300             18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/a_reg[12]/CK        DFF_X1    Rise  0.0770  0.0050 0.0300                      0.949653                                    F             | 
|    fb/mult/a_reg[12]/Q         DFF_X1    Fall  0.1830  0.1060 0.0170             2.59314  10.2372  12.8303           6       100      F             | 
|    fb/mult/i_2_87/A1           AOI222_X1 Fall  0.1820 -0.0010 0.0170    -0.0010           1.40277                                                   | 
|    fb/mult/i_2_87/ZN           AOI222_X1 Rise  0.2130  0.0310 0.0210             0.406887 1.54936  1.95625           1       100                    | 
|    fb/mult/i_2_86/A            INV_X1    Rise  0.2130  0.0000 0.0210                      1.70023                                                   | 
|    fb/mult/i_2_86/ZN           INV_X1    Fall  0.2210  0.0080 0.0060             0.257382 1.06234  1.31972           1       100                    | 
|    fb/mult/a_reg[11]/D         DFF_X1    Fall  0.2210  0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[11]/CK        DFF_X1 Rise  0.0840 0.0060 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0840 0.0840 | 
| library hold check                        |  0.0080 0.0920 | 
| data required time                        |  0.0920        | 
|                                           |                | 
| data arrival time                         |  0.2210        | 
| data required time                        | -0.0920        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1320        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[27]/D 
  
 Path Start Point : fb/mult/a_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[28]/CK        DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[28]/Q         DFF_X1    Fall  0.1830 0.1040 0.0160 1.72237  9.96881  11.6912           5       100      F             | 
|    fb/mult/i_2_23/A1           AOI222_X1 Fall  0.1830 0.0000 0.0160          1.40277                                                   | 
|    fb/mult/i_2_23/ZN           AOI222_X1 Rise  0.2150 0.0320 0.0220 0.605367 1.54936  2.15473           1       100                    | 
|    fb/mult/i_2_22/A            INV_X1    Rise  0.2150 0.0000 0.0220          1.70023                                                   | 
|    fb/mult/i_2_22/ZN           INV_X1    Fall  0.2230 0.0080 0.0060 0.294927 1.06234  1.35727           1       100                    | 
|    fb/mult/a_reg[27]/D         DFF_X1    Fall  0.2230 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[27]/CK        DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0080 0.0930 | 
| data required time                        |  0.0930        | 
|                                           |                | 
| data arrival time                         |  0.2230        | 
| data required time                        | -0.0930        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1330        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[2]/D 
  
 Path Start Point : fb/mult/a_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[3]/CK         DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[3]/Q          DFF_X1    Rise  0.1940 0.1150 0.0270 2.63282  8.15841  10.7912           5       100      F             | 
|    fb/mult/i_2_69/A1           AOI222_X1 Rise  0.1940 0.0000 0.0270          1.63668                                                   | 
|    fb/mult/i_2_69/ZN           AOI222_X1 Fall  0.2160 0.0220 0.0130 1.11997  1.54936  2.66933           1       100                    | 
|    fb/mult/i_2_68/A            INV_X1    Fall  0.2160 0.0000 0.0130          1.54936                                                   | 
|    fb/mult/i_2_68/ZN           INV_X1    Rise  0.2300 0.0140 0.0070 0.351015 1.06234  1.41336           1       100                    | 
|    fb/mult/a_reg[2]/D          DFF_X1    Rise  0.2300 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[2]/CK         DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0150 0.1000 | 
| data required time                        |  0.1000        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1000        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1330        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[5]/D 
  
 Path Start Point : fb/mult/a_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[6]/CK         DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[6]/Q          DFF_X1    Fall  0.1860 0.1070 0.0170 3.10824  10.2372  13.3454           6       100      F             | 
|    fb/mult/i_2_75/A1           AOI222_X1 Fall  0.1860 0.0000 0.0170          1.40277                                                   | 
|    fb/mult/i_2_75/ZN           AOI222_X1 Rise  0.2170 0.0310 0.0210 0.366406 1.54936  1.91577           1       100                    | 
|    fb/mult/i_2_74/A            INV_X1    Rise  0.2170 0.0000 0.0210          1.70023                                                   | 
|    fb/mult/i_2_74/ZN           INV_X1    Fall  0.2260 0.0090 0.0070 0.621719 1.06234  1.68406           1       100                    | 
|    fb/mult/a_reg[5]/D          DFF_X1    Fall  0.2260 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[5]/CK         DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0080 0.0930 | 
| data required time                        |  0.0930        | 
|                                           |                | 
| data arrival time                         |  0.2260        | 
| data required time                        | -0.0930        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1360        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[3]/D 
  
 Path Start Point : fb/mult/a_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[4]/CK         DFF_X1    Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
|    fb/mult/a_reg[4]/Q          DFF_X1    Fall  0.1870 0.1080 0.0180 3.85549  10.2372  14.0927           6       100      F             | 
|    fb/mult/i_2_71/A1           AOI222_X1 Fall  0.1870 0.0000 0.0180          1.40277                                                   | 
|    fb/mult/i_2_71/ZN           AOI222_X1 Rise  0.2190 0.0320 0.0220 0.480504 1.54936  2.02986           1       100                    | 
|    fb/mult/i_2_70/A            INV_X1    Rise  0.2190 0.0000 0.0220          1.70023                                                   | 
|    fb/mult/i_2_70/ZN           INV_X1    Fall  0.2270 0.0080 0.0060 0.284552 1.06234  1.34689           1       100                    | 
|    fb/mult/a_reg[3]/D          DFF_X1    Fall  0.2270 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[3]/CK         DFF_X1 Rise  0.0850 0.0070 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0850 0.0850 | 
| library hold check                        |  0.0080 0.0930 | 
| data required time                        |  0.0930        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.0930        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1370        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[0]/D 
  
 Path Start Point : fb/mult/a_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4    Fall  0.0410  0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4    Rise  0.0800  0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/a_reg[1]/CK         DFF_X1    Rise  0.0820  0.0020 0.0350                      0.949653                                    F             | 
|    fb/mult/a_reg[1]/Q          DFF_X1    Fall  0.1950  0.1130 0.0220             7.58107  9.71674  17.2978           6       100      F             | 
|    fb/mult/i_2_65/A1           AOI222_X1 Fall  0.1940 -0.0010 0.0220    -0.0010           1.40277                                                   | 
|    fb/mult/i_2_65/ZN           AOI222_X1 Rise  0.2270  0.0330 0.0220             0.409318 1.54936  1.95868           1       100                    | 
|    fb/mult/i_2_64/A            INV_X1    Rise  0.2270  0.0000 0.0220                      1.70023                                                   | 
|    fb/mult/i_2_64/ZN           INV_X1    Fall  0.2360  0.0090 0.0070             0.627038 1.06234  1.68938           1       100                    | 
|    fb/mult/a_reg[0]/D          DFF_X1    Fall  0.2360  0.0000 0.0070                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
|    fb/mult/a_reg[0]/CK         DFF_X1 Rise  0.0900 0.0050 0.0360    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0900 0.0900 | 
| library hold check                        |  0.0090 0.0990 | 
| data required time                        |  0.0990        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.0990        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1400        | 
--------------------------------------------------------------


 Timing Path to fb/mult/clk_gate_m_reg/E 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/clk_gate_m_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                                  Rise  0.2000 0.0000 0.0000 23.8252  66.0526 89.8778           36      100      c             | 
|    fb/reset                               Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                            Rise  0.2000 0.0000                                                                          | 
|    fb/mult/clk_gate_m_reg/E CLKGATETST_X1 Rise  0.2090 0.0090 0.0000          0.87798                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/clk_gate_m_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189 4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                    F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107 16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                      | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                      | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                    F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662 47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                    F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122  2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                     FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0530 0.0530 | 
| library hold check                        | -0.0070 0.0460 | 
| data required time                        |  0.0460        | 
|                                           |                | 
| data arrival time                         |  0.2090        | 
| data required time                        | -0.0460        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1630        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[14]/D 
  
 Path Start Point : fb/mult/a_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400  0.0030 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720  0.0320 0.0300             18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/a_reg[14]/CK        DFF_X1    Rise  0.0760  0.0040 0.0300                      0.949653                                    F             | 
|    fb/mult/a_reg[14]/Q         DFF_X1    Fall  0.1810  0.1050 0.0170             3.20972  9.33015  12.5399           5       100      F             | 
|    fb/mult/i_1/a[14]                     Fall  0.1810  0.0000                                                                                       | 
|    fb/mult/i_1/i_86/A2         NAND2_X1  Fall  0.1790 -0.0020 0.0170    -0.0020           1.50228                                                   | 
|    fb/mult/i_1/i_86/ZN         NAND2_X1  Rise  0.2010  0.0220 0.0090             0.501565 1.51857  2.02014           1       100                    | 
|    fb/mult/i_1/i_85/A          OAI21_X1  Rise  0.2010  0.0000 0.0090                      1.67072                                                   | 
|    fb/mult/i_1/i_85/ZN         OAI21_X1  Fall  0.2190  0.0180 0.0090             0.800853 3.58569  4.38654           2       100                    | 
|    fb/mult/i_1/i_29/A          XNOR2_X1  Fall  0.2190  0.0000 0.0090                      2.12585                                                   | 
|    fb/mult/i_1/i_29/ZN         XNOR2_X1  Rise  0.2460  0.0270 0.0130             0.320745 1.45057  1.77132           1       100                    | 
|    fb/mult/i_1/p_0[15]                   Rise  0.2460  0.0000                                                                                       | 
|    fb/mult/i_2_93/B2           AOI222_X1 Rise  0.2460  0.0000 0.0130                      1.62192                                                   | 
|    fb/mult/i_2_93/ZN           AOI222_X1 Fall  0.2670  0.0210 0.0110             0.23881  1.54936  1.78817           1       100                    | 
|    fb/mult/i_2_92/A            INV_X1    Fall  0.2670  0.0000 0.0110                      1.54936                                                   | 
|    fb/mult/i_2_92/ZN           INV_X1    Rise  0.2790  0.0120 0.0070             0.238381 1.06234  1.30072           1       100                    | 
|    fb/mult/a_reg[14]/D         DFF_X1    Rise  0.2790  0.0000 0.0070                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
|    fb/mult/a_reg[14]/CK        DFF_X1 Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0830 0.0830 | 
| library hold check                        |  0.0150 0.0980 | 
| data required time                        |  0.0980        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.0980        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.1840        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[25]/D 
  
 Path Start Point : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000  0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240  0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260  0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470  0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470  0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470  0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480  0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880  0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890  0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020  0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6050  0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6510  0.0460 0.0450             23.0632  44.5349  67.5981           52      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    regB/out_reg[26]/CK         DFF_X1    Rise  1.6530  0.0020 0.0450                      0.949653                                    F             | 
|    regB/out_reg[26]/Q          DFF_X1    Fall  1.7510  0.0980 0.0090             1.5569   2.89285  4.44976           2       100      F             | 
|    regB/out[26]                          Fall  1.7510  0.0000                                                                                       | 
|    fb/b[26]                              Fall  1.7510  0.0000                                                                                       | 
|    fb/i_0_92/A                 INV_X1    Fall  1.7500 -0.0010 0.0090    -0.0010           1.54936                                                   | 
|    fb/i_0_92/ZN                INV_X1    Rise  1.7690  0.0190 0.0120             1.32842  2.81276  4.14118           2       100                    | 
|    fb/i_0_41/A1                OAI33_X1  Rise  1.7690  0.0000 0.0120                      1.67987                                                   | 
|    fb/i_0_41/ZN                OAI33_X1  Fall  1.7800  0.0110 0.0060             0.24871  0.87525  1.12396           1       100                    | 
|    fb/drc_ipo_c6/A             BUF_X1    Fall  1.7800  0.0000 0.0060                      0.87525                                                   | 
|    fb/drc_ipo_c6/Z             BUF_X1    Fall  1.8440  0.0640 0.0390             6.48475  25.941   32.4258           11      100                    | 
|    fb/i_0_28/A1                NOR2_X1   Fall  1.8480  0.0040 0.0390                      1.41309                                                   | 
|    fb/i_0_28/ZN                NOR2_X1   Rise  1.8830  0.0350 0.0140             0.404639 1.06234  1.46698           1       100                    | 
|    fb/result[25]                         Rise  1.8830  0.0000                                                                                       | 
|    outB/inp[25]                          Rise  1.8830  0.0000                                                                                       | 
|    outB/out_reg[25]/D          DFF_X1    Rise  1.8830  0.0000 0.0140                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[25]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0210 1.6850 | 
| data required time                        |  1.6850        | 
|                                           |                | 
| data arrival time                         |  1.8830        | 
| data required time                        | -1.6850        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1990        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[29]/D 
  
 Path Start Point : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000  0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240  0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260  0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470  0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470  0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470  0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480  0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880  0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890  0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020  0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6050  0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6510  0.0460 0.0450             23.0632  44.5349  67.5981           52      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    regB/out_reg[26]/CK         DFF_X1    Rise  1.6530  0.0020 0.0450                      0.949653                                    F             | 
|    regB/out_reg[26]/Q          DFF_X1    Fall  1.7510  0.0980 0.0090             1.5569   2.89285  4.44976           2       100      F             | 
|    regB/out[26]                          Fall  1.7510  0.0000                                                                                       | 
|    fb/b[26]                              Fall  1.7510  0.0000                                                                                       | 
|    fb/i_0_92/A                 INV_X1    Fall  1.7500 -0.0010 0.0090    -0.0010           1.54936                                                   | 
|    fb/i_0_92/ZN                INV_X1    Rise  1.7690  0.0190 0.0120             1.32842  2.81276  4.14118           2       100                    | 
|    fb/i_0_41/A1                OAI33_X1  Rise  1.7690  0.0000 0.0120                      1.67987                                                   | 
|    fb/i_0_41/ZN                OAI33_X1  Fall  1.7800  0.0110 0.0060             0.24871  0.87525  1.12396           1       100                    | 
|    fb/drc_ipo_c6/A             BUF_X1    Fall  1.7800  0.0000 0.0060                      0.87525                                                   | 
|    fb/drc_ipo_c6/Z             BUF_X1    Fall  1.8440  0.0640 0.0390             6.48475  25.941   32.4258           11      100                    | 
|    fb/i_0_36/A1                NOR2_X1   Fall  1.8480  0.0040 0.0390                      1.41309                                                   | 
|    fb/i_0_36/ZN                NOR2_X1   Rise  1.8830  0.0350 0.0140             0.358602 1.06234  1.42094           1       100                    | 
|    fb/result[29]                         Rise  1.8830  0.0000                                                                                       | 
|    outB/inp[29]                          Rise  1.8830  0.0000                                                                                       | 
|    outB/out_reg[29]/D          DFF_X1    Rise  1.8830  0.0000 0.0140                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[29]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0210 1.6850 | 
| data required time                        |  1.6850        | 
|                                           |                | 
| data arrival time                         |  1.8830        | 
| data required time                        | -1.6850        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1990        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[23]/D 
  
 Path Start Point : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6510 0.0460 0.0450             23.0632  44.5349  67.5981           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[23]/CK         DFF_X1    Rise  1.6540 0.0030 0.0450                      0.949653                                    F             | 
|    regB/out_reg[23]/Q          DFF_X1    Rise  1.7620 0.1080 0.0170             2.19724  3.91534  6.11258           3       100      F             | 
|    regB/out[23]                          Rise  1.7620 0.0000                                                                                       | 
|    fb/b[23]                              Rise  1.7620 0.0000                                                                                       | 
|    fb/i_0_46/A1                AND2_X1   Rise  1.7620 0.0000 0.0170                      0.918145                                                  | 
|    fb/i_0_46/ZN                AND2_X1   Rise  1.8050 0.0430 0.0160             0.75738  4.60264  5.36002           2       100                    | 
|    fb/i_2/p_0[0]                         Rise  1.8050 0.0000                                                                                       | 
|    fb/i_2/i_7/B1               OAI21_X1  Rise  1.8050 0.0000 0.0160                      1.66205                                                   | 
|    fb/i_2/i_7/ZN               OAI21_X1  Fall  1.8260 0.0210 0.0090             2.50445  1.54936  4.05381           1       100                    | 
|    fb/i_2/i_6/A                INV_X1    Fall  1.8260 0.0000 0.0090                      1.54936                                                   | 
|    fb/i_2/i_6/ZN               INV_X1    Rise  1.8400 0.0140 0.0080             0.876104 1.40993  2.28603           1       100                    | 
|    fb/i_2/exponent[0]                    Rise  1.8400 0.0000                                                                                       | 
|    fb/i_0_25/B2                AOI21_X1  Rise  1.8400 0.0000 0.0080                      1.67685                                                   | 
|    fb/i_0_25/ZN                AOI21_X1  Fall  1.8550 0.0150 0.0080             0.517562 1.56385  2.08141           1       100                    | 
|    fb/i_0_24/A2                NOR2_X1   Fall  1.8550 0.0000 0.0080                      1.56385                                                   | 
|    fb/i_0_24/ZN                NOR2_X1   Rise  1.8840 0.0290 0.0170             0.904985 1.06234  1.96733           1       100                    | 
|    fb/result[23]                         Rise  1.8840 0.0000                                                                                       | 
|    outB/inp[23]                          Rise  1.8840 0.0000                                                                                       | 
|    outB/out_reg[23]/D          DFF_X1    Rise  1.8840 0.0000 0.0170                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[23]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0220 1.6860 | 
| data required time                        |  1.6860        | 
|                                           |                | 
| data arrival time                         |  1.8840        | 
| data required time                        | -1.6860        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1990        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[26]/D 
  
 Path Start Point : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000  0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240  0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260  0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470  0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470  0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470  0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480  0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880  0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890  0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020  0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6050  0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6510  0.0460 0.0450             23.0632  44.5349  67.5981           52      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    regB/out_reg[26]/CK         DFF_X1    Rise  1.6530  0.0020 0.0450                      0.949653                                    F             | 
|    regB/out_reg[26]/Q          DFF_X1    Fall  1.7510  0.0980 0.0090             1.5569   2.89285  4.44976           2       100      F             | 
|    regB/out[26]                          Fall  1.7510  0.0000                                                                                       | 
|    fb/b[26]                              Fall  1.7510  0.0000                                                                                       | 
|    fb/i_0_92/A                 INV_X1    Fall  1.7500 -0.0010 0.0090    -0.0010           1.54936                                                   | 
|    fb/i_0_92/ZN                INV_X1    Rise  1.7690  0.0190 0.0120             1.32842  2.81276  4.14118           2       100                    | 
|    fb/i_0_41/A1                OAI33_X1  Rise  1.7690  0.0000 0.0120                      1.67987                                                   | 
|    fb/i_0_41/ZN                OAI33_X1  Fall  1.7800  0.0110 0.0060             0.24871  0.87525  1.12396           1       100                    | 
|    fb/drc_ipo_c6/A             BUF_X1    Fall  1.7800  0.0000 0.0060                      0.87525                                                   | 
|    fb/drc_ipo_c6/Z             BUF_X1    Fall  1.8440  0.0640 0.0390             6.48475  25.941   32.4258           11      100                    | 
|    fb/i_0_30/A1                NOR2_X1   Fall  1.8480  0.0040 0.0390                      1.41309                                                   | 
|    fb/i_0_30/ZN                NOR2_X1   Rise  1.8830  0.0350 0.0150             0.421949 1.06234  1.48429           1       100                    | 
|    fb/result[26]                         Rise  1.8830  0.0000                                                                                       | 
|    outB/inp[26]                          Rise  1.8830  0.0000                                                                                       | 
|    outB/out_reg[26]/D          DFF_X1    Rise  1.8830  0.0000 0.0150                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[26]/CK         DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0210 1.6840 | 
| data required time                        |  1.6840        | 
|                                           |                | 
| data arrival time                         |  1.8830        | 
| data required time                        | -1.6840        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2000        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[24]/D 
  
 Path Start Point : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000  0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240  0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260  0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470  0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470  0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470  0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480  0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880  0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890  0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020  0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6050  0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6510  0.0460 0.0450             23.0632  44.5349  67.5981           52      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    regB/out_reg[26]/CK         DFF_X1    Rise  1.6530  0.0020 0.0450                      0.949653                                    F             | 
|    regB/out_reg[26]/Q          DFF_X1    Fall  1.7510  0.0980 0.0090             1.5569   2.89285  4.44976           2       100      F             | 
|    regB/out[26]                          Fall  1.7510  0.0000                                                                                       | 
|    fb/b[26]                              Fall  1.7510  0.0000                                                                                       | 
|    fb/i_0_92/A                 INV_X1    Fall  1.7500 -0.0010 0.0090    -0.0010           1.54936                                                   | 
|    fb/i_0_92/ZN                INV_X1    Rise  1.7690  0.0190 0.0120             1.32842  2.81276  4.14118           2       100                    | 
|    fb/i_0_41/A1                OAI33_X1  Rise  1.7690  0.0000 0.0120                      1.67987                                                   | 
|    fb/i_0_41/ZN                OAI33_X1  Fall  1.7800  0.0110 0.0060             0.24871  0.87525  1.12396           1       100                    | 
|    fb/drc_ipo_c6/A             BUF_X1    Fall  1.7800  0.0000 0.0060                      0.87525                                                   | 
|    fb/drc_ipo_c6/Z             BUF_X1    Fall  1.8440  0.0640 0.0390             6.48475  25.941   32.4258           11      100                    | 
|    fb/i_0_26/A1                NOR2_X1   Fall  1.8480  0.0040 0.0390                      1.41309                                                   | 
|    fb/i_0_26/ZN                NOR2_X1   Rise  1.8840  0.0360 0.0150             0.551528 1.06234  1.61387           1       100                    | 
|    fb/result[24]                         Rise  1.8840  0.0000                                                                                       | 
|    outB/inp[24]                          Rise  1.8840  0.0000                                                                                       | 
|    outB/out_reg[24]/D          DFF_X1    Rise  1.8840  0.0000 0.0150                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[24]/CK         DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0210 1.6840 | 
| data required time                        |  1.6840        | 
|                                           |                | 
| data arrival time                         |  1.8840        | 
| data required time                        | -1.6840        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2010        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[27]/D 
  
 Path Start Point : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000  0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240  0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260  0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470  0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470  0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470  0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480  0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880  0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890  0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020  0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6050  0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6510  0.0460 0.0450             23.0632  44.5349  67.5981           52      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    regB/out_reg[26]/CK         DFF_X1    Rise  1.6530  0.0020 0.0450                      0.949653                                    F             | 
|    regB/out_reg[26]/Q          DFF_X1    Fall  1.7510  0.0980 0.0090             1.5569   2.89285  4.44976           2       100      F             | 
|    regB/out[26]                          Fall  1.7510  0.0000                                                                                       | 
|    fb/b[26]                              Fall  1.7510  0.0000                                                                                       | 
|    fb/i_0_92/A                 INV_X1    Fall  1.7500 -0.0010 0.0090    -0.0010           1.54936                                                   | 
|    fb/i_0_92/ZN                INV_X1    Rise  1.7690  0.0190 0.0120             1.32842  2.81276  4.14118           2       100                    | 
|    fb/i_0_41/A1                OAI33_X1  Rise  1.7690  0.0000 0.0120                      1.67987                                                   | 
|    fb/i_0_41/ZN                OAI33_X1  Fall  1.7800  0.0110 0.0060             0.24871  0.87525  1.12396           1       100                    | 
|    fb/drc_ipo_c6/A             BUF_X1    Fall  1.7800  0.0000 0.0060                      0.87525                                                   | 
|    fb/drc_ipo_c6/Z             BUF_X1    Fall  1.8440  0.0640 0.0390             6.48475  25.941   32.4258           11      100                    | 
|    fb/i_0_32/A1                NOR2_X1   Fall  1.8480  0.0040 0.0390                      1.41309                                                   | 
|    fb/i_0_32/ZN                NOR2_X1   Rise  1.8840  0.0360 0.0150             0.620424 1.06234  1.68277           1       100                    | 
|    fb/result[27]                         Rise  1.8840  0.0000                                                                                       | 
|    outB/inp[27]                          Rise  1.8840  0.0000                                                                                       | 
|    outB/out_reg[27]/D          DFF_X1    Rise  1.8840  0.0000 0.0150                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[27]/CK         DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0210 1.6840 | 
| data required time                        |  1.6840        | 
|                                           |                | 
| data arrival time                         |  1.8840        | 
| data required time                        | -1.6840        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2010        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[28]/D 
  
 Path Start Point : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000  0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240  0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260  0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470  0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470  0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470  0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480  0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880  0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890  0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020  0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6050  0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6510  0.0460 0.0450             23.0632  44.5349  67.5981           52      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    regB/out_reg[26]/CK         DFF_X1    Rise  1.6530  0.0020 0.0450                      0.949653                                    F             | 
|    regB/out_reg[26]/Q          DFF_X1    Fall  1.7510  0.0980 0.0090             1.5569   2.89285  4.44976           2       100      F             | 
|    regB/out[26]                          Fall  1.7510  0.0000                                                                                       | 
|    fb/b[26]                              Fall  1.7510  0.0000                                                                                       | 
|    fb/i_0_92/A                 INV_X1    Fall  1.7500 -0.0010 0.0090    -0.0010           1.54936                                                   | 
|    fb/i_0_92/ZN                INV_X1    Rise  1.7690  0.0190 0.0120             1.32842  2.81276  4.14118           2       100                    | 
|    fb/i_0_41/A1                OAI33_X1  Rise  1.7690  0.0000 0.0120                      1.67987                                                   | 
|    fb/i_0_41/ZN                OAI33_X1  Fall  1.7800  0.0110 0.0060             0.24871  0.87525  1.12396           1       100                    | 
|    fb/drc_ipo_c6/A             BUF_X1    Fall  1.7800  0.0000 0.0060                      0.87525                                                   | 
|    fb/drc_ipo_c6/Z             BUF_X1    Fall  1.8440  0.0640 0.0390             6.48475  25.941   32.4258           11      100                    | 
|    fb/i_0_34/A1                NOR2_X1   Fall  1.8480  0.0040 0.0390                      1.41309                                                   | 
|    fb/i_0_34/ZN                NOR2_X1   Rise  1.8850  0.0370 0.0160             0.686696 1.06234  1.74904           1       100                    | 
|    fb/result[28]                         Rise  1.8850  0.0000                                                                                       | 
|    outB/inp[28]                          Rise  1.8850  0.0000                                                                                       | 
|    outB/out_reg[28]/D          DFF_X1    Rise  1.8850  0.0000 0.0160                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[28]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0210 1.6850 | 
| data required time                        |  1.6850        | 
|                                           |                | 
| data arrival time                         |  1.8850        | 
| data required time                        | -1.6850        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2010        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[30]/D 
  
 Path Start Point : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000  0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240  0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260  0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470  0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470  0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470  0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480  0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880  0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890  0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020  0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6050  0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6510  0.0460 0.0450             23.0632  44.5349  67.5981           52      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    regB/out_reg[26]/CK         DFF_X1    Rise  1.6530  0.0020 0.0450                      0.949653                                    F             | 
|    regB/out_reg[26]/Q          DFF_X1    Fall  1.7510  0.0980 0.0090             1.5569   2.89285  4.44976           2       100      F             | 
|    regB/out[26]                          Fall  1.7510  0.0000                                                                                       | 
|    fb/b[26]                              Fall  1.7510  0.0000                                                                                       | 
|    fb/i_0_92/A                 INV_X1    Fall  1.7500 -0.0010 0.0090    -0.0010           1.54936                                                   | 
|    fb/i_0_92/ZN                INV_X1    Rise  1.7690  0.0190 0.0120             1.32842  2.81276  4.14118           2       100                    | 
|    fb/i_0_41/A1                OAI33_X1  Rise  1.7690  0.0000 0.0120                      1.67987                                                   | 
|    fb/i_0_41/ZN                OAI33_X1  Fall  1.7800  0.0110 0.0060             0.24871  0.87525  1.12396           1       100                    | 
|    fb/drc_ipo_c6/A             BUF_X1    Fall  1.7800  0.0000 0.0060                      0.87525                                                   | 
|    fb/drc_ipo_c6/Z             BUF_X1    Fall  1.8440  0.0640 0.0390             6.48475  25.941   32.4258           11      100                    | 
|    fb/i_0_38/B                 AOI211_X1 Fall  1.8480  0.0040 0.0390                      1.47055                                                   | 
|    fb/i_0_38/ZN                AOI211_X1 Rise  1.9080  0.0600 0.0290             0.378171 1.06234  1.44051           1       100                    | 
|    fb/result[30]                         Rise  1.9080  0.0000                                                                                       | 
|    outB/inp[30]                          Rise  1.9080  0.0000                                                                                       | 
|    outB/out_reg[30]/D          DFF_X1    Rise  1.9080  0.0000 0.0290                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[30]/CK         DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0260 1.6890 | 
| data required time                        |  1.6890        | 
|                                           |                | 
| data arrival time                         |  1.9080        | 
| data required time                        | -1.6890        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2200        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[10]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_10/A2                AND2_X1   Fall  1.9010 0.0020 0.0190                      0.894119                                                  | 
|    fb/i_0_10/ZN                AND2_X1   Fall  1.9360 0.0350 0.0060             0.372566 1.06234  1.43491           1       100                    | 
|    fb/result[10]                         Fall  1.9360 0.0000                                                                                       | 
|    outB/inp[10]                          Fall  1.9360 0.0000                                                                                       | 
|    outB/out_reg[10]/D          DFF_X1    Fall  1.9360 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[10]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0100 1.6740 | 
| data required time                        |  1.6740        | 
|                                           |                | 
| data arrival time                         |  1.9360        | 
| data required time                        | -1.6740        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2630        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[12]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_12/A2                AND2_X1   Fall  1.9010 0.0020 0.0190                      0.894119                                                  | 
|    fb/i_0_12/ZN                AND2_X1   Fall  1.9360 0.0350 0.0060             0.304408 1.06234  1.36675           1       100                    | 
|    fb/result[12]                         Fall  1.9360 0.0000                                                                                       | 
|    outB/inp[12]                          Fall  1.9360 0.0000                                                                                       | 
|    outB/out_reg[12]/D          DFF_X1    Fall  1.9360 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[12]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0100 1.6740 | 
| data required time                        |  1.6740        | 
|                                           |                | 
| data arrival time                         |  1.9360        | 
| data required time                        | -1.6740        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2630        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[18]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_18/A2                AND2_X1   Fall  1.9020 0.0030 0.0190                      0.894119                                                  | 
|    fb/i_0_18/ZN                AND2_X1   Fall  1.9370 0.0350 0.0050             0.218807 1.06234  1.28115           1       100                    | 
|    fb/result[18]                         Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[18]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[18]/D          DFF_X1    Fall  1.9370 0.0000 0.0050                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[18]/CK         DFF_X1    Rise  1.6650 0.0080 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1650 1.6650 | 
| library hold check                        |  0.0100 1.6750 | 
| data required time                        |  1.6750        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6750        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2630        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[20]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_20/A2                AND2_X1   Fall  1.9020 0.0030 0.0190                      0.894119                                                  | 
|    fb/i_0_20/ZN                AND2_X1   Fall  1.9370 0.0350 0.0060             0.334651 1.06234  1.39699           1       100                    | 
|    fb/result[20]                         Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[20]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[20]/D          DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[20]/CK         DFF_X1    Rise  1.6650 0.0080 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1650 1.6650 | 
| library hold check                        |  0.0100 1.6750 | 
| data required time                        |  1.6750        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6750        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2630        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[22]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_22/A2                AND2_X1   Fall  1.9020 0.0030 0.0190                      0.894119                                                  | 
|    fb/i_0_22/ZN                AND2_X1   Fall  1.9370 0.0350 0.0060             0.28513  1.06234  1.34747           1       100                    | 
|    fb/result[22]                         Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[22]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[22]/D          DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[22]/CK         DFF_X1    Rise  1.6650 0.0080 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1650 1.6650 | 
| library hold check                        |  0.0100 1.6750 | 
| data required time                        |  1.6750        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6750        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2630        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[4]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_4/A2                 AND2_X1   Fall  1.9000 0.0010 0.0190                      0.894119                                                  | 
|    fb/i_0_4/ZN                 AND2_X1   Fall  1.9350 0.0350 0.0050             0.2128   1.06234  1.27514           1       100                    | 
|    fb/result[4]                          Fall  1.9350 0.0000                                                                                       | 
|    outB/inp[4]                           Fall  1.9350 0.0000                                                                                       | 
|    outB/out_reg[4]/D           DFF_X1    Fall  1.9350 0.0000 0.0050                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[4]/CK          DFF_X1    Rise  1.6620 0.0050 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1620 1.6620 | 
| library hold check                        |  0.0100 1.6720 | 
| data required time                        |  1.6720        | 
|                                           |                | 
| data arrival time                         |  1.9350        | 
| data required time                        | -1.6720        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2640        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[5]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_5/A2                 AND2_X1   Fall  1.9000 0.0010 0.0190                      0.894119                                                  | 
|    fb/i_0_5/ZN                 AND2_X1   Fall  1.9360 0.0360 0.0060             0.525526 1.06234  1.58787           1       100                    | 
|    fb/result[5]                          Fall  1.9360 0.0000                                                                                       | 
|    outB/inp[5]                           Fall  1.9360 0.0000                                                                                       | 
|    outB/out_reg[5]/D           DFF_X1    Fall  1.9360 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[5]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0100 1.6730 | 
| data required time                        |  1.6730        | 
|                                           |                | 
| data arrival time                         |  1.9360        | 
| data required time                        | -1.6730        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2640        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[7]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_7/A2                 AND2_X1   Fall  1.9010 0.0020 0.0190                      0.894119                                                  | 
|    fb/i_0_7/ZN                 AND2_X1   Fall  1.9360 0.0350 0.0060             0.259806 1.06234  1.32215           1       100                    | 
|    fb/result[7]                          Fall  1.9360 0.0000                                                                                       | 
|    outB/inp[7]                           Fall  1.9360 0.0000                                                                                       | 
|    outB/out_reg[7]/D           DFF_X1    Fall  1.9360 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[7]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0100 1.6730 | 
| data required time                        |  1.6730        | 
|                                           |                | 
| data arrival time                         |  1.9360        | 
| data required time                        | -1.6730        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2640        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[11]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_11/A2                AND2_X1   Fall  1.9010 0.0020 0.0190                      0.894119                                                  | 
|    fb/i_0_11/ZN                AND2_X1   Fall  1.9370 0.0360 0.0060             0.435575 1.06234  1.49792           1       100                    | 
|    fb/result[11]                         Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[11]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[11]/D          DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[11]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0100 1.6740 | 
| data required time                        |  1.6740        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6740        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2640        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[13]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_13/A2                AND2_X1   Fall  1.9010 0.0020 0.0190                      0.894119                                                  | 
|    fb/i_0_13/ZN                AND2_X1   Fall  1.9370 0.0360 0.0060             0.481842 1.06234  1.54418           1       100                    | 
|    fb/result[13]                         Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[13]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[13]/D          DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[13]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0100 1.6740 | 
| data required time                        |  1.6740        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6740        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2640        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[16]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_16/A2                AND2_X1   Fall  1.9020 0.0030 0.0190                      0.894119                                                  | 
|    fb/i_0_16/ZN                AND2_X1   Fall  1.9370 0.0350 0.0060             0.332626 1.06234  1.39497           1       100                    | 
|    fb/result[16]                         Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[16]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[16]/D          DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[16]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0100 1.6740 | 
| data required time                        |  1.6740        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6740        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2640        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[21]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_21/A2                AND2_X1   Fall  1.9020 0.0030 0.0190                      0.894119                                                  | 
|    fb/i_0_21/ZN                AND2_X1   Fall  1.9380 0.0360 0.0060             0.826006 1.06234  1.88835           1       100                    | 
|    fb/result[21]                         Fall  1.9380 0.0000                                                                                       | 
|    outB/inp[21]                          Fall  1.9380 0.0000                                                                                       | 
|    outB/out_reg[21]/D          DFF_X1    Fall  1.9380 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[21]/CK         DFF_X1    Rise  1.6650 0.0080 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1650 1.6650 | 
| library hold check                        |  0.0100 1.6750 | 
| data required time                        |  1.6750        | 
|                                           |                | 
| data arrival time                         |  1.9380        | 
| data required time                        | -1.6750        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2640        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[2]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_2/A2                 AND2_X1   Fall  1.9000 0.0010 0.0190                      0.894119                                                  | 
|    fb/i_0_2/ZN                 AND2_X1   Fall  1.9370 0.0370 0.0060             1.01819  1.06234  2.08053           1       100                    | 
|    fb/result[2]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[2]                           Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[2]/D           DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[2]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0100 1.6730 | 
| data required time                        |  1.6730        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6730        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[3]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_3/A2                 AND2_X1   Fall  1.9010 0.0020 0.0190                      0.894119                                                  | 
|    fb/i_0_3/ZN                 AND2_X1   Fall  1.9370 0.0360 0.0060             0.475042 1.06234  1.53738           1       100                    | 
|    fb/result[3]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[3]                           Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[3]/D           DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[3]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0100 1.6730 | 
| data required time                        |  1.6730        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6730        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[6]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_6/A2                 AND2_X1   Fall  1.9010 0.0020 0.0190                      0.894119                                                  | 
|    fb/i_0_6/ZN                 AND2_X1   Fall  1.9370 0.0360 0.0060             0.527077 1.06234  1.58942           1       100                    | 
|    fb/result[6]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[6]                           Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[6]/D           DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[6]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0100 1.6730 | 
| data required time                        |  1.6730        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6730        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[8]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_8/A2                 AND2_X1   Fall  1.9010 0.0020 0.0190                      0.894119                                                  | 
|    fb/i_0_8/ZN                 AND2_X1   Fall  1.9370 0.0360 0.0060             0.438478 1.06234  1.50082           1       100                    | 
|    fb/result[8]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[8]                           Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[8]/D           DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[8]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0100 1.6730 | 
| data required time                        |  1.6730        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6730        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[9]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_9/A2                 AND2_X1   Fall  1.9010 0.0020 0.0190                      0.894119                                                  | 
|    fb/i_0_9/ZN                 AND2_X1   Fall  1.9370 0.0360 0.0060             0.536001 1.06234  1.59834           1       100                    | 
|    fb/result[9]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[9]                           Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[9]/D           DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[9]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1630 1.6630 | 
| library hold check                        |  0.0100 1.6730 | 
| data required time                        |  1.6730        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6730        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[0]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_0/A2                 AND2_X1   Fall  1.9000 0.0010 0.0190                      0.894119                                                  | 
|    fb/i_0_0/ZN                 AND2_X1   Fall  1.9380 0.0380 0.0070             1.84703  1.06234  2.90937           1       100                    | 
|    fb/result[0]                          Fall  1.9380 0.0000                                                                                       | 
|    outB/inp[0]                           Fall  1.9380 0.0000                                                                                       | 
|    outB/out_reg[0]/D           DFF_X1    Fall  1.9380 0.0000 0.0070                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[0]/CK          DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0100 1.6740 | 
| data required time                        |  1.6740        | 
|                                           |                | 
| data arrival time                         |  1.9380        | 
| data required time                        | -1.6740        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[14]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_14/A2                AND2_X1   Fall  1.9020 0.0030 0.0190                      0.894119                                                  | 
|    fb/i_0_14/ZN                AND2_X1   Fall  1.9380 0.0360 0.0060             0.520564 1.06234  1.58291           1       100                    | 
|    fb/result[14]                         Fall  1.9380 0.0000                                                                                       | 
|    outB/inp[14]                          Fall  1.9380 0.0000                                                                                       | 
|    outB/out_reg[14]/D          DFF_X1    Fall  1.9380 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[14]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0100 1.6740 | 
| data required time                        |  1.6740        | 
|                                           |                | 
| data arrival time                         |  1.9380        | 
| data required time                        | -1.6740        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[15]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_15/A2                AND2_X1   Fall  1.9020 0.0030 0.0190                      0.894119                                                  | 
|    fb/i_0_15/ZN                AND2_X1   Fall  1.9380 0.0360 0.0060             0.457996 1.06234  1.52034           1       100                    | 
|    fb/result[15]                         Fall  1.9380 0.0000                                                                                       | 
|    outB/inp[15]                          Fall  1.9380 0.0000                                                                                       | 
|    outB/out_reg[15]/D          DFF_X1    Fall  1.9380 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[15]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0100 1.6740 | 
| data required time                        |  1.6740        | 
|                                           |                | 
| data arrival time                         |  1.9380        | 
| data required time                        | -1.6740        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[17]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_17/A2                AND2_X1   Fall  1.9020 0.0030 0.0190                      0.894119                                                  | 
|    fb/i_0_17/ZN                AND2_X1   Fall  1.9380 0.0360 0.0060             0.5782   1.06234  1.64054           1       100                    | 
|    fb/result[17]                         Fall  1.9380 0.0000                                                                                       | 
|    outB/inp[17]                          Fall  1.9380 0.0000                                                                                       | 
|    outB/out_reg[17]/D          DFF_X1    Fall  1.9380 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[17]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1640 1.6640 | 
| library hold check                        |  0.0100 1.6740 | 
| data required time                        |  1.6740        | 
|                                           |                | 
| data arrival time                         |  1.9380        | 
| data required time                        | -1.6740        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[19]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_19/A2                AND2_X1   Fall  1.9020 0.0030 0.0190                      0.894119                                                  | 
|    fb/i_0_19/ZN                AND2_X1   Fall  1.9390 0.0370 0.0070             1.31151  1.06234  2.37386           1       100                    | 
|    fb/result[19]                         Fall  1.9390 0.0000                                                                                       | 
|    outB/inp[19]                          Fall  1.9390 0.0000                                                                                       | 
|    outB/out_reg[19]/D          DFF_X1    Fall  1.9390 0.0000 0.0070                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[19]/CK         DFF_X1    Rise  1.6650 0.0080 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1650 1.6650 | 
| library hold check                        |  0.0100 1.6750 | 
| data required time                        |  1.6750        | 
|                                           |                | 
| data arrival time                         |  1.9390        | 
| data required time                        | -1.6750        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[1]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[30]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400                      0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1    Rise  1.7570 0.1050 0.0150             1.311    3.79669  5.1077            3       100      F             | 
|    regA/out[30]                          Rise  1.7570 0.0000                                                                                       | 
|    fb/a[30]                              Rise  1.7570 0.0000                                                                                       | 
|    fb/i_0_61/A1                AND2_X1   Rise  1.7570 0.0000 0.0150                      0.918145                                                  | 
|    fb/i_0_61/ZN                AND2_X1   Rise  1.7900 0.0330 0.0090             0.256826 1.54936  1.80619           1       100                    | 
|    fb/i_2/p_0[16]                        Rise  1.7900 0.0000                                                                                       | 
|    fb/i_2/i_30/A               INV_X1    Rise  1.7900 0.0000 0.0090                      1.70023                                                   | 
|    fb/i_2/i_30/ZN              INV_X1    Fall  1.8000 0.0100 0.0060             0.458017 2.96211  3.42013           2       100                    | 
|    fb/i_2/i_79/A2              NAND2_X1  Fall  1.8000 0.0000 0.0060                      1.50228                                                   | 
|    fb/i_2/i_79/ZN              NAND2_X1  Rise  1.8270 0.0270 0.0190             1.82516  4.57021  6.39537           3       100                    | 
|    fb/i_2/i_51/A2              NAND2_X1  Rise  1.8270 0.0000 0.0190                      1.6642                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Fall  1.8470 0.0200 0.0100             0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Fall  1.8470 0.0000 0.0100                      2.92718                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  1.8690 0.0220 0.0140             0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  1.8690 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2   Rise  1.8690 0.0000 0.0140                      3.29331                                                   | 
|    fb/i_0_23/ZN                NOR2_X2   Fall  1.8990 0.0300 0.0190             12.6703  20.5647  33.235            23      100                    | 
|    fb/i_0_1/A2                 AND2_X1   Fall  1.9000 0.0010 0.0190                      0.894119                                                  | 
|    fb/i_0_1/ZN                 AND2_X1   Fall  1.9370 0.0370 0.0060             1.16422  1.06234  2.22656           1       100                    | 
|    fb/result[1]                          Fall  1.9370 0.0000                                                                                       | 
|    outB/inp[1]                           Fall  1.9370 0.0000                                                                                       | 
|    outB/out_reg[1]/D           DFF_X1    Fall  1.9370 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
|    outB/out_reg[1]/CK          DFF_X1    Rise  1.6620 0.0050 0.0420    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1620 1.6620 | 
| library hold check                        |  0.0100 1.6720 | 
| data required time                        |  1.6720        | 
|                                           |                | 
| data arrival time                         |  1.9370        | 
| data required time                        | -1.6720        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2660        | 
--------------------------------------------------------------


 Timing Path to overflow 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : overflow 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0400  0.0030 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0720  0.0320 0.0300             18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0770  0.0050 0.0300                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Fall  0.1670  0.0900 0.0060             0.109367 1.5894   1.69877           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Fall  0.1670  0.0000 0.0060                      1.5894                                                    | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Fall  0.2320  0.0650 0.0450             19.1649  55.2913  74.4562           30      100                    | 
|    fb/mult/out[47]                       Fall  0.2320  0.0000                                                                                       | 
|    fb/i_2/product                        Fall  0.2320  0.0000                                                                                       | 
|    fb/i_2/i_21/B1              AOI21_X2  Fall  0.2460  0.0140 0.0460                      2.72585                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2  Rise  0.2870  0.0410 0.0150             0.259866 2.94332  3.20318           1       100                    | 
|    fb/i_2/i_20/A               INV_X2    Rise  0.2870  0.0000 0.0150                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2    Fall  0.2980  0.0110 0.0060             0.65694  4.48551  5.14245           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2  Fall  0.2980  0.0000 0.0060                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2  Rise  0.3140  0.0160 0.0110             0.681412 5.24917  5.93058           3       100                    | 
|    fb/i_2/i_65/A               INV_X1    Rise  0.3140  0.0000 0.0110                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1    Fall  0.3240  0.0100 0.0060             0.353551 2.93833  3.29188           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2  Fall  0.3240  0.0000 0.0060                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2  Rise  0.3540  0.0300 0.0170             0.453743 4.11273  4.56647           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2  Rise  0.3540  0.0000 0.0170                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  0.3720  0.0180 0.0070             0.34241  4.25504  4.59745           2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  0.3720  0.0000 0.0070                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  0.4070  0.0350 0.0220             0.68673  6.34843  7.03516           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  0.4070  0.0000 0.0220                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  0.4240  0.0170 0.0080             0.791632 5.70186  6.4935            3       100                    | 
|    fb/i_2/i_45/B1              AOI21_X1  Fall  0.4240  0.0000 0.0080                      1.44682                                                   | 
|    fb/i_2/i_45/ZN              AOI21_X1  Rise  0.4620  0.0380 0.0240             1.18045  2.85495  4.0354            2       100                    | 
|    fb/i_2/i_41/C1              OAI211_X1 Rise  0.4610 -0.0010 0.0240    -0.0010           1.59518                                                   | 
|    fb/i_2/i_41/ZN              OAI211_X1 Fall  0.4850  0.0240 0.0110             0.524242 1.50228  2.02652           1       100                    | 
|    fb/i_2/i_40/A2              NAND2_X1  Fall  0.4850  0.0000 0.0110                      1.50228                                                   | 
|    fb/i_2/i_40/ZN              NAND2_X1  Rise  0.5190  0.0340 0.0230             0.479948 7.88792  8.36787           2       100                    | 
|    fb/i_2/exponent[7]                    Rise  0.5190  0.0000                                                                                       | 
|    fb/i_0_87/A2                NOR2_X4   Rise  0.5190  0.0000 0.0230                      6.68337                                                   | 
|    fb/i_0_87/ZN                NOR2_X4   Fall  0.5390  0.0200 0.0090             2.78352  20.7474  23.5309           8       100                    | 
|    fb/overflow                           Fall  0.5390  0.0000                                                                                       | 
|    overflow                              Fall  0.5390  0.0000 0.0090                      10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.40189 4.27019           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.5000 -0.5000 | 
| data required time                        | -0.5000         | 
|                                           |                 | 
| data arrival time                         |  0.5390         | 
| data required time                        |  0.5000         | 
| pessimism                                 |  0.2000         | 
|                                           |                 | 
| slack                                     |  1.2390         | 
---------------------------------------------------------------


 Timing Path to underflow 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : underflow 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4   Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4   Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                   Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1              Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8   Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8   Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4   Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4   Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
| Data Path:                                                                                                                            | 
|    fb/mult/out_reg[47]/CK      DFF_X1   Rise  0.0770 0.0050 0.0300          0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1   Fall  0.1670 0.0900 0.0060 0.109367 1.5894   1.69877           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2   Fall  0.1670 0.0000 0.0060          1.5894                                                    | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2   Fall  0.2320 0.0650 0.0450 19.1649  55.2913  74.4562           30      100                    | 
|    fb/mult/out[47]                      Fall  0.2320 0.0000                                                                           | 
|    fb/i_2/product                       Fall  0.2320 0.0000                                                                           | 
|    fb/i_2/i_21/B1              AOI21_X2 Fall  0.2460 0.0140 0.0460          2.72585                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2 Rise  0.2870 0.0410 0.0150 0.259866 2.94332  3.20318           1       100                    | 
|    fb/i_2/i_20/A               INV_X2   Rise  0.2870 0.0000 0.0150          3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2   Fall  0.2980 0.0110 0.0060 0.65694  4.48551  5.14245           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2 Fall  0.2980 0.0000 0.0060          2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2 Rise  0.3140 0.0160 0.0110 0.681412 5.24917  5.93058           3       100                    | 
|    fb/i_2/i_65/A               INV_X1   Rise  0.3140 0.0000 0.0110          1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1   Fall  0.3240 0.0100 0.0060 0.353551 2.93833  3.29188           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2 Fall  0.3240 0.0000 0.0060          2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2 Rise  0.3540 0.0300 0.0170 0.453743 4.11273  4.56647           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2 Rise  0.3540 0.0000 0.0170          3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2 Fall  0.3720 0.0180 0.0070 0.34241  4.25504  4.59745           2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2 Fall  0.3720 0.0000 0.0070          2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2 Rise  0.4070 0.0350 0.0220 0.68673  6.34843  7.03516           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4 Rise  0.4070 0.0000 0.0220          6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4 Fall  0.4240 0.0170 0.0080 0.791632 5.70186  6.4935            3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2 Fall  0.4240 0.0000 0.0080          2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2 Rise  0.4580 0.0340 0.0210 0.832859 5.70534  6.53819           3       100                    | 
|    fb/i_2/i_52/B1              OAI21_X2 Rise  0.4580 0.0000 0.0210          3.10079                                                   | 
|    fb/i_2/i_52/ZN              OAI21_X2 Fall  0.4720 0.0140 0.0080 0.138916 1.5292   1.66811           1       100                    | 
|    fb/i_2/i_51/A1              NAND2_X1 Fall  0.4720 0.0000 0.0080          1.5292                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1 Rise  0.4910 0.0190 0.0120 0.664885 2.92718  3.59207           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2 Rise  0.4910 0.0000 0.0120          3.0531                                                    | 
|    fb/i_2/i_50/ZN              NAND2_X2 Fall  0.5110 0.0200 0.0110 0.303191 8.39892  8.70211           2       100                    | 
|    fb/i_2/exponent[8]                   Fall  0.5110 0.0000                                                                           | 
|    fb/i_0_89/A                 INV_X4   Fall  0.5110 0.0000 0.0110          5.70005                                                   | 
|    fb/i_0_89/ZN                INV_X4   Rise  0.5350 0.0240 0.0160 2.56912  19.8241  22.3932           10      100                    | 
|    fb/i_0_86/A1                NOR2_X2  Rise  0.5350 0.0000 0.0160          3.29331                                                   | 
|    fb/i_0_86/ZN                NOR2_X2  Fall  0.5530 0.0180 0.0100 0.821945 11.5624  12.3844           2       100                    | 
|    fb/underflow                         Fall  0.5530 0.0000                                                                           | 
|    underflow                            Fall  0.5530 0.0000 0.0100          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.40189 4.27019           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.5000 -0.5000 | 
| data required time                        | -0.5000         | 
|                                           |                 | 
| data arrival time                         |  0.5530         | 
| data required time                        |  0.5000         | 
| pessimism                                 |  0.2000         | 
|                                           |                 | 
| slack                                     |  1.2530         | 
---------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                Rise  0.2000 0.0000 0.0000 2.72508  1.06234 3.78742           1       100      c             | 
|    regA/inp[3]              Rise  0.2000 0.0000                                                                          | 
|    regA/out_reg[3]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
|    regB/clk__CTS_1_PP_0                  Rise  1.6600 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_0                  Rise  1.6600 0.0000                                                                                       | 
|    regA/out_reg[3]/CK          DFF_X1    Rise  1.6740 0.0140 0.0480                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.1740  1.6740 | 
| library hold check                        |  0.0160  1.6900 | 
| source clock cycle shift                  | -3.0000 -1.3100 | 
| data required time                        | -1.3100         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.3100         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.5100         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 443M, CVMEM - 1786M, PVMEM - 2263M)
