Analysis & Synthesis report for microarquiteturaGp3
Tue Jun 25 17:25:58 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |microarquiteturaGp3|init_lcd:lcd_custom_instruction_0|state
 11. State Machine - |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_t7i1:auto_generated
 19. Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_u7i1:auto_generated
 20. Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1l91:auto_generated
 22. Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_r9e1:auto_generated
 27. Source assignments for microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 28. Source assignments for microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 29. Source assignments for altera_reset_controller:rst_controller
 30. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux
 32. Source assignments for microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux_001
 33. Source assignments for microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux
 34. Source assignments for microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_001
 35. Source assignments for microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_002
 36. Source assignments for microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_003
 37. Source assignments for microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_004
 38. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a
 39. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 40. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b
 41. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 42. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 43. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram
 44. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 46. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 47. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 48. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 49. Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy
 50. Parameter Settings for User Entity Instance: microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0
 51. Parameter Settings for User Entity Instance: microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo
 53. Parameter Settings for User Entity Instance: microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo
 54. Parameter Settings for User Entity Instance: init_lcd:lcd_custom_instruction_0
 55. Parameter Settings for User Entity Instance: altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator
 56. Parameter Settings for User Entity Instance: altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0
 57. Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 58. Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 59. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 60. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 61. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:buttons_s1_translator
 62. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:leds_s1_translator
 63. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 64. Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
 65. Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
 66. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 67. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 68. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 69. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
 70. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent
 73. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent
 76. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 79. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: microarquiteturaGp3_addr_router:addr_router|microarquiteturaGp3_addr_router_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: microarquiteturaGp3_addr_router:addr_router_001|microarquiteturaGp3_addr_router_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: microarquiteturaGp3_id_router:id_router|microarquiteturaGp3_id_router_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: microarquiteturaGp3_id_router:id_router_001|microarquiteturaGp3_id_router_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: microarquiteturaGp3_id_router:id_router_002|microarquiteturaGp3_id_router_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: microarquiteturaGp3_id_router:id_router_003|microarquiteturaGp3_id_router_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: microarquiteturaGp3_id_router:id_router_004|microarquiteturaGp3_id_router_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 89. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 90. Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 91. Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 92. Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
 93. Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 94. Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
 95. Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 96. Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb
 97. Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 98. Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb
 99. Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
100. Parameter Settings for User Entity Instance: microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. altsyncram Parameter Settings by Entity Instance
105. scfifo Parameter Settings by Entity Instance
106. Port Connectivity Checks: "microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
107. Port Connectivity Checks: "microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
108. Port Connectivity Checks: "altera_reset_controller:rst_controller"
109. Port Connectivity Checks: "microarquiteturaGp3_id_router:id_router|microarquiteturaGp3_id_router_default_decode:the_default_decode"
110. Port Connectivity Checks: "microarquiteturaGp3_addr_router:addr_router|microarquiteturaGp3_addr_router_default_decode:the_default_decode"
111. Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
112. Port Connectivity Checks: "altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
113. Port Connectivity Checks: "altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
114. Port Connectivity Checks: "altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent"
115. Port Connectivity Checks: "altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
116. Port Connectivity Checks: "altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent"
117. Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
118. Port Connectivity Checks: "altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
119. Port Connectivity Checks: "altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
120. Port Connectivity Checks: "altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
121. Port Connectivity Checks: "altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
122. Port Connectivity Checks: "altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
123. Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
124. Port Connectivity Checks: "altera_merlin_slave_translator:leds_s1_translator"
125. Port Connectivity Checks: "altera_merlin_slave_translator:buttons_s1_translator"
126. Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
127. Port Connectivity Checks: "altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
128. Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
129. Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
130. Port Connectivity Checks: "altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"
131. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect"
132. Port Connectivity Checks: "altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator"
133. Port Connectivity Checks: "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic"
134. Port Connectivity Checks: "microarquiteturaGp3_jtag_uart_0:jtag_uart_0"
135. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy"
136. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
137. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
138. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_pib:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_pib"
139. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifowp_inc:microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp"
140. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dtrace:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dtrace|microarquiteturaGp3_nios2_qsys_0_nios2_oci_td_mode:microarquiteturaGp3_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
141. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_itrace:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_itrace"
142. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk"
143. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_xbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_xbrk"
144. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug"
145. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci"
146. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_test_bench:the_microarquiteturaGp3_nios2_qsys_0_test_bench"
147. Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0"
148. Elapsed Time Per Partition
149. Analysis & Synthesis Messages
150. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 25 17:25:58 2019           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; microarquiteturaGp3                             ;
; Top-level Entity Name              ; microarquiteturaGp3                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,858                                           ;
;     Total combinational functions  ; 1,670                                           ;
;     Dedicated logic registers      ; 979                                             ;
; Total registers                    ; 979                                             ;
; Total pins                         ; 22                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 44,032                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP4CE30F23C7        ;                     ;
; Top-level entity name                                                      ; microarquiteturaGp3 ; microarquiteturaGp3 ;
; Family name                                                                ; Cyclone IV E        ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto DSP Block Replacement                                                 ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                  ; On                  ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; File Name with User-Entered Path                                                                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                     ; Library             ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; microarquiteturaGp3/synthesis/microarquiteturaGp3.v                                                                   ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/microarquiteturaGp3.v                                                                   ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_irq_mapper.sv                                            ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_irq_mapper.sv                                            ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_merlin_arbitrator.sv                                                  ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_merlin_arbitrator.sv                                                  ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_rsp_xbar_mux.sv                                          ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_rsp_xbar_mux.sv                                          ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_rsp_xbar_demux.sv                                        ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_rsp_xbar_demux.sv                                        ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_cmd_xbar_mux.sv                                          ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_cmd_xbar_mux.sv                                          ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_cmd_xbar_demux.sv                                        ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_cmd_xbar_demux.sv                                        ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_reset_controller.v                                                    ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_reset_controller.v                                                    ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_reset_synchronizer.v                                                  ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_reset_synchronizer.v                                                  ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_id_router.sv                                             ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_id_router.sv                                             ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_addr_router.sv                                           ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_addr_router.sv                                           ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_avalon_sc_fifo.v                                                      ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_avalon_sc_fifo.v                                                      ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_merlin_slave_agent.sv                                                 ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_merlin_slave_agent.sv                                                 ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                          ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                          ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_merlin_master_agent.sv                                                ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_merlin_master_agent.sv                                                ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_merlin_slave_translator.sv                                            ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_merlin_slave_translator.sv                                            ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_merlin_master_translator.sv                                           ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_merlin_master_translator.sv                                           ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_customins_slave_translator.sv                                         ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_customins_slave_translator.sv                                         ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv ; yes             ; User SystemVerilog HDL File  ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/altera_customins_master_translator.v                                         ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/altera_customins_master_translator.v                                         ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/init_lcd.v                                                                   ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/init_lcd.v                                                                   ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_jtag_uart_0.v                                            ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_jtag_uart_0.v                                            ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_leds.v                                                   ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_leds.v                                                   ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_buttons.v                                                ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_buttons.v                                                ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_onchip_memory2_0.v                                       ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_onchip_memory2_0.v                                       ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck.v                     ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck.v                     ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper.v                 ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper.v                 ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_oci_test_bench.v                            ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_oci_test_bench.v                            ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0.v                                           ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0.v                                           ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk.v                  ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk.v                  ; microarquiteturaGp3 ;
; microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_test_bench.v                                ; yes             ; User Verilog HDL File        ; /home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_test_bench.v                                ; microarquiteturaGp3 ;
; altsyncram.tdf                                                                                                        ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                 ;                     ;
; stratix_ram_block.inc                                                                                                 ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                          ;                     ;
; lpm_mux.inc                                                                                                           ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                    ;                     ;
; lpm_decode.inc                                                                                                        ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                 ;                     ;
; aglobal130.inc                                                                                                        ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                                                 ;                     ;
; a_rdenreg.inc                                                                                                         ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                  ;                     ;
; altrom.inc                                                                                                            ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/altrom.inc                                                                                                     ;                     ;
; altram.inc                                                                                                            ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/altram.inc                                                                                                     ;                     ;
; altdpram.inc                                                                                                          ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                                   ;                     ;
; db/altsyncram_t7i1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/altsyncram_t7i1.tdf                                                                                                ;                     ;
; db/altsyncram_u7i1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/altsyncram_u7i1.tdf                                                                                                ;                     ;
; altera_std_synchronizer.v                                                                                             ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                      ;                     ;
; db/altsyncram_1l91.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/altsyncram_1l91.tdf                                                                                                ;                     ;
; sld_virtual_jtag_basic.v                                                                                              ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                       ;                     ;
; db/altsyncram_r9e1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/altsyncram_r9e1.tdf                                                                                                ;                     ;
; scfifo.tdf                                                                                                            ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                     ;                     ;
; a_regfifo.inc                                                                                                         ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                  ;                     ;
; a_dpfifo.inc                                                                                                          ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                   ;                     ;
; a_i2fifo.inc                                                                                                          ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                   ;                     ;
; a_fffifo.inc                                                                                                          ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                   ;                     ;
; a_f2fifo.inc                                                                                                          ; yes             ; Megafunction                 ; /opt/altera/13sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                   ;                     ;
; db/scfifo_jr21.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/scfifo_jr21.tdf                                                                                                    ;                     ;
; db/a_dpfifo_q131.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/a_dpfifo_q131.tdf                                                                                                  ;                     ;
; db/a_fefifo_7cf.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/a_fefifo_7cf.tdf                                                                                                   ;                     ;
; db/cntr_do7.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/cntr_do7.tdf                                                                                                       ;                     ;
; db/dpram_nl21.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/dpram_nl21.tdf                                                                                                     ;                     ;
; db/altsyncram_r1m1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/altsyncram_r1m1.tdf                                                                                                ;                     ;
; db/cntr_1ob.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction  ; /home/aluno/Documentos/microarquiteturaGp3/db/cntr_1ob.tdf                                                                                                       ;                     ;
; alt_jtag_atlantic.v                                                                                                   ; yes             ; Encrypted Megafunction       ; /opt/altera/13sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                            ;                     ;
; sld_hub.vhd                                                                                                           ; yes             ; Encrypted Megafunction       ; /opt/altera/13sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                    ;                     ;
; sld_jtag_hub.vhd                                                                                                      ; yes             ; Encrypted Megafunction       ; /opt/altera/13sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                               ;                     ;
; sld_rom_sr.vhd                                                                                                        ; yes             ; Encrypted Megafunction       ; /opt/altera/13sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                 ;                     ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,858         ;
;                                             ;               ;
; Total combinational functions               ; 1670          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 823           ;
;     -- 3 input functions                    ; 490           ;
;     -- <=2 input functions                  ; 357           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1502          ;
;     -- arithmetic mode                      ; 168           ;
;                                             ;               ;
; Total registers                             ; 979           ;
;     -- Dedicated logic registers            ; 979           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 22            ;
; Total memory bits                           ; 44032         ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 940           ;
; Total fan-out                               ; 10807         ;
; Average fan-out                             ; 3.80          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Compilation Hierarchy Node                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Library Name        ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; |microarquiteturaGp3                                                                                                                  ; 1670 (1)          ; 979 (0)      ; 44032       ; 0            ; 0       ; 0         ; 22   ; 0            ; |microarquiteturaGp3                                                                                                                                                                                                                                                                                                                                                                                                                                                ; microarquiteturaGp3 ;
;    |altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                              ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                            ; microarquiteturaGp3 ;
;    |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ; microarquiteturaGp3 ;
;    |altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                 ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; microarquiteturaGp3 ;
;    |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ; microarquiteturaGp3 ;
;    |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                   ; microarquiteturaGp3 ;
;    |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                                                                          ; microarquiteturaGp3 ;
;    |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                              ; 11 (11)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                                                                                                            ; microarquiteturaGp3 ;
;    |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                       ; 10 (10)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                     ; microarquiteturaGp3 ;
;    |altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent|                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                                                 ; microarquiteturaGp3 ;
;    |altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                                                    ; microarquiteturaGp3 ;
;    |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                             ; microarquiteturaGp3 ;
;    |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                                        ; microarquiteturaGp3 ;
;    |altera_merlin_slave_translator:buttons_s1_translator|                                                                             ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                                                                                                                                                                                                                                                                           ; microarquiteturaGp3 ;
;    |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                          ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                        ; microarquiteturaGp3 ;
;    |altera_merlin_slave_translator:leds_s1_translator|                                                                                ; 6 (6)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;    |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                         ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                                                                                                       ; microarquiteturaGp3 ;
;    |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                    ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                                  ; microarquiteturaGp3 ;
;    |altera_reset_controller:rst_controller|                                                                                           ; 2 (2)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                         ; microarquiteturaGp3 ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;    |init_lcd:lcd_custom_instruction_0|                                                                                                ; 66 (66)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|init_lcd:lcd_custom_instruction_0                                                                                                                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_addr_router:addr_router_001|                                                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_addr_router:addr_router_001                                                                                                                                                                                                                                                                                                                                                                                                ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_addr_router:addr_router|                                                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                                                                                    ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_buttons:buttons|                                                                                              ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_buttons:buttons                                                                                                                                                                                                                                                                                                                                                                                                            ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux_001|                                                                            ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                                                                                                          ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|                                                                                ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;       |altera_merlin_arbitrator:arb|                                                                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                 ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|                                                                                ; 10 (6)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;       |altera_merlin_arbitrator:arb|                                                                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                 ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|                                                                                ; 12 (8)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003                                                                                                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;       |altera_merlin_arbitrator:arb|                                                                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                 ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|                                                                                ; 19 (15)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004                                                                                                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;       |altera_merlin_arbitrator:arb|                                                                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                 ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|                                                                                    ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                                                                                                  ; microarquiteturaGp3 ;
;       |altera_merlin_arbitrator:arb|                                                                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                     ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_jtag_uart_0:jtag_uart_0|                                                                                      ; 140 (36)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                    ; microarquiteturaGp3 ;
;       |alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|                                                           ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                ; work                ;
;       |microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;          |scfifo:rfifo|                                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                 ; work                ;
;             |scfifo_jr21:auto_generated|                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                      ; work                ;
;                |a_dpfifo_q131:dpfifo|                                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                                 ; work                ;
;                   |a_fefifo_7cf:fifo_state|                                                                                           ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                         ; work                ;
;                      |cntr_do7:count_usedw|                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                    ; work                ;
;                   |cntr_1ob:rd_ptr_count|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                           ; work                ;
;                   |cntr_1ob:wr_ptr|                                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                 ; work                ;
;                   |dpram_nl21:FIFOram|                                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                              ; work                ;
;                      |altsyncram_r1m1:altsyncram1|                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                                  ; work                ;
;       |microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;          |scfifo:wfifo|                                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                 ; work                ;
;             |scfifo_jr21:auto_generated|                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                      ; work                ;
;                |a_dpfifo_q131:dpfifo|                                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                                 ; work                ;
;                   |a_fefifo_7cf:fifo_state|                                                                                           ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                         ; work                ;
;                      |cntr_do7:count_usedw|                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                    ; work                ;
;                   |cntr_1ob:rd_ptr_count|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                           ; work                ;
;                   |cntr_1ob:wr_ptr|                                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                 ; work                ;
;                   |dpram_nl21:FIFOram|                                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                              ; work                ;
;                      |altsyncram_r1m1:altsyncram1|                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                                  ; work                ;
;    |microarquiteturaGp3_leds:leds|                                                                                                    ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_leds:leds                                                                                                                                                                                                                                                                                                                                                                                                                  ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|                                                                                    ; 962 (676)         ; 573 (303)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                                                  ; microarquiteturaGp3 ;
;       |microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|                                     ; 286 (34)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                                                        ; microarquiteturaGp3 ;
;          |microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|  ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                                              ; microarquiteturaGp3 ;
;             |microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk| ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; microarquiteturaGp3 ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work                ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work                ;
;             |microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|       ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck                                                            ; microarquiteturaGp3 ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work                ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work                ;
;             |sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy|                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy                                                                                                ; work                ;
;          |microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|                    ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                                ; microarquiteturaGp3 ;
;          |microarquiteturaGp3_nios2_qsys_0_nios2_oci_break:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_break:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                                  ; microarquiteturaGp3 ;
;          |microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|                      ; 9 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                                  ; microarquiteturaGp3 ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                              ; work                ;
;          |microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|                            ; 110 (110)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                                        ; microarquiteturaGp3 ;
;             |microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram                                                                                                   ; microarquiteturaGp3 ;
;                |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work                ;
;                   |altsyncram_1l91:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1l91:auto_generated                                          ; work                ;
;       |microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                                                         ; microarquiteturaGp3 ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; work                ;
;             |altsyncram_t7i1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_t7i1:auto_generated                                                                                                                                                                                                                                ; work                ;
;       |microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                                                         ; microarquiteturaGp3 ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; work                ;
;             |altsyncram_u7i1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_u7i1:auto_generated                                                                                                                                                                                                                                ; work                ;
;       |microarquiteturaGp3_nios2_qsys_0_test_bench:the_microarquiteturaGp3_nios2_qsys_0_test_bench|                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_test_bench:the_microarquiteturaGp3_nios2_qsys_0_test_bench                                                                                                                                                                                                                                                                                                      ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                                                                                                ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|                                                                            ; 1 (1)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                          ; microarquiteturaGp3 ;
;       |altsyncram:the_altsyncram|                                                                                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                ; work                ;
;          |altsyncram_r9e1:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_r9e1:auto_generated                                                                                                                                                                                                                                                                                                                                 ; work                ;
;    |microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_001|                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                                                                                          ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_002|                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                                                                                                                                          ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_003|                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_003                                                                                                                                                                                                                                                                                                                                                                                          ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_004|                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_004                                                                                                                                                                                                                                                                                                                                                                                          ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux_001|                                                                                ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                                                                                              ; microarquiteturaGp3 ;
;    |microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux|                                                                                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                                                                                                  ; microarquiteturaGp3 ;
;    |sld_hub:auto_hub|                                                                                                                 ; 161 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                               ; work                ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                  ; 160 (118)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                                                                  ; work                ;
;          |sld_rom_sr:hub_info_reg|                                                                                                    ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                          ; work                ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microarquiteturaGp3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                        ; work                ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------+
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                         ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                         ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1l91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; microarquiteturaGp3_nios2_qsys_0_ociram_default_contents.mif ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_t7i1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; microarquiteturaGp3_nios2_qsys_0_rf_ram_a.mif                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_u7i1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; microarquiteturaGp3_nios2_qsys_0_rf_ram_b.mif                ;
; microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_r9e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; microarquiteturaGp3_onchip_memory2_0.hex                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------+-------------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version     ; Release Date ; License Type ; Entity Instance                                                                                                                                                       ; IP Include File                                              ;
+--------+------------------------------------+-------------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Altera ; Qsys                               ; 13.0sp1     ; N/A          ; N/A          ; |microarquiteturaGp3                                                                                                                                                  ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_router               ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_addr_router:addr_router                                                                                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_addr_router:addr_router|microarquiteturaGp3_addr_router_default_decode:the_default_decode                                    ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_router               ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_addr_router:addr_router_001                                                                                                  ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_addr_router:addr_router_001|microarquiteturaGp3_addr_router_default_decode:the_default_decode                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_avalon_pio                  ; 13.0.1.99.2 ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_buttons:buttons                                                                                                              ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_translator:buttons_s1_translator                                                                                             ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent                                                                   ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                     ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                              ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux                                                                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux_001                                                                                            ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux                                                                                                    ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                       ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                   ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                   ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003                                                                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                   ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004                                                                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb                                                                   ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_router               ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_id_router:id_router                                                                                                          ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_id_router:id_router|microarquiteturaGp3_id_router_default_decode:the_default_decode                                          ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_router               ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_id_router:id_router_001                                                                                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_id_router:id_router_001|microarquiteturaGp3_id_router_default_decode:the_default_decode                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_router               ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_id_router:id_router_002                                                                                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_id_router:id_router_002|microarquiteturaGp3_id_router_default_decode:the_default_decode                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_router               ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_id_router:id_router_003                                                                                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_id_router:id_router_003|microarquiteturaGp3_id_router_default_decode:the_default_decode                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_router               ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_id_router:id_router_004                                                                                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_id_router:id_router_004|microarquiteturaGp3_id_router_default_decode:the_default_decode                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_irq_mapper                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_irq_mapper:irq_mapper                                                                                                        ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 13.0.1.99.2 ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0                                                                                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                          ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor  ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                           ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|init_lcd:lcd_custom_instruction_0                                                                                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_avalon_pio                  ; 13.0.1.99.2 ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_leds:leds                                                                                                                    ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_translator:leds_s1_translator                                                                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent                                                                      ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                        ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                 ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0                                                                                                    ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_customins_slave_translator  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0                                                 ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_customins_xconnect          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect                  ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_customins_master_translator ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator                                                             ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                              ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                   ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                       ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                            ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                         ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                               ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1.99.2 ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0                                                                                            ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                    ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                          ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor            ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                     ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux                                                                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_001                                                                                            ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_002                                                                                            ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_003                                                                                            ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_004                                                                                            ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux                                                                                                    ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                       ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                   ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_reset_controller            ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_reset_controller:rst_controller                                                                                                           ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.0        ; N/A          ; N/A          ; |microarquiteturaGp3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                ; microarquiteturaGp3/synthesis/../../microarquiteturaGp3.qsys ;
+--------+------------------------------------+-------------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |microarquiteturaGp3|init_lcd:lcd_custom_instruction_0|state ;
+------------------+------------------+-----------------+----------------------+
; Name             ; state.busy_state ; state.end_state ; state.idle_state     ;
+------------------+------------------+-----------------+----------------------+
; state.idle_state ; 0                ; 0               ; 0                    ;
; state.busy_state ; 1                ; 0               ; 1                    ;
; state.end_state  ; 0                ; 1               ; 1                    ;
+------------------+------------------+-----------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|locked[0,1]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5..31]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_buttons:buttons|readdata[4..31]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1..31]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1..31]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_im:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_im:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_xbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..31]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                           ; Merged with altera_merlin_slave_translator:buttons_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_translator:buttons_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                ; Merged with altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                   ;
; altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                   ; Merged with altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                             ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                             ; Merged with altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                         ;
; altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                         ; Merged with altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                ;
; altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                ; Merged with altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                            ;
; altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                            ; Merged with altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                       ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                                                 ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                                 ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                                 ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                                 ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                                 ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                                 ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                                 ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                                 ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                                 ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                                 ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                                 ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                                 ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                                 ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                                 ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                                 ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                                 ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                                 ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                                ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                             ;
; init_lcd:lcd_custom_instruction_0|result[2..31]                                                                                                                                                                                                                                                                                                                                                ; Merged with init_lcd:lcd_custom_instruction_0|result[1]                                                                                                                                                                                                                                                                                                                                                    ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom_multi                                                                                                                                                                                                                                                                                                                              ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                              ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                               ; Merged with altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                               ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                    ;
; altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                     ; Merged with altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                 ;
; altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                  ; Merged with altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                  ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                        ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                         ; Merged with altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                             ;
; altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                              ; Merged with altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; init_lcd:lcd_custom_instruction_0|result[1]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_break:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_break:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                             ; Merged with altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                                                                                                                          ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|share_count[0]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 380                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                 ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_break:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                               ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                  ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                              ;
; microarquiteturaGp3_buttons:buttons|readdata[25]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[24]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[23]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[22]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[21]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[20]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[19]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[17]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[16]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[15]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[14]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[13]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[12]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[11]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[10]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[9]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[8]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[7]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[6]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[5]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[4]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[31]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                                       ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_break:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[30]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[29]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[28]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[27]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_buttons:buttons|readdata[26]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 979   ;
; Number of registers using Synchronous Clear  ; 87    ;
; Number of registers using Synchronous Load   ; 150   ;
; Number of registers using Asynchronous Clear ; 608   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 450   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                              ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                              ; 542     ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                           ; 6       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                     ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                          ; 33      ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                       ; 14      ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                     ; 5       ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                   ; 9       ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                       ; 11      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                  ; 1       ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                              ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; 1       ;
; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                           ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                      ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                   ; 3       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                        ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |microarquiteturaGp3|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|D_iw[29]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|E_src1[23]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|E_src1[6]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|E_src2[8]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |microarquiteturaGp3|altera_merlin_slave_translator:buttons_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|readdata[3]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|E_src2[30]                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|MonDReg[19]                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|MonDReg[1]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|d_writedata[28]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |microarquiteturaGp3|init_lcd:lcd_custom_instruction_0|data_out[2]                                                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|sr[17] ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|F_pc[8]                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|MonAReg[10]                                                                                                                                        ;
; 6:1                ; 18 bits   ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_break:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_break|break_readreg[24]                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |microarquiteturaGp3|microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |microarquiteturaGp3|init_lcd:lcd_custom_instruction_0|counter[13]                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|E_logic_result[6]                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |microarquiteturaGp3|microarquiteturaGp3_addr_router:addr_router|src_channel[1]                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |microarquiteturaGp3|microarquiteturaGp3_addr_router:addr_router_001|src_channel[1]                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[26]                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |microarquiteturaGp3|microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |microarquiteturaGp3|init_lcd:lcd_custom_instruction_0|state                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_t7i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_u7i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1l91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_r9e1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------+
; Assignment      ; Value ; From ; To                                          ;
+-----------------+-------+------+---------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                       ;
+-----------------+-------+------+---------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------+
; Assignment      ; Value ; From ; To                                          ;
+-----------------+-------+------+---------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                       ;
+-----------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------+
; Assignment      ; Value ; From ; To                                          ;
+-----------------+-------+------+---------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                       ;
+-----------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_003 ;
+-----------------+-------+------+---------------------------------------------+
; Assignment      ; Value ; From ; To                                          ;
+-----------------+-------+------+---------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                       ;
+-----------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux_004 ;
+-----------------+-------+------+---------------------------------------------+
; Assignment      ; Value ; From ; To                                          ;
+-----------------+-------+------+---------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                       ;
+-----------------+-------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                         ; Type                                                                                                                               ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; microarquiteturaGp3_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                                             ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                                     ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                                                                                                                  ;
; WIDTH_A                            ; 32                                            ; Signed Integer                                                                                                                           ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer                                                                                                                           ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                  ;
; WIDTH_B                            ; 32                                            ; Signed Integer                                                                                                                           ;
; WIDTHAD_B                          ; 5                                             ; Signed Integer                                                                                                                           ;
; NUMWORDS_B                         ; 32                                            ; Signed Integer                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                        ; Untyped                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                  ;
; INIT_FILE                          ; microarquiteturaGp3_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_t7i1                               ; Untyped                                                                                                                                  ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                         ; Type                                                                                                                               ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; microarquiteturaGp3_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                                             ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                                     ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                                                                                                                  ;
; WIDTH_A                            ; 32                                            ; Signed Integer                                                                                                                           ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer                                                                                                                           ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                  ;
; WIDTH_B                            ; 32                                            ; Signed Integer                                                                                                                           ;
; WIDTHAD_B                          ; 5                                             ; Signed Integer                                                                                                                           ;
; NUMWORDS_B                         ; 32                                            ; Signed Integer                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                        ; Untyped                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                  ;
; INIT_FILE                          ; microarquiteturaGp3_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u7i1                               ; Untyped                                                                                                                                  ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram ;
+----------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                        ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; microarquiteturaGp3_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                                                                                    ;
+----------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                        ; Type                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                                                  ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                                                           ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                                                            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                                                          ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                                                            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                                                            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                                                            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                                            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                                                            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; microarquiteturaGp3_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped                                                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_1l91                                              ; Untyped                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------------------+----------------------------------------+
; Parameter Name ; Value                                    ; Type                                   ;
+----------------+------------------------------------------+----------------------------------------+
; INIT_FILE      ; microarquiteturaGp3_onchip_memory2_0.hex ; String                                 ;
+----------------+------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                         ;
+------------------------------------+------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped                                      ;
; WIDTH_A                            ; 32                                       ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                                       ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                                     ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                      ;
; WIDTH_B                            ; 1                                        ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                                        ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                      ;
; INIT_FILE                          ; microarquiteturaGp3_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 1024                                     ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_r9e1                          ; Untyped                                      ;
+------------------------------------+------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: init_lcd:lcd_custom_instruction_0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; idle_state     ; 000   ; Unsigned Binary                                       ;
; busy_state     ; 001   ; Unsigned Binary                                       ;
; end_state      ; 011   ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                              ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 1     ; Signed Integer                                                                                    ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 8     ; Signed Integer                                                                                                     ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                     ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                             ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                               ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:buttons_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                     ;
+--------------------------------+-------+----------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                           ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                           ;
+--------------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                  ;
+--------------------------------+-------+-------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                        ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                        ;
+--------------------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                          ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                          ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                          ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                          ;
; ADDR_W                    ; 14    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                       ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                       ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                       ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                       ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                       ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                       ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                       ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                       ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                       ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                       ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                       ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                       ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                       ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                       ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                       ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                       ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                       ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                       ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                       ;
; ADDR_W                    ; 14    ; Signed Integer                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                       ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                  ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                  ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_addr_router:addr_router|microarquiteturaGp3_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_addr_router:addr_router_001|microarquiteturaGp3_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                    ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_id_router:id_router|microarquiteturaGp3_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_id_router:id_router_001|microarquiteturaGp3_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_id_router:id_router_002|microarquiteturaGp3_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_id_router:id_router_003|microarquiteturaGp3_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_id_router:id_router_004|microarquiteturaGp3_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------+
; Parameter Name          ; Value    ; Type                                           ;
+-------------------------+----------+------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                 ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                 ;
+-------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                           ;
; SCHEME         ; round-robin ; String                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                               ;
; SCHEME         ; round-robin ; String                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                               ;
; SCHEME         ; round-robin ; String                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                               ;
; SCHEME         ; round-robin ; String                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                               ;
; SCHEME         ; round-robin ; String                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                ;
; SCHEME         ; no-arb ; String                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                              ;
; Entity Instance            ; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                             ;
; Entity Instance            ; microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------+
; Port       ; Type  ; Severity ; Details                            ;
+------------+-------+----------+------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                       ;
+------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_id_router:id_router|microarquiteturaGp3_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_addr_router:addr_router|microarquiteturaGp3_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                   ;
+-------------------------+--------+----------+-----------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:buttons_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:buttons_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                              ;
+--------------------------+--------+----------+------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                               ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                         ;
+--------------------------+--------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:leds_s1_translator" ;
+--------------------------+--------+----------+--------------------------------+
; Port                     ; Type   ; Severity ; Details                        ;
+--------------------------+--------+----------+--------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected         ;
; av_response              ; Input  ; Info     ; Stuck at GND                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                   ;
+--------------------------+--------+----------+--------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:buttons_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------+
; Port                     ; Type   ; Severity ; Details                           ;
+--------------------------+--------+----------+-----------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected            ;
; av_read                  ; Output ; Info     ; Explicitly unconnected            ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected            ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected            ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected            ;
; av_response              ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                      ;
+--------------------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                    ;
+--------------------------+--------+----------+--------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                               ;
+--------------------------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                               ;
+--------------------------+--------+----------+-------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                          ;
+--------------------------+--------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                          ;
+--------------------------+--------+----------+--------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                     ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                     ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                     ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                     ;
; av_response              ; Output ; Info     ; Explicitly unconnected                           ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                           ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                           ;
+--------------------------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                            ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                            ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                            ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                            ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                            ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                            ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                            ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                            ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                            ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                            ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                            ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                            ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                  ;
+--------------------------+--------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ci_master_n        ; Output ; Info     ; Explicitly unconnected                                                              ;
; ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                              ;
; ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                              ;
; ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                              ;
; ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                              ;
; ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                              ;
; ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                              ;
; ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                              ;
; ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                              ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                               ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator" ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                             ;
; ci_slave_multi_dataa    ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_datab    ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_result   ; Output ; Info     ; Explicitly unconnected                                             ;
; ci_slave_multi_n        ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_readra   ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_readrb   ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_writerc  ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_a        ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_b        ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_c        ; Input  ; Info     ; Stuck at GND                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic"                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_jtag_uart_0:jtag_uart_0"                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_pib:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifowp_inc:microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dtrace:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dtrace|microarquiteturaGp3_nios2_qsys_0_nios2_oci_td_mode:microarquiteturaGp3_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_itrace:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_xbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_test_bench:the_microarquiteturaGp3_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                          ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0"                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; W_ci_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 25 17:25:21 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microarquiteturaGp3 -c microarquiteturaGp3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/microarquiteturaGp3.v
    Info (12023): Found entity 1: microarquiteturaGp3
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_irq_mapper.sv
    Info (12023): Found entity 1: microarquiteturaGp3_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_rsp_xbar_mux.sv
    Info (12023): Found entity 1: microarquiteturaGp3_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_rsp_xbar_demux.sv
    Info (12023): Found entity 1: microarquiteturaGp3_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_cmd_xbar_mux.sv
    Info (12023): Found entity 1: microarquiteturaGp3_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_cmd_xbar_demux.sv
    Info (12023): Found entity 1: microarquiteturaGp3_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_id_router.sv
    Info (12023): Found entity 1: microarquiteturaGp3_id_router_default_decode
    Info (12023): Found entity 2: microarquiteturaGp3_id_router
Info (12021): Found 2 design units, including 2 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_addr_router.sv
    Info (12023): Found entity 1: microarquiteturaGp3_addr_router_default_decode
    Info (12023): Found entity 2: microarquiteturaGp3_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/init_lcd.v
    Info (12023): Found entity 1: init_lcd
Info (12021): Found 5 design units, including 5 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_jtag_uart_0.v
    Info (12023): Found entity 1: microarquiteturaGp3_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: microarquiteturaGp3_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: microarquiteturaGp3_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: microarquiteturaGp3_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: microarquiteturaGp3_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_leds.v
    Info (12023): Found entity 1: microarquiteturaGp3_leds
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_buttons.v
    Info (12023): Found entity 1: microarquiteturaGp3_buttons
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_onchip_memory2_0.v
    Info (12023): Found entity 1: microarquiteturaGp3_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: microarquiteturaGp3_nios2_qsys_0_oci_test_bench
Info (12021): Found 21 design units, including 21 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0.v
    Info (12023): Found entity 1: microarquiteturaGp3_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: microarquiteturaGp3_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: microarquiteturaGp3_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: microarquiteturaGp3_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: microarquiteturaGp3_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: microarquiteturaGp3_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: microarquiteturaGp3_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: microarquiteturaGp3_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: microarquiteturaGp3_nios2_qsys_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: microarquiteturaGp3_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: microarquiteturaGp3_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: microarquiteturaGp3_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: microarquiteturaGp3_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: microarquiteturaGp3_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file microarquiteturaGp3/synthesis/submodules/microarquiteturaGp3_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: microarquiteturaGp3_nios2_qsys_0_test_bench
Info (12127): Elaborating entity "microarquiteturaGp3" for the top level hierarchy
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_test_bench" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_test_bench:the_microarquiteturaGp3_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_register_bank_a_module" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "microarquiteturaGp3_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t7i1.tdf
    Info (12023): Found entity 1: altsyncram_t7i1
Info (12128): Elaborating entity "altsyncram_t7i1" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_a_module:microarquiteturaGp3_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_t7i1:auto_generated"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_register_bank_b_module" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "microarquiteturaGp3_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u7i1.tdf
    Info (12023): Found entity 1: altsyncram_u7i1
Info (12128): Elaborating entity "altsyncram_u7i1" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_register_bank_b_module:microarquiteturaGp3_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_u7i1:auto_generated"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_ocimem" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "microarquiteturaGp3_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l91.tdf
    Info (12023): Found entity 1: altsyncram_1l91
Info (12128): Elaborating entity "altsyncram_1l91" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_ocimem:the_microarquiteturaGp3_nios2_qsys_0_nios2_ocimem|microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram_module:microarquiteturaGp3_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1l91:auto_generated"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg:the_microarquiteturaGp3_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_break" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_break:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_xbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_itrace" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_itrace:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dtrace:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_dtrace:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_dtrace|microarquiteturaGp3_nios2_qsys_0_nios2_oci_td_mode:microarquiteturaGp3_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_compute_tm_count" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo|microarquiteturaGp3_nios2_qsys_0_nios2_oci_compute_tm_count:microarquiteturaGp3_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifowp_inc" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifowp_inc:microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifocount_inc" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifocount_inc:microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_oci_test_bench" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_fifo|microarquiteturaGp3_nios2_qsys_0_oci_test_bench:the_microarquiteturaGp3_nios2_qsys_0_oci_test_bench"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_pib" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_pib:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_nios2_oci_im" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_nios2_oci_im:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "microarquiteturaGp3_nios2_qsys_0:nios2_qsys_0|microarquiteturaGp3_nios2_qsys_0_nios2_oci:the_microarquiteturaGp3_nios2_qsys_0_nios2_oci|microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper:the_microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:microarquiteturaGp3_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "microarquiteturaGp3_onchip_memory2_0" for hierarchy "microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "microarquiteturaGp3_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r9e1.tdf
    Info (12023): Found entity 1: altsyncram_r9e1
Info (12128): Elaborating entity "altsyncram_r9e1" for hierarchy "microarquiteturaGp3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_r9e1:auto_generated"
Info (12128): Elaborating entity "microarquiteturaGp3_buttons" for hierarchy "microarquiteturaGp3_buttons:buttons"
Info (12128): Elaborating entity "microarquiteturaGp3_leds" for hierarchy "microarquiteturaGp3_leds:leds"
Info (12128): Elaborating entity "microarquiteturaGp3_jtag_uart_0" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "microarquiteturaGp3_jtag_uart_0_scfifo_w" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_w:the_microarquiteturaGp3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "microarquiteturaGp3_jtag_uart_0_scfifo_r" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|microarquiteturaGp3_jtag_uart_0_scfifo_r:the_microarquiteturaGp3_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "microarquiteturaGp3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:microarquiteturaGp3_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "init_lcd" for hierarchy "init_lcd:lcd_custom_instruction_0"
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator"
Warning (10034): Output port "ci_slave_multi_result" at altera_customins_master_translator.v(50) has no driver
Info (12128): Elaborating entity "microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect" for hierarchy "microarquiteturaGp3_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect"
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(123): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(129): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:buttons_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "microarquiteturaGp3_addr_router" for hierarchy "microarquiteturaGp3_addr_router:addr_router"
Info (12128): Elaborating entity "microarquiteturaGp3_addr_router_default_decode" for hierarchy "microarquiteturaGp3_addr_router:addr_router|microarquiteturaGp3_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "microarquiteturaGp3_id_router" for hierarchy "microarquiteturaGp3_id_router:id_router"
Info (12128): Elaborating entity "microarquiteturaGp3_id_router_default_decode" for hierarchy "microarquiteturaGp3_id_router:id_router|microarquiteturaGp3_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "microarquiteturaGp3_cmd_xbar_demux" for hierarchy "microarquiteturaGp3_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "microarquiteturaGp3_cmd_xbar_mux" for hierarchy "microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "microarquiteturaGp3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "microarquiteturaGp3_rsp_xbar_demux" for hierarchy "microarquiteturaGp3_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "microarquiteturaGp3_rsp_xbar_mux" for hierarchy "microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "microarquiteturaGp3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "microarquiteturaGp3_irq_mapper" for hierarchy "microarquiteturaGp3_irq_mapper:irq_mapper"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_read_write" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/aluno/Documentos/microarquiteturaGp3/output_files/microarquiteturaGp3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2092 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 1921 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 406 megabytes
    Info: Processing ended: Tue Jun 25 17:25:58 2019
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/aluno/Documentos/microarquiteturaGp3/output_files/microarquiteturaGp3.map.smsg.


