//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.3.7
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================

//==============================================================================
//
// Module: A ()
//
module A // "a"
(
    input logic clk
);

// SystemC signals
logic rstn;
logic signed [31:0] s;

//------------------------------------------------------------------------------
// Clocked THREAD: record_arr_reg (test_reg_arr_cthread.cpp:28:5) 

// Thread-local variables
logic signed [31:0] r_sin[2];
logic signed [31:0] r_sin_next[2];
logic signed [31:0] r_cos[2];
logic signed [31:0] r_cos_next[2];
logic record_arr_reg_PROC_STATE;
logic record_arr_reg_PROC_STATE_next;

// Next-state combinational logic
always_comb begin : record_arr_reg_comb     // test_reg_arr_cthread.cpp:28:5
    record_arr_reg_func;
end
function void record_arr_reg_func;
    integer i;
    integer b;
    r_cos_next = r_cos;
    r_sin_next = r_sin;
    record_arr_reg_PROC_STATE_next = record_arr_reg_PROC_STATE;
    
    case (record_arr_reg_PROC_STATE)
        0: begin
            i = s;
            b = r_sin_next[i];
            record_arr_reg_PROC_STATE_next = 1; return;    // test_reg_arr_cthread.cpp:36:13;
        end
        1: begin
            r_sin_next[1] = 3;
            i = s;
            b = r_sin_next[i];
            record_arr_reg_PROC_STATE_next = 1; return;    // test_reg_arr_cthread.cpp:36:13;
        end
    endcase
endfunction

// Syncrhonous register update
always_ff @(posedge clk or negedge rstn) 
begin : record_arr_reg_ff
    if ( ~rstn ) begin
        record_arr_reg_PROC_STATE <= 0;    // test_reg_arr_cthread.cpp:31:9;
    end
    else begin
        r_sin <= r_sin_next;
        r_cos <= r_cos_next;
        record_arr_reg_PROC_STATE <= record_arr_reg_PROC_STATE_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: record_arr_glob_reg (test_reg_arr_cthread.cpp:44:5) 

// Thread-local variables
logic signed [31:0] gra_sin[2];
logic signed [31:0] gra_sin_next[2];
logic signed [31:0] gra_cos[2];
logic signed [31:0] gra_cos_next[2];
logic record_arr_glob_reg_PROC_STATE;
logic record_arr_glob_reg_PROC_STATE_next;

// Next-state combinational logic
always_comb begin : record_arr_glob_reg_comb     // test_reg_arr_cthread.cpp:44:5
    record_arr_glob_reg_func;
end
function void record_arr_glob_reg_func;
    integer b;
    gra_cos_next = gra_cos;
    gra_sin_next = gra_sin;
    record_arr_glob_reg_PROC_STATE_next = record_arr_glob_reg_PROC_STATE;
    
    case (record_arr_glob_reg_PROC_STATE)
        0: begin
            gra_sin_next[0] = 1;
            record_arr_glob_reg_PROC_STATE_next = 1; return;    // test_reg_arr_cthread.cpp:49:13;
        end
        1: begin
            b = gra_sin_next[0];
            gra_sin_next[0] = 1;
            record_arr_glob_reg_PROC_STATE_next = 1; return;    // test_reg_arr_cthread.cpp:49:13;
        end
    endcase
endfunction

// Syncrhonous register update
always_ff @(posedge clk or negedge rstn) 
begin : record_arr_glob_reg_ff
    if ( ~rstn ) begin
        record_arr_glob_reg_PROC_STATE <= 0;    // test_reg_arr_cthread.cpp:45:9;
    end
    else begin
        gra_sin <= gra_sin_next;
        gra_cos <= gra_cos_next;
        record_arr_glob_reg_PROC_STATE <= record_arr_glob_reg_PROC_STATE_next;
    end
end

endmodule


