{
  "creator": "Yosys 0.44+4 (git sha1 77b2ae2e3, x86_64-w64-mingw32-g++ 13.2.1 -O3)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$4051": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000000111111": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000111111"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$4051": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000111111",
            "T_FALL_MIN": "00000000000000000000000000111111",
            "T_FALL_TYP": "00000000000000000000000000111111",
            "T_RISE_MAX": "00000000000000000000000000111111",
            "T_RISE_MIN": "00000000000000000000000000111111",
            "T_RISE_TYP": "00000000000000000000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000001001000000": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000001001000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$4051": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001000000",
            "T_FALL_MIN": "00000000000000000000001001000000",
            "T_FALL_TYP": "00000000000000000000001001000000",
            "T_RISE_MAX": "00000000000000000000001001000000",
            "T_RISE_MIN": "00000000000000000000001001000000",
            "T_RISE_TYP": "00000000000000000000001001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod\\ALU\\ALU_MODE=s32'00000000000000000000000000000010": {
      "attributes": {
        "hdlname": "ALU",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:879.1-962.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000010"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:884.24-884.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:881.7-881.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:882.7-882.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:883.7-883.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:885.8-885.11"
          }
        }
      }
    },
    "ADC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1681.1-1682.10"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "ALU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:879.1-962.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:884.24-884.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:881.7-881.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:882.7-882.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:883.7-883.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:885.8-885.11"
          }
        }
      }
    },
    "ALU54D": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1333.1-1351.10"
      },
      "parameter_default_values": {
        "ACCLOAD_REG": "0",
        "ALUD_MODE": "00000000000000000000000000000000",
        "ALU_RESET_MODE": "SYNC",
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "B_ADD_SUB": "0",
        "C_ADD_SUB": "0",
        "OUT_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "ACCLOAD": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "CASI": {
          "direction": "input",
          "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ]
        },
        "CASO": {
          "direction": "output",
          "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1334.14-1334.15"
          }
        },
        "ACCLOAD": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1336.7-1336.14"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1335.7-1335.12"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1334.17-1334.18"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1335.13-1335.18"
          }
        },
        "CASI": {
          "hide_name": 0,
          "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1337.14-1337.18"
          }
        },
        "CASO": {
          "hide_name": 0,
          "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1340.15-1340.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1338.12-1338.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1338.7-1338.10"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1339.15-1339.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1338.16-1338.21"
          }
        }
      }
    },
    "BANDGAP": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:875.1-876.10"
      },
      "ports": {
        "BGEN": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BGEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:875.23-875.27"
          }
        }
      }
    },
    "BUFG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1353.1-1356.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1355.7-1355.8"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1354.8-1354.9"
          }
        }
      }
    },
    "BUFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1359.1-1362.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1361.7-1361.8"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1360.8-1360.9"
          }
        }
      }
    },
    "CLKDIV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1474.1-1481.10"
      },
      "parameter_default_values": {
        "DIV_MODE": "2",
        "GSREN": "false"
      },
      "ports": {
        "HCLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RESETN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1477.7-1477.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1478.8-1478.14"
          }
        },
        "HCLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1475.7-1475.13"
          }
        },
        "RESETN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1476.7-1476.13"
          }
        }
      }
    },
    "CLKDIV2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1684.1-1688.10"
      },
      "parameter_default_values": {
        "GSREN": "false"
      },
      "ports": {
        "HCLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RESETN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1687.8-1687.14"
          }
        },
        "HCLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1686.7-1686.13"
          }
        },
        "RESETN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1686.15-1686.21"
          }
        }
      }
    },
    "CLKDIVG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1986.1-1993.10"
      },
      "parameter_default_values": {
        "DIV_MODE": "2",
        "GSREN": "false"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RESETN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1989.7-1989.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1987.7-1987.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1990.8-1990.14"
          }
        },
        "RESETN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1988.7-1988.13"
          }
        }
      }
    },
    "DCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1690.1-1695.10"
      },
      "parameter_default_values": {
        "DCC_EN": "1"
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1692.7-1692.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1691.8-1691.14"
          }
        }
      }
    },
    "DCCG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1914.1-1919.10"
      },
      "parameter_default_values": {
        "DCC_MODE": "00"
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1916.7-1916.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1915.8-1915.14"
          }
        }
      }
    },
    "DCS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1910.1-1915.10"
      },
      "parameter_default_values": {
        "DCS_MODE": "RISING"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLKSEL": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "SELFORCE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1911.7-1911.11"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1911.13-1911.17"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1911.19-1911.23"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1911.25-1911.29"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1913.8-1913.14"
          }
        },
        "CLKSEL": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1912.13-1912.19"
          }
        },
        "SELFORCE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1911.31-1911.39"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_bypass": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_bypass": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_bypass": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DHCEN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1483.1-1486.10"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1484.13-1484.15"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1484.7-1484.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1485.8-1485.14"
          }
        }
      }
    },
    "DHCENC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1697.1-1700.10"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTN": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1698.14-1698.16"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1698.7-1698.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1699.8-1699.14"
          }
        },
        "CLKOUTN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1699.16-1699.23"
          }
        }
      }
    },
    "DL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:79.1-83.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:80.7-80.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:80.10-80.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:81.8-81.9"
          }
        }
      }
    },
    "DLC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:93.1-97.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:94.13-94.18"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:94.7-94.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:94.10-94.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:95.8-95.9"
          }
        }
      }
    },
    "DLCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:100.1-104.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:101.20-101.22"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:101.13-101.18"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:101.7-101.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:101.10-101.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:102.8-102.9"
          }
        }
      }
    },
    "DLE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:86.1-90.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:87.13-87.15"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:87.7-87.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:87.10-87.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:88.8-88.9"
          }
        }
      }
    },
    "DLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1488.1-1499.10"
      },
      "parameter_default_values": {
        "CODESCAL": "000 ",
        "DIV_SEL": "0",
        "DLL_FORCE": "00000000000000000000000000000000",
        "SCAL_EN": "true"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UPDNCNTL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "STEP": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1489.7-1489.12"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1494.8-1494.12"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1492.7-1492.12"
          }
        },
        "STEP": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1493.13-1493.17"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1490.7-1490.11"
          }
        },
        "UPDNCNTL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1491.7-1491.15"
          }
        }
      }
    },
    "DLLDLY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1501.1-1510.10"
      },
      "parameter_default_values": {
        "DLL_INSEL": "1",
        "DLY_ADJ": "00000000000000000000000000000000",
        "DLY_SIGN": "0"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DLLSTEP": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "DIR": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "FLAG": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1502.7-1502.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1505.8-1505.14"
          }
        },
        "DIR": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1504.7-1504.10"
          }
        },
        "DLLSTEP": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1503.13-1503.20"
          }
        },
        "FLAG": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1506.8-1506.12"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1504.11-1504.16"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1504.17-1504.21"
          }
        }
      }
    },
    "DLN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:121.1-125.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:122.7-122.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:122.10-122.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:123.8-123.9"
          }
        }
      }
    },
    "DLNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:135.1-139.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:136.13-136.18"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:136.7-136.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:136.10-136.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:137.8-137.9"
          }
        }
      }
    },
    "DLNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:142.1-146.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:143.20-143.22"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:143.13-143.18"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:143.7-143.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:143.10-143.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:144.8-144.9"
          }
        }
      }
    },
    "DLNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:128.1-132.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:129.13-129.15"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:129.7-129.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:129.10-129.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:130.8-130.9"
          }
        }
      }
    },
    "DLNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:149.1-153.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:150.7-150.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:150.10-150.11"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:150.13-150.19"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:151.8-151.9"
          }
        }
      }
    },
    "DLNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:156.1-160.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:157.21-157.23"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:157.7-157.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:157.10-157.11"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:157.13-157.19"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:158.8-158.9"
          }
        }
      }
    },
    "DLP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:107.1-111.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:108.7-108.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:108.10-108.11"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:108.13-108.19"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:109.8-109.9"
          }
        }
      }
    },
    "DLPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:114.1-118.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:115.21-115.23"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:115.7-115.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:115.10-115.11"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:115.13-115.19"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:116.8-116.9"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1589.1-1674.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1667.14-1667.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1667.19-1667.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1666.13-1666.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1670.7-1670.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1670.12-1670.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1669.7-1669.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1669.13-1669.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1665.14-1665.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1665.19-1665.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1664.15-1664.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1664.20-1664.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1671.7-1671.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1671.13-1671.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1672.7-1672.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1672.15-1672.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1668.7-1668.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1668.13-1668.17"
          }
        }
      }
    },
    "DPB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:984.1-1066.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL_0": "000",
        "BLK_SEL_1": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ]
        },
        "BLKSELA": {
          "direction": "input",
          "bits": [ 40, 41, 42 ]
        },
        "BLKSELB": {
          "direction": "input",
          "bits": [ 43, 44, 45 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        },
        "DOA": {
          "direction": "output",
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1062.14-1062.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1062.19-1062.22"
          }
        },
        "BLKSELA": {
          "hide_name": 0,
          "bits": [ 40, 41, 42 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1063.13-1063.20"
          }
        },
        "BLKSELB": {
          "hide_name": 0,
          "bits": [ 43, 44, 45 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1063.22-1063.29"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1058.13-1058.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1058.24-1058.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1058.7-1058.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1058.18-1058.22"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1064.14-1064.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1064.19-1064.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1065.15-1065.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1065.20-1065.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1059.7-1059.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1059.13-1059.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1060.7-1060.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1060.15-1060.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1061.7-1061.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1061.13-1061.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1677.1-1762.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1755.14-1755.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1755.19-1755.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1754.13-1754.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1758.7-1758.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1758.12-1758.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1757.7-1757.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1757.13-1757.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1753.14-1753.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1753.19-1753.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1752.15-1752.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1752.20-1752.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1759.7-1759.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1759.13-1759.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1760.7-1760.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1760.15-1760.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1756.7-1756.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1756.13-1756.17"
          }
        }
      }
    },
    "DPX9B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1069.1-1151.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL_0": "000",
        "BLK_SEL_1": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ]
        },
        "BLKSELA": {
          "direction": "input",
          "bits": [ 76, 77, 78 ]
        },
        "BLKSELB": {
          "direction": "input",
          "bits": [ 79, 80, 81 ]
        },
        "DOA": {
          "direction": "output",
          "bits": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1147.14-1147.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1147.19-1147.22"
          }
        },
        "BLKSELA": {
          "hide_name": 0,
          "bits": [ 76, 77, 78 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1149.13-1149.20"
          }
        },
        "BLKSELB": {
          "hide_name": 0,
          "bits": [ 79, 80, 81 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1149.22-1149.29"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1143.13-1143.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1143.24-1143.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1143.7-1143.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1143.18-1143.22"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1148.14-1148.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1148.19-1148.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1150.15-1150.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1150.20-1150.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1144.7-1144.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1144.13-1144.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1145.7-1145.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1145.15-1145.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1146.7-1146.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1146.13-1146.17"
          }
        }
      }
    },
    "DQCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1567.1-1571.10"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1569.7-1569.9"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1568.7-1568.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1570.8-1570.14"
          }
        }
      }
    },
    "ELVDS_IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1422.1-1425.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1424.8-1424.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1424.11-1424.13"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1423.8-1423.9"
          }
        }
      }
    },
    "ELVDS_IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1432.1-1436.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "IOB": {
          "direction": "inout",
          "bits": [ 4 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1435.7-1435.8"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1434.7-1434.9"
          }
        },
        "IOB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1434.11-1434.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1433.10-1433.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1435.10-1435.13"
          }
        }
      }
    },
    "ELVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "ELVDS_TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1427.1-1430.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1429.8-1429.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1428.8-1428.9"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1428.11-1428.13"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1429.11-1429.14"
          }
        }
      }
    },
    "EMCU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1702.1-1703.10"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "FLASH128K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1573.1-1599.10"
      },
      "parameter_default_values": {
        "IDLE": "0000",
        "MASE_S1": "1011",
        "MASE_S2": "1100",
        "MASE_S3": "1101",
        "MASE_S4": "1110",
        "PROG_S1": "0011",
        "PROG_S2": "0100",
        "PROG_S3": "0101",
        "PROG_S4": "0110",
        "READ_S1": "0001",
        "READ_S2": "0010",
        "SERA_S1": "0111",
        "SERA_S2": "1000",
        "SERA_S3": "1001",
        "SERA_S4": "1010"
      },
      "ports": {
        "DIN": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "ADDR": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ]
        },
        "CS": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "AE": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "OE": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "SERA": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASE": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "IFREN": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "RESETN": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "TBIT": {
          "direction": "output",
          "bits": [ 91 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDR": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1575.14-1575.18"
          }
        },
        "AE": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1576.10-1576.12"
          }
        },
        "CS": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1576.7-1576.9"
          }
        },
        "DIN": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1574.14-1574.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1582.15-1582.19"
          }
        },
        "IFREN": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1580.7-1580.12"
          }
        },
        "MASE": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1578.19-1578.23"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1579.7-1579.12"
          }
        },
        "OE": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1576.13-1576.15"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1577.7-1577.11"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1578.7-1578.11"
          }
        },
        "RESETN": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1581.7-1581.13"
          }
        },
        "SERA": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1578.13-1578.17"
          }
        },
        "TBIT": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1583.8-1583.12"
          }
        }
      }
    },
    "FLASH256K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1523.1-1543.10"
      },
      "parameter_default_values": {
        "ERA_S1": "0001",
        "ERA_S2": "0010",
        "ERA_S3": "0011",
        "ERA_S4": "0100",
        "ERA_S5": "0101",
        "IDLE": "0000",
        "PRO_S1": "0110",
        "PRO_S2": "0111",
        "PRO_S3": "1000",
        "PRO_S4": "1001",
        "PRO_S5": "1010",
        "RD_S1": "1011",
        "RD_S2": "1100"
      },
      "ports": {
        "XADR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ]
        },
        "YADR": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "XE": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "YE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "ERASE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DIN": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1528.14-1528.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1529.19-1529.23"
          }
        },
        "ERASE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1527.7-1527.12"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1527.18-1527.23"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1527.13-1527.17"
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1526.13-1526.15"
          }
        },
        "XADR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1524.11-1524.15"
          }
        },
        "XE": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1526.7-1526.9"
          }
        },
        "YADR": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1525.11-1525.15"
          }
        },
        "YE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1526.10-1526.12"
          }
        }
      }
    },
    "FLASH608K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1545.1-1565.10"
      },
      "parameter_default_values": {
        "ERA_S1": "0001",
        "ERA_S2": "0010",
        "ERA_S3": "0011",
        "ERA_S4": "0100",
        "ERA_S5": "0101",
        "IDLE": "0000",
        "PRO_S1": "0110",
        "PRO_S2": "0111",
        "PRO_S3": "1000",
        "PRO_S4": "1001",
        "PRO_S5": "1010",
        "RD_S1": "1011",
        "RD_S2": "1100"
      },
      "ports": {
        "XADR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "YADR": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16 ]
        },
        "XE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "YE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ERASE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DIN": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1550.14-1550.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1551.19-1551.23"
          }
        },
        "ERASE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1549.7-1549.12"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1549.18-1549.23"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1549.13-1549.17"
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1548.13-1548.15"
          }
        },
        "XADR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1546.11-1546.15"
          }
        },
        "XE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1548.7-1548.9"
          }
        },
        "YADR": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1547.11-1547.15"
          }
        },
        "YE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1548.10-1548.12"
          }
        }
      }
    },
    "FLASH64K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1705.1-1726.10"
      },
      "parameter_default_values": {
        "ERA_S1": "0001",
        "ERA_S2": "0010",
        "ERA_S3": "0011",
        "ERA_S4": "0100",
        "ERA_S5": "0101",
        "IDLE": "0000",
        "PRO_S1": "0110",
        "PRO_S2": "0111",
        "PRO_S3": "1000",
        "PRO_S4": "1001",
        "PRO_S5": "1010",
        "RD_S1": "1011",
        "RD_S2": "1100"
      },
      "ports": {
        "XADR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "YADR": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11, 12 ]
        },
        "XE": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "YE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "ERASE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DIN": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1711.14-1711.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1712.19-1712.23"
          }
        },
        "ERASE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1709.7-1709.12"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1709.18-1709.23"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1709.13-1709.17"
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1708.13-1708.15"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1710.7-1710.12"
          }
        },
        "XADR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1706.11-1706.15"
          }
        },
        "XE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1708.7-1708.9"
          }
        },
        "YADR": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1707.11-1707.15"
          }
        },
        "YE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1708.10-1708.12"
          }
        }
      }
    },
    "FLASH64KZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1728.1-1748.10"
      },
      "parameter_default_values": {
        "ERA_S1": "0001",
        "ERA_S2": "0010",
        "ERA_S3": "0011",
        "ERA_S4": "0100",
        "ERA_S5": "0101",
        "IDLE": "0000",
        "PRO_S1": "0110",
        "PRO_S2": "0111",
        "PRO_S3": "1000",
        "PRO_S4": "1001",
        "PRO_S5": "1010",
        "RD_S1": "1011",
        "RD_S2": "1100"
      },
      "ports": {
        "XADR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "YADR": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11, 12 ]
        },
        "XE": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "YE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "ERASE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DIN": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1733.14-1733.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1734.19-1734.23"
          }
        },
        "ERASE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1732.7-1732.12"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1732.18-1732.23"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1732.13-1732.17"
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1731.13-1731.15"
          }
        },
        "XADR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1729.11-1729.15"
          }
        },
        "XE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1731.7-1731.9"
          }
        },
        "YADR": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1730.11-1730.15"
          }
        },
        "YE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1731.10-1731.12"
          }
        }
      }
    },
    "FLASH96K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1512.1-1521.10"
      },
      "ports": {
        "RA": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7 ]
        },
        "CA": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13 ]
        },
        "PA": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17, 18, 19 ]
        },
        "MODE": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23 ]
        },
        "SEQ": {
          "direction": "input",
          "bits": [ 24, 25 ]
        },
        "ACLK": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "PW": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "PE": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "OE": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RMODE": {
          "direction": "input",
          "bits": [ 31, 32 ]
        },
        "WMODE": {
          "direction": "input",
          "bits": [ 33, 34 ]
        },
        "RBYTESEL": {
          "direction": "input",
          "bits": [ 35, 36 ]
        },
        "WBYTESEL": {
          "direction": "input",
          "bits": [ 37, 38 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ACLK": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1516.7-1516.11"
          }
        },
        "CA": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1513.16-1513.18"
          }
        },
        "DIN": {
          "hide_name": 0,
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1519.14-1519.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1520.15-1520.19"
          }
        },
        "MODE": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1514.13-1514.17"
          }
        },
        "OE": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1516.24-1516.26"
          }
        },
        "PA": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1513.19-1513.21"
          }
        },
        "PE": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1516.21-1516.23"
          }
        },
        "PW": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1516.12-1516.14"
          }
        },
        "RA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1513.13-1513.15"
          }
        },
        "RBYTESEL": {
          "hide_name": 0,
          "bits": [ 35, 36 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1518.13-1518.21"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1516.15-1516.20"
          }
        },
        "RMODE": {
          "hide_name": 0,
          "bits": [ 31, 32 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1517.13-1517.18"
          }
        },
        "SEQ": {
          "hide_name": 0,
          "bits": [ 24, 25 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1515.13-1515.16"
          }
        },
        "WBYTESEL": {
          "hide_name": 0,
          "bits": [ 37, 38 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1518.22-1518.30"
          }
        },
        "WMODE": {
          "hide_name": 0,
          "bits": [ 33, 34 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1517.19-1517.24"
          }
        }
      }
    },
    "FLASH96KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1921.1-1942.10"
      },
      "parameter_default_values": {
        "ERA_S1": "0001",
        "ERA_S2": "0010",
        "ERA_S3": "0011",
        "ERA_S4": "0100",
        "ERA_S5": "0101",
        "IDLE": "0000",
        "PRO_S1": "0110",
        "PRO_S2": "0111",
        "PRO_S3": "1000",
        "PRO_S4": "1001",
        "PRO_S5": "1010",
        "RD_S1": "1011",
        "RD_S2": "1100"
      },
      "ports": {
        "XADR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7 ]
        },
        "YADR": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13 ]
        },
        "XE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "YE": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "ERASE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DIN": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1926.14-1926.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1928.19-1928.23"
          }
        },
        "ERASE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1925.7-1925.12"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1925.18-1925.23"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1925.13-1925.17"
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1924.13-1924.15"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1927.7-1927.12"
          }
        },
        "XADR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1922.11-1922.15"
          }
        },
        "XE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1924.7-1924.9"
          }
        },
        "YADR": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1923.11-1923.15"
          }
        },
        "YE": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1924.10-1924.12"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:871.1-872.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:871.19-871.23"
          }
        }
      }
    },
    "I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1750.1-1769.10"
      },
      "parameter_default_values": {
        "ADDRESS": "0000000"
      },
      "ports": {
        "LGYS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ACS": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "AAS": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "STOPS": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "STRTS": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LGYO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "CMO": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "ACO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "AAO": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "SIO": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "STOPO": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "STRTO": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "LGYC": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CMC": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "ACC": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "AAC": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SIC": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "STOPC": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "STRTC": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "STRTHDS": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SENDAHS": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SENDALS": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ACKHS": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ACKLS": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "STOPSUS": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "STOPHDS": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "SENDDHS": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "SENDDLS": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RECVDHS": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "RECVDLS": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADDRS": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "PARITYERROR": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42 ]
        },
        "DOBUF": {
          "direction": "output",
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58 ]
        },
        "STATE": {
          "direction": "output",
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 69 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "SDAOEN": {
          "direction": "output",
          "bits": [ 71 ]
        },
        "SCLOEN": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "SDAPULLO": {
          "direction": "output",
          "bits": [ 73 ]
        },
        "SCLPULLO": {
          "direction": "output",
          "bits": [ 74 ]
        },
        "SDAPULLOEN": {
          "direction": "output",
          "bits": [ 75 ]
        },
        "SCLPULLOEN": {
          "direction": "output",
          "bits": [ 76 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 79 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AAC": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1754.24-1754.27"
          }
        },
        "AAO": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1753.25-1753.28"
          }
        },
        "AAS": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1752.24-1752.27"
          }
        },
        "ACC": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1754.19-1754.22"
          }
        },
        "ACKHS": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1755.34-1755.39"
          }
        },
        "ACKLS": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1756.7-1756.12"
          }
        },
        "ACO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1753.20-1753.23"
          }
        },
        "ACS": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1752.19-1752.22"
          }
        },
        "ADDRS": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1757.34-1757.39"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1768.8-1768.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1768.19-1768.22"
          }
        },
        "CMC": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1754.14-1754.17"
          }
        },
        "CMO": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1753.15-1753.18"
          }
        },
        "CMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1752.14-1752.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1759.14-1759.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1761.15-1761.17"
          }
        },
        "DOBUF": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1760.15-1760.20"
          }
        },
        "LGYC": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1754.8-1754.12"
          }
        },
        "LGYO": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1753.9-1753.13"
          }
        },
        "LGYS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1752.8-1752.12"
          }
        },
        "PARITYERROR": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1758.8-1758.19"
          }
        },
        "RECVDHS": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1757.16-1757.23"
          }
        },
        "RECVDLS": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1757.25-1757.32"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1768.12-1768.17"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1763.13-1763.17"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1764.14-1764.18"
          }
        },
        "SCLOEN": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1765.16-1765.22"
          }
        },
        "SCLPULLO": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1766.18-1766.26"
          }
        },
        "SCLPULLOEN": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1767.20-1767.30"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1763.7-1763.11"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1764.8-1764.12"
          }
        },
        "SDAOEN": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1765.8-1765.14"
          }
        },
        "SDAPULLO": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1766.8-1766.16"
          }
        },
        "SDAPULLOEN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1767.8-1767.18"
          }
        },
        "SENDAHS": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1755.16-1755.23"
          }
        },
        "SENDALS": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1755.25-1755.32"
          }
        },
        "SENDDHS": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1756.32-1756.39"
          }
        },
        "SENDDLS": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1757.7-1757.14"
          }
        },
        "SIC": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1754.29-1754.32"
          }
        },
        "SIO": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1753.30-1753.33"
          }
        },
        "STATE": {
          "hide_name": 0,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1762.15-1762.20"
          }
        },
        "STOPC": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1754.34-1754.39"
          }
        },
        "STOPHDS": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1756.23-1756.30"
          }
        },
        "STOPO": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1753.35-1753.40"
          }
        },
        "STOPS": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1752.29-1752.34"
          }
        },
        "STOPSUS": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1756.14-1756.21"
          }
        },
        "STRTC": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1754.41-1754.46"
          }
        },
        "STRTHDS": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1755.7-1755.14"
          }
        },
        "STRTO": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1753.42-1753.47"
          }
        },
        "STRTS": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1752.36-1752.41"
          }
        }
      }
    },
    "I3C_IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1468.1-1472.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1471.8-1471.9"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1470.7-1470.9"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1471.11-1471.18"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1469.8-1469.9"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$155": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IDDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:826.1-833.10"
      },
      "parameter_default_values": {
        "Q0_INIT": "0",
        "Q1_INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:828.8-828.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:827.8-827.9"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:829.9-829.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:830.9-830.11"
          }
        }
      }
    },
    "IDDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:835.1-843.10"
      },
      "parameter_default_values": {
        "Q0_INIT": "0",
        "Q1_INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:838.8-838.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:837.8-837.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:836.8-836.9"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:839.9-839.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:840.9-840.11"
          }
        }
      }
    },
    "IDES10": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:753.1-774.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "Q9": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Q8": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Q7": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:759.8-759.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:755.8-755.9"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:756.8-756.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:757.8-757.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:770.9-770.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:769.9-769.11"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:768.9-768.11"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:767.9-767.11"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:766.9-766.11"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:765.9-765.11"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:764.9-764.11"
          }
        },
        "Q7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:763.9-763.11"
          }
        },
        "Q8": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:762.9-762.11"
          }
        },
        "Q9": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:761.9-761.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:758.8-758.13"
          }
        }
      }
    },
    "IDES16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:796.1-824.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "Q15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Q14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Q13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:803.8-803.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:799.8-799.9"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:800.8-800.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:801.8-801.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:820.9-820.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:819.9-819.11"
          }
        },
        "Q10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:810.9-810.12"
          }
        },
        "Q11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:809.9-809.12"
          }
        },
        "Q12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:808.9-808.12"
          }
        },
        "Q13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:807.9-807.12"
          }
        },
        "Q14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:806.9-806.12"
          }
        },
        "Q15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:805.9-805.12"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:818.9-818.11"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:817.9-817.11"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:816.9-816.11"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:815.9-815.11"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:814.9-814.11"
          }
        },
        "Q7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:813.9-813.11"
          }
        },
        "Q8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:812.9-812.11"
          }
        },
        "Q9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:811.9-811.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:802.8-802.13"
          }
        }
      }
    },
    "IDES4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:715.1-730.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "Q3": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:721.8-721.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:717.8-717.9"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:718.8-718.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:719.8-719.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:726.9-726.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:725.9-725.11"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:724.9-724.11"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:723.9-723.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:720.8-720.13"
          }
        }
      }
    },
    "IDES8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:732.1-751.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "Q7": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:738.8-738.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:734.8-734.9"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:735.8-735.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:736.8-736.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:747.9-747.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:746.9-746.11"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:745.9-745.11"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:744.9-744.11"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:743.9-743.11"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:742.9-742.11"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:741.9-741.11"
          }
        },
        "Q7": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:740.9-740.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:737.8-737.13"
          }
        }
      }
    },
    "IEM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:180.1-186.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true",
        "WINSIZE": "SMALL"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LAG": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "LEAD": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:184.10-184.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:184.7-184.8"
          }
        },
        "LAG": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:185.8-185.11"
          }
        },
        "LEAD": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:185.13-185.17"
          }
        },
        "MCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:184.22-184.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:184.15-184.20"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:163.1-166.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:164.8-164.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:165.8-165.9"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "IODELAY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:169.1-177.10"
      },
      "parameter_default_values": {
        "C_STATIC_DLY": "00000000000000000000000000000000"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SDTAP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SETN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "VALUE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DF": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DF": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:175.8-175.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:171.7-171.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:176.8-176.10"
          }
        },
        "SDTAP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:172.8-172.13"
          }
        },
        "SETN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:173.8-173.12"
          }
        },
        "VALUE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:174.8-174.13"
          }
        }
      }
    },
    "IODELAYA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1771.1-1779.10"
      },
      "parameter_default_values": {
        "C_STATIC_DLY": "00000000000000000000000000000000"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SDTAP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SETN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "VALUE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DF": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DF": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1777.8-1777.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1773.7-1773.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1778.8-1778.10"
          }
        },
        "SDTAP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1774.8-1774.13"
          }
        },
        "SETN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1775.8-1775.12"
          }
        },
        "VALUE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1776.8-1776.13"
          }
        }
      }
    },
    "IODELAYB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1817.1-1829.10"
      },
      "parameter_default_values": {
        "C_STATIC_DLY": "00000000000000000000000000000000",
        "DA_SEL": "00",
        "DELAY_MUX": "00"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SDTAP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SETN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "VALUE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DAADJ": {
          "direction": "input",
          "bits": [ 6, 7 ]
        },
        "DF": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DAO": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DAADJ": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1825.13-1825.18"
          }
        },
        "DAO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1828.8-1828.11"
          }
        },
        "DF": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1826.8-1826.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1821.7-1821.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1827.8-1827.10"
          }
        },
        "SDTAP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1822.8-1822.13"
          }
        },
        "SETN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1823.8-1823.12"
          }
        },
        "VALUE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1824.8-1824.13"
          }
        }
      }
    },
    "IODELAYC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1781.1-1794.10"
      },
      "parameter_default_values": {
        "C_STATIC_DLY": "00000000000000000000000000000000",
        "DA_SEL": "00",
        "DYN_DA_SEL": "false"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SDTAP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SETN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "VALUE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DASEL": {
          "direction": "input",
          "bits": [ 6, 7 ]
        },
        "DAADJ": {
          "direction": "input",
          "bits": [ 8, 9 ]
        },
        "DF": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DAO": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DAADJ": {
          "hide_name": 0,
          "bits": [ 8, 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1790.13-1790.18"
          }
        },
        "DAO": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1793.8-1793.11"
          }
        },
        "DASEL": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1789.13-1789.18"
          }
        },
        "DF": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1791.8-1791.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1785.7-1785.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1792.8-1792.10"
          }
        },
        "SDTAP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1786.8-1786.13"
          }
        },
        "SETN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1787.8-1787.12"
          }
        },
        "VALUE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1788.8-1788.13"
          }
        }
      }
    },
    "IVIDEO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:776.1-794.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "Q6": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:782.8-782.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:778.8-778.9"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:779.8-779.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:780.8-780.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:790.9-790.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:789.9-789.11"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:788.9-788.11"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:787.9-787.11"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:786.9-786.11"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:785.9-785.11"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:784.9-784.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:781.8-781.13"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$38": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$39": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$40": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$41": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$42": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$43": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$44": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$45": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$46": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$47": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:51.1-55.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:54.8-54.9"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:53.7-53.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:53.11-53.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:53.15-53.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:53.19-53.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:53.23-53.25"
          }
        }
      }
    },
    "LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:58.1-62.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000000000000000000000000000000000000000000000000000"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:61.8-61.9"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:60.7-60.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:60.11-60.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:60.15-60.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:60.19-60.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:60.23-60.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:60.27-60.29"
          }
        }
      }
    },
    "LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:65.1-69.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:68.8-68.9"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:67.7-67.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:67.11-67.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:67.15-67.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:67.19-67.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:67.23-67.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:67.27-67.29"
          }
        },
        "I6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:67.31-67.33"
          }
        }
      }
    },
    "LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:72.1-76.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "I7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:75.8-75.9"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:74.7-74.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:74.11-74.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:74.15-74.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:74.19-74.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:74.23-74.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:74.27-74.29"
          }
        },
        "I6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:74.31-74.33"
          }
        },
        "I7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:74.35-74.37"
          }
        }
      }
    },
    "MCU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1601.1-1602.10"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "MIPI_DPHY_RX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1944.1-1984.10"
      },
      "parameter_default_values": {
        "ALIGN_BYTE": "10111000",
        "MIPI_CK_EN": "1",
        "MIPI_LANE0_EN": "0",
        "MIPI_LANE1_EN": "0",
        "MIPI_LANE2_EN": "0",
        "MIPI_LANE3_EN": "0",
        "SYNC_CLK_SEL": "1"
      },
      "ports": {
        "D0LN_HSRXD": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "D1LN_HSRXD": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "D2LN_HSRXD": {
          "direction": "output",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "D3LN_HSRXD": {
          "direction": "output",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "D0LN_HSRXD_VLD": {
          "direction": "output",
          "bits": [ 66 ]
        },
        "D1LN_HSRXD_VLD": {
          "direction": "output",
          "bits": [ 67 ]
        },
        "D2LN_HSRXD_VLD": {
          "direction": "output",
          "bits": [ 68 ]
        },
        "D3LN_HSRXD_VLD": {
          "direction": "output",
          "bits": [ 69 ]
        },
        "DI_LPRX0_N": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "DI_LPRX0_P": {
          "direction": "output",
          "bits": [ 71 ]
        },
        "DI_LPRX1_N": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "DI_LPRX1_P": {
          "direction": "output",
          "bits": [ 73 ]
        },
        "DI_LPRX2_N": {
          "direction": "output",
          "bits": [ 74 ]
        },
        "DI_LPRX2_P": {
          "direction": "output",
          "bits": [ 75 ]
        },
        "DI_LPRX3_N": {
          "direction": "output",
          "bits": [ 76 ]
        },
        "DI_LPRX3_P": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DI_LPRXCK_N": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DI_LPRXCK_P": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "RX_CLK_O": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DESKEW_ERROR": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "CK_N": {
          "direction": "inout",
          "bits": [ 82 ]
        },
        "CK_P": {
          "direction": "inout",
          "bits": [ 83 ]
        },
        "RX0_N": {
          "direction": "inout",
          "bits": [ 84 ]
        },
        "RX0_P": {
          "direction": "inout",
          "bits": [ 85 ]
        },
        "RX1_N": {
          "direction": "inout",
          "bits": [ 86 ]
        },
        "RX1_P": {
          "direction": "inout",
          "bits": [ 87 ]
        },
        "RX2_N": {
          "direction": "inout",
          "bits": [ 88 ]
        },
        "RX2_P": {
          "direction": "inout",
          "bits": [ 89 ]
        },
        "RX3_N": {
          "direction": "inout",
          "bits": [ 90 ]
        },
        "RX3_P": {
          "direction": "inout",
          "bits": [ 91 ]
        },
        "LPRX_EN_CK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "LPRX_EN_D0": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "LPRX_EN_D1": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "LPRX_EN_D2": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "LPRX_EN_D3": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "HSRX_ODTEN_CK": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "HSRX_ODTEN_D0": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "HSRX_ODTEN_D1": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "HSRX_ODTEN_D2": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "HSRX_ODTEN_D3": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "D0LN_HSRX_DREN": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "D1LN_HSRX_DREN": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "D2LN_HSRX_DREN": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "D3LN_HSRX_DREN": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "HSRX_EN_CK": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "HS_8BIT_MODE": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "RX_CLK_1X": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "RX_INVERT": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "LALIGN_EN": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "WALIGN_BY": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "DO_LPTX0_N": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "DO_LPTX0_P": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "DO_LPTX1_N": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "DO_LPTX1_P": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "DO_LPTX2_N": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "DO_LPTX2_P": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "DO_LPTX3_N": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "DO_LPTX3_P": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "DO_LPTXCK_N": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "DO_LPTXCK_P": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "LPTX_EN_CK": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "LPTX_EN_D0": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "LPTX_EN_D1": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "LPTX_EN_D2": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "LPTX_EN_D3": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "BYTE_LENDIAN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "HSRX_STOP": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "LPRX_ULP_LN0": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "LPRX_ULP_LN1": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "LPRX_ULP_LN2": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "LPRX_ULP_LN3": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "LPRX_ULP_CK": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "PWRON": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "DESKEW_LNSEL": {
          "direction": "input",
          "bits": [ 136, 137, 138 ]
        },
        "DESKEW_MTH": {
          "direction": "input",
          "bits": [ 139, 140, 141, 142, 143, 144, 145, 146 ]
        },
        "DESKEW_OWVAL": {
          "direction": "input",
          "bits": [ 147, 148, 149, 150, 151, 152, 153 ]
        },
        "DESKEW_REQ": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "DRST_N": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "ONE_BYTE0_MATCH": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "WORD_LENDIAN": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "FIFO_RD_STD": {
          "direction": "input",
          "bits": [ 158, 159, 160 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYTE_LENDIAN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1964.7-1964.19"
          }
        },
        "CK_N": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1951.8-1951.12"
          }
        },
        "CK_P": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1951.14-1951.18"
          }
        },
        "D0LN_HSRXD": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1945.15-1945.25"
          }
        },
        "D0LN_HSRXD_VLD": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1946.8-1946.22"
          }
        },
        "D0LN_HSRX_DREN": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1954.7-1954.21"
          }
        },
        "D1LN_HSRXD": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1945.27-1945.37"
          }
        },
        "D1LN_HSRXD_VLD": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1946.23-1946.37"
          }
        },
        "D1LN_HSRX_DREN": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1954.24-1954.38"
          }
        },
        "D2LN_HSRXD": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1945.39-1945.49"
          }
        },
        "D2LN_HSRXD_VLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1946.38-1946.52"
          }
        },
        "D2LN_HSRX_DREN": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1954.40-1954.54"
          }
        },
        "D3LN_HSRXD": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1945.51-1945.61"
          }
        },
        "D3LN_HSRXD_VLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1946.53-1946.67"
          }
        },
        "D3LN_HSRX_DREN": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1954.56-1954.70"
          }
        },
        "DESKEW_ERROR": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1950.8-1950.20"
          }
        },
        "DESKEW_LNSEL": {
          "hide_name": 0,
          "bits": [ 136, 137, 138 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1969.13-1969.25"
          }
        },
        "DESKEW_MTH": {
          "hide_name": 0,
          "bits": [ 139, 140, 141, 142, 143, 144, 145, 146 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1970.13-1970.23"
          }
        },
        "DESKEW_OWVAL": {
          "hide_name": 0,
          "bits": [ 147, 148, 149, 150, 151, 152, 153 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1971.13-1971.25"
          }
        },
        "DESKEW_REQ": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1972.7-1972.17"
          }
        },
        "DI_LPRX0_N": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1947.8-1947.18"
          }
        },
        "DI_LPRX0_P": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1947.20-1947.30"
          }
        },
        "DI_LPRX1_N": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1947.32-1947.42"
          }
        },
        "DI_LPRX1_P": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1947.44-1947.54"
          }
        },
        "DI_LPRX2_N": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1947.56-1947.66"
          }
        },
        "DI_LPRX2_P": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1947.68-1947.78"
          }
        },
        "DI_LPRX3_N": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1947.80-1947.90"
          }
        },
        "DI_LPRX3_P": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1947.92-1947.102"
          }
        },
        "DI_LPRXCK_N": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1948.8-1948.19"
          }
        },
        "DI_LPRXCK_P": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1948.21-1948.32"
          }
        },
        "DO_LPTX0_N": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1961.7-1961.17"
          }
        },
        "DO_LPTX0_P": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1961.19-1961.29"
          }
        },
        "DO_LPTX1_N": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1961.31-1961.41"
          }
        },
        "DO_LPTX1_P": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1961.43-1961.53"
          }
        },
        "DO_LPTX2_N": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1961.55-1961.65"
          }
        },
        "DO_LPTX2_P": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1961.67-1961.77"
          }
        },
        "DO_LPTX3_N": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1961.79-1961.89"
          }
        },
        "DO_LPTX3_P": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1961.91-1961.101"
          }
        },
        "DO_LPTXCK_N": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1962.7-1962.18"
          }
        },
        "DO_LPTXCK_P": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1962.20-1962.31"
          }
        },
        "DRST_N": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1973.7-1973.13"
          }
        },
        "FIFO_RD_STD": {
          "hide_name": 0,
          "bits": [ 158, 159, 160 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1976.13-1976.24"
          }
        },
        "HSRX_EN_CK": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1955.7-1955.17"
          }
        },
        "HSRX_ODTEN_CK": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1953.7-1953.20"
          }
        },
        "HSRX_ODTEN_D0": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1953.22-1953.35"
          }
        },
        "HSRX_ODTEN_D1": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1953.38-1953.51"
          }
        },
        "HSRX_ODTEN_D2": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1953.53-1953.66"
          }
        },
        "HSRX_ODTEN_D3": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1953.68-1953.81"
          }
        },
        "HSRX_STOP": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1965.7-1965.16"
          }
        },
        "HS_8BIT_MODE": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1956.7-1956.19"
          }
        },
        "LALIGN_EN": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1959.7-1959.16"
          }
        },
        "LPRX_EN_CK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1952.7-1952.17"
          }
        },
        "LPRX_EN_D0": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1952.19-1952.29"
          }
        },
        "LPRX_EN_D1": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1952.31-1952.41"
          }
        },
        "LPRX_EN_D2": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1952.43-1952.53"
          }
        },
        "LPRX_EN_D3": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1952.55-1952.65"
          }
        },
        "LPRX_ULP_CK": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1966.63-1966.74"
          }
        },
        "LPRX_ULP_LN0": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1966.7-1966.19"
          }
        },
        "LPRX_ULP_LN1": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1966.21-1966.33"
          }
        },
        "LPRX_ULP_LN2": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1966.35-1966.47"
          }
        },
        "LPRX_ULP_LN3": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1966.49-1966.61"
          }
        },
        "LPTX_EN_CK": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1963.7-1963.17"
          }
        },
        "LPTX_EN_D0": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1963.19-1963.29"
          }
        },
        "LPTX_EN_D1": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1963.31-1963.41"
          }
        },
        "LPTX_EN_D2": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1963.43-1963.53"
          }
        },
        "LPTX_EN_D3": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1963.55-1963.65"
          }
        },
        "ONE_BYTE0_MATCH": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1974.7-1974.22"
          }
        },
        "PWRON": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1967.7-1967.12"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1968.7-1968.12"
          }
        },
        "RX0_N": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1951.20-1951.25"
          }
        },
        "RX0_P": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1951.27-1951.32"
          }
        },
        "RX1_N": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1951.34-1951.39"
          }
        },
        "RX1_P": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1951.41-1951.46"
          }
        },
        "RX2_N": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1951.48-1951.53"
          }
        },
        "RX2_P": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1951.55-1951.60"
          }
        },
        "RX3_N": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1951.62-1951.67"
          }
        },
        "RX3_P": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1951.69-1951.74"
          }
        },
        "RX_CLK_1X": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1957.7-1957.16"
          }
        },
        "RX_CLK_O": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1949.8-1949.16"
          }
        },
        "RX_INVERT": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1958.7-1958.16"
          }
        },
        "WALIGN_BY": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1960.7-1960.16"
          }
        },
        "WORD_LENDIAN": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1975.7-1975.19"
          }
        }
      }
    },
    "MIPI_IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1438.1-1444.10"
      },
      "ports": {
        "OH": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OL": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 5 ]
        },
        "IOB": {
          "direction": "inout",
          "bits": [ 6 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "OENB": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "HSREN": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "HSREN": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1443.7-1443.12"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1441.8-1441.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1441.11-1441.13"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1440.7-1440.9"
          }
        },
        "IOB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1440.11-1440.14"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1439.16-1439.18"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1442.7-1442.10"
          }
        },
        "OENB": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1442.12-1442.16"
          }
        },
        "OH": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1439.8-1439.10"
          }
        },
        "OL": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1439.12-1439.14"
          }
        }
      }
    },
    "MIPI_IBUF_HS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1446.1-1449.10"
      },
      "ports": {
        "OH": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1448.8-1448.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1448.11-1448.13"
          }
        },
        "OH": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1447.8-1447.10"
          }
        }
      }
    },
    "MIPI_IBUF_LP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1451.1-1456.10"
      },
      "ports": {
        "OL": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1454.8-1454.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1455.7-1455.9"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1453.8-1453.10"
          }
        },
        "OL": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1452.8-1452.10"
          }
        }
      }
    },
    "MIPI_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1458.1-1461.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1460.8-1460.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1460.11-1460.13"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1460.15-1460.22"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1459.8-1459.9"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1459.11-1459.13"
          }
        }
      }
    },
    "MIPI_OBUF_A": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1463.1-1466.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "IL": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1465.8-1465.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1465.11-1465.13"
          }
        },
        "IL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1465.15-1465.17"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1465.19-1465.26"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1464.8-1464.9"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1464.11-1464.13"
          }
        }
      }
    },
    "MULT18X18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1206.1-1224.10"
      },
      "parameter_default_values": {
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "MULT_RESET_MODE": "SYNC",
        "OUT_REG": "0",
        "PIPE_REG": "0",
        "SOA_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "SIA": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "SIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "ASEL": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "BSEL": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "SOA": {
          "direction": "output",
          "bits": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ]
        },
        "SOB": {
          "direction": "output",
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1207.15-1207.16"
          }
        },
        "ASEL": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1210.8-1210.12"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1209.8-1209.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1208.15-1208.16"
          }
        },
        "BSEL": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1210.13-1210.17"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1209.14-1209.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1211.8-1211.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1212.8-1212.11"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1214.15-1214.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1213.8-1213.13"
          }
        },
        "SIA": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1207.17-1207.20"
          }
        },
        "SIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1208.17-1208.20"
          }
        },
        "SOA": {
          "hide_name": 0,
          "bits": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1215.15-1215.18"
          }
        },
        "SOB": {
          "hide_name": 0,
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1215.19-1215.22"
          }
        }
      }
    },
    "MULT36X36": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1226.1-1242.10"
      },
      "parameter_default_values": {
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "MULT_RESET_MODE": "SYNC",
        "OUT0_REG": "0",
        "OUT1_REG": "0",
        "PIPE_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1227.15-1227.16"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1229.8-1229.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1228.15-1228.16"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1229.14-1229.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1230.8-1230.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1231.8-1231.11"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1233.15-1233.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1232.8-1232.13"
          }
        }
      }
    },
    "MULT9X9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1186.1-1204.10"
      },
      "parameter_default_values": {
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "MULT_RESET_MODE": "SYNC",
        "OUT_REG": "0",
        "PIPE_REG": "0",
        "SOA_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "SIA": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28 ]
        },
        "SIB": {
          "direction": "input",
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ASEL": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "BSEL": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ]
        },
        "SOA": {
          "direction": "output",
          "bits": [ 63, 64, 65, 66, 67, 68, 69, 70, 71 ]
        },
        "SOB": {
          "direction": "output",
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1187.14-1187.15"
          }
        },
        "ASEL": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1190.8-1190.12"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1189.8-1189.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1188.14-1188.15"
          }
        },
        "BSEL": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1190.13-1190.17"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1189.14-1189.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1191.8-1191.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1192.8-1192.11"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1194.15-1194.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1193.8-1193.13"
          }
        },
        "SIA": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1187.16-1187.19"
          }
        },
        "SIB": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1188.16-1188.19"
          }
        },
        "SOA": {
          "hide_name": 0,
          "bits": [ 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1195.14-1195.17"
          }
        },
        "SOB": {
          "hide_name": 0,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1195.18-1195.21"
          }
        }
      }
    },
    "MULTADDALU18X18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1269.1-1305.10"
      },
      "parameter_default_values": {
        "A0REG": "0",
        "A1REG": "0",
        "ACCLOAD_REG0": "0",
        "ACCLOAD_REG1": "0",
        "ASIGN0_REG": "0",
        "ASIGN1_REG": "0",
        "B0REG": "0",
        "B1REG": "0",
        "BSIGN0_REG": "0",
        "BSIGN1_REG": "0",
        "B_ADD_SUB": "0",
        "CREG": "0",
        "C_ADD_SUB": "0",
        "MULTADDALU18X18_MODE": "00000000000000000000000000000000",
        "MULT_RESET_MODE": "SYNC",
        "OUT_REG": "0",
        "PIPE0_REG": "0",
        "PIPE1_REG": "0",
        "SOA_REG": "0"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127 ]
        },
        "SIA": {
          "direction": "input",
          "bits": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145 ]
        },
        "SIB": {
          "direction": "input",
          "bits": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 164, 165 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 166, 167 ]
        },
        "ASEL": {
          "direction": "input",
          "bits": [ 168, 169 ]
        },
        "BSEL": {
          "direction": "input",
          "bits": [ 170, 171 ]
        },
        "CASI": {
          "direction": "input",
          "bits": [ 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "ACCLOAD": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284 ]
        },
        "CASO": {
          "direction": "output",
          "bits": [ 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339 ]
        },
        "SOA": {
          "direction": "output",
          "bits": [ 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ]
        },
        "SOB": {
          "direction": "output",
          "bits": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1270.14-1270.16"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1272.14-1272.16"
          }
        },
        "ACCLOAD": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1282.7-1282.14"
          }
        },
        "ASEL": {
          "hide_name": 0,
          "bits": [ 168, 169 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1277.13-1277.17"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 164, 165 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1276.13-1276.18"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1271.14-1271.16"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1273.14-1273.16"
          }
        },
        "BSEL": {
          "hide_name": 0,
          "bits": [ 170, 171 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1277.19-1277.23"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 166, 167 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1276.20-1276.25"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1274.14-1274.15"
          }
        },
        "CASI": {
          "hide_name": 0,
          "bits": [ 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1278.14-1278.18"
          }
        },
        "CASO": {
          "hide_name": 0,
          "bits": [ 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1284.15-1284.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1279.7-1279.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1280.7-1280.10"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1283.15-1283.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1281.7-1281.12"
          }
        },
        "SIA": {
          "hide_name": 0,
          "bits": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1275.14-1275.17"
          }
        },
        "SIB": {
          "hide_name": 0,
          "bits": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1275.19-1275.22"
          }
        },
        "SOA": {
          "hide_name": 0,
          "bits": [ 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1285.15-1285.18"
          }
        },
        "SOB": {
          "hide_name": 0,
          "bits": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1285.20-1285.23"
          }
        }
      }
    },
    "MULTALU18X18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1307.1-1331.10"
      },
      "parameter_default_values": {
        "ACCLOAD_REG0": "0",
        "ACCLOAD_REG1": "0",
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "B_ADD_SUB": "0",
        "CREG": "0",
        "C_ADD_SUB": "0",
        "DREG": "0",
        "DSIGN_REG": "0",
        "MULTALU18X18_MODE": "00000000000000000000000000000000",
        "MULT_RESET_MODE": "SYNC",
        "OUT_REG": "0",
        "PIPE_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ACCLOAD": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "DSIGN": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ]
        },
        "CASI": {
          "direction": "input",
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261 ]
        },
        "CASO": {
          "direction": "output",
          "bits": [ 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1308.14-1308.15"
          }
        },
        "ACCLOAD": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1311.7-1311.14"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1310.7-1310.12"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1308.17-1308.18"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1310.14-1310.19"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1312.14-1312.15"
          }
        },
        "CASI": {
          "hide_name": 0,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1313.14-1313.18"
          }
        },
        "CASO": {
          "hide_name": 0,
          "bits": [ 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1315.15-1315.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1309.11-1309.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1309.7-1309.10"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1312.16-1312.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1314.15-1314.19"
          }
        },
        "DSIGN": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1311.15-1311.20"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1309.14-1309.19"
          }
        }
      }
    },
    "MULTALU36X18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1244.1-1267.10"
      },
      "parameter_default_values": {
        "ACCLOAD_REG0": "0",
        "ACCLOAD_REG1": "0",
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "CREG": "0",
        "C_ADD_SUB": "0",
        "MULTALU36X18_MODE": "00000000000000000000000000000000",
        "MULT_RESET_MODE": "SYNC",
        "OUT_REG": "0",
        "PIPE_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "ACCLOAD": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "CASI": {
          "direction": "input",
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ]
        },
        "CASO": {
          "direction": "output",
          "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1245.15-1245.16"
          }
        },
        "ACCLOAD": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1248.20-1248.27"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1248.8-1248.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1246.15-1246.16"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1248.14-1248.19"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1247.15-1247.16"
          }
        },
        "CASI": {
          "hide_name": 0,
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1252.15-1252.19"
          }
        },
        "CASO": {
          "hide_name": 0,
          "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1254.15-1254.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1249.8-1249.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1250.8-1250.11"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1253.15-1253.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1251.8-1251.13"
          }
        }
      }
    },
    "MUX16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:39.1-43.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "I7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "I8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "I9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "I10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "I11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "I12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "I13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "I14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "I15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "S2": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "S3": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.7-40.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.11-40.13"
          }
        },
        "I10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.47-40.50"
          }
        },
        "I11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.52-40.55"
          }
        },
        "I12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.57-40.60"
          }
        },
        "I13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.62-40.65"
          }
        },
        "I14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.67-40.70"
          }
        },
        "I15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.72-40.75"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.15-40.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.19-40.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.23-40.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.27-40.29"
          }
        },
        "I6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.31-40.33"
          }
        },
        "I7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.35-40.37"
          }
        },
        "I8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.39-40.41"
          }
        },
        "I9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:40.43-40.45"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:42.8-42.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:41.7-41.9"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:41.11-41.13"
          }
        },
        "S2": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:41.15-41.17"
          }
        },
        "S3": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:41.19-41.21"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$74": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$75": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$76": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$77": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$78": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$79": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$80": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$81": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$82": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$83": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$84": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$85": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$86": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$87": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$88": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "MUX2_MUX16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:11.1-15.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:12.7-12.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:12.10-12.12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:14.8-14.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:13.7-13.9"
          }
        }
      }
    },
    "MUX2_MUX32": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:18.1-22.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:19.7-19.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:19.10-19.12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:21.8-21.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:20.7-20.9"
          }
        }
      }
    },
    "MUX2_MUX8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:4.1-8.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:5.7-5.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:5.10-5.12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:7.8-7.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:6.7-6.9"
          }
        }
      }
    },
    "MUX32": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:45.1-49.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "I7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "I8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "I9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "I10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "I11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "I12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "I13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "I14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "I15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "I16": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "I17": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "I18": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "I19": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "I20": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "I21": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "I22": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "I23": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "I24": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "I25": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "I26": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "I27": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "I28": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "I29": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "I30": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "I31": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "S2": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "S3": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "S4": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.7-46.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.11-46.13"
          }
        },
        "I10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.47-46.50"
          }
        },
        "I11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.52-46.55"
          }
        },
        "I12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.57-46.60"
          }
        },
        "I13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.62-46.65"
          }
        },
        "I14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.67-46.70"
          }
        },
        "I15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.72-46.75"
          }
        },
        "I16": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.77-46.80"
          }
        },
        "I17": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.82-46.85"
          }
        },
        "I18": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.87-46.90"
          }
        },
        "I19": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.92-46.95"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.15-46.17"
          }
        },
        "I20": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.97-46.100"
          }
        },
        "I21": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.102-46.105"
          }
        },
        "I22": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.107-46.110"
          }
        },
        "I23": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.112-46.115"
          }
        },
        "I24": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.117-46.120"
          }
        },
        "I25": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.122-46.125"
          }
        },
        "I26": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.127-46.130"
          }
        },
        "I27": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.132-46.135"
          }
        },
        "I28": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.137-46.140"
          }
        },
        "I29": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.142-46.145"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.19-46.21"
          }
        },
        "I30": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.147-46.150"
          }
        },
        "I31": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.152-46.155"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.23-46.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.27-46.29"
          }
        },
        "I6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.31-46.33"
          }
        },
        "I7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.35-46.37"
          }
        },
        "I8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.39-46.41"
          }
        },
        "I9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:46.43-46.45"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:48.8-48.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:47.7-47.9"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:47.11-47.13"
          }
        },
        "S2": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:47.15-47.17"
          }
        },
        "S3": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:47.19-47.21"
          }
        },
        "S4": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:47.23-47.25"
          }
        }
      }
    },
    "MUX4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:25.1-29.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:26.7-26.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:26.11-26.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:26.15-26.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:26.19-26.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:28.8-28.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:27.7-27.9"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:27.11-27.13"
          }
        }
      }
    },
    "MUX8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:32.1-36.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "I7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "S2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:33.7-33.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:33.11-33.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:33.15-33.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:33.19-33.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:33.23-33.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:33.27-33.29"
          }
        },
        "I6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:33.31-33.33"
          }
        },
        "I7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:33.35-33.37"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:35.8-35.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:34.7-34.9"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:34.11-34.13"
          }
        },
        "S2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:34.15-34.17"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:846.1-855.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:850.8-850.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:847.8-847.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:848.8-848.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:851.9-851.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:852.9-852.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:849.8-849.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:858.1-868.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:861.8-861.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:863.8-863.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:859.8-859.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:860.8-860.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:864.9-864.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:865.9-865.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:862.8-862.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1859.1-1864.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1860.8-1860.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1876.1-1883.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1877.7-1877.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1879.8-1879.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1880.8-1880.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1886.1-1890.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1887.8-1887.14"
          }
        }
      }
    },
    "OSCO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1900.1-1907.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100",
        "REGULATOR_EN": "0"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1901.7-1901.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1903.8-1903.14"
          }
        }
      }
    },
    "OSCW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1893.1-1897.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001010000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1894.8-1894.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1867.1-1873.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1868.7-1868.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1870.8-1870.14"
          }
        }
      }
    },
    "OSER10": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:647.1-666.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "D9": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D8": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:659.8-659.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:658.8-658.10"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:657.8-657.10"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:656.8-656.10"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:655.8-655.10"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:654.8-654.10"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:653.8-653.10"
          }
        },
        "D7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:652.8-652.10"
          }
        },
        "D8": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:651.8-651.10"
          }
        },
        "D9": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:650.8-650.10"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:660.8-660.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:661.8-661.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:648.9-648.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:662.8-662.13"
          }
        }
      }
    },
    "OSER16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:686.1-713.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "D15": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D14": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D13": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D12": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D11": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D10": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D9": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D8": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D7": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 21 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:706.8-706.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:705.8-705.10"
          }
        },
        "D10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:696.8-696.11"
          }
        },
        "D11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:695.8-695.11"
          }
        },
        "D12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:694.8-694.11"
          }
        },
        "D13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:693.8-693.11"
          }
        },
        "D14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:692.8-692.11"
          }
        },
        "D15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:691.8-691.11"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:704.8-704.10"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:703.8-703.10"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:702.8-702.10"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:701.8-701.10"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:700.8-700.10"
          }
        },
        "D7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:699.8-699.10"
          }
        },
        "D8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:698.8-698.10"
          }
        },
        "D9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:697.8-697.10"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:707.8-707.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:708.8-708.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:689.9-689.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:709.8-709.13"
          }
        }
      }
    },
    "OSER4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:601.1-619.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "HWL": "false",
        "LSREN": "true",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D3": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TX1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TX0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:606.8-606.10"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:605.8-605.10"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:611.8-611.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:612.8-612.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:603.9-603.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:602.9-602.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:613.8-613.13"
          }
        },
        "TX0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:610.8-610.11"
          }
        },
        "TX1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:609.8-609.11"
          }
        }
      }
    },
    "OSER8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:621.1-645.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "HWL": "false",
        "LSREN": "true",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D7": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TX3": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TX2": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "TX1": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "TX0": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 18 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:632.8-632.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:631.8-631.10"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:630.8-630.10"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:629.8-629.10"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:628.8-628.10"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:627.8-627.10"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:626.8-626.10"
          }
        },
        "D7": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:625.8-625.10"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:637.8-637.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:638.8-638.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:623.9-623.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:622.9-622.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:639.8-639.13"
          }
        },
        "TX0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:636.8-636.11"
          }
        },
        "TX1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:635.8-635.11"
          }
        },
        "TX2": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:634.8-634.11"
          }
        },
        "TX3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:633.8-633.11"
          }
        }
      }
    },
    "OVIDEO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:668.1-684.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "D6": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:677.8-677.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:676.8-676.10"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:675.8-675.10"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:674.8-674.10"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:673.8-673.10"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:672.8-672.10"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:671.8-671.10"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:678.8-678.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:679.8-679.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:669.9-669.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:680.8-680.13"
          }
        }
      }
    },
    "PADD18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1154.1-1168.10"
      },
      "parameter_default_values": {
        "ADD_SUB": "0",
        "AREG": "0",
        "BREG": "0",
        "BSEL_MODE": "1",
        "PADD_RESET_MODE": "SYNC",
        "SOREG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "ASEL": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        },
        "SBI": {
          "direction": "input",
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ]
        },
        "SBO": {
          "direction": "output",
          "bits": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1155.15-1155.16"
          }
        },
        "ASEL": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1157.8-1157.12"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1156.15-1156.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1158.8-1158.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1158.11-1158.14"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1161.15-1161.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1158.15-1158.20"
          }
        },
        "SBI": {
          "hide_name": 0,
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1159.18-1159.21"
          }
        },
        "SBO": {
          "hide_name": 0,
          "bits": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1160.18-1160.21"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1159.15-1159.17"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1160.15-1160.17"
          }
        }
      }
    },
    "PADD9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1170.1-1184.10"
      },
      "parameter_default_values": {
        "ADD_SUB": "0",
        "AREG": "0",
        "BREG": "0",
        "BSEL_MODE": "1",
        "PADD_RESET_MODE": "SYNC",
        "SOREG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "ASEL": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32 ]
        },
        "SBI": {
          "direction": "input",
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50 ]
        },
        "SBO": {
          "direction": "output",
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1171.14-1171.15"
          }
        },
        "ASEL": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1173.8-1173.12"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1172.14-1172.15"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1174.8-1174.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1174.11-1174.14"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1177.14-1177.18"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1174.15-1174.20"
          }
        },
        "SBI": {
          "hide_name": 0,
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1175.17-1175.20"
          }
        },
        "SBO": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1176.17-1176.20"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1175.14-1175.16"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1176.14-1176.16"
          }
        }
      }
    },
    "PLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1365.1-1404.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET_I": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESET_S": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17, 18, 19 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 26, 27, 28, 29 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 30, 31, 32, 33 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 42 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1367.7-1367.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1366.7-1366.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1377.8-1377.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1380.8-1380.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1381.8-1381.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1379.8-1379.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1376.13-1376.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1372.13-1372.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 30, 31, 32, 33 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1375.18-1375.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1373.13-1373.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1378.8-1378.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1374.13-1374.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1375.13-1375.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1368.7-1368.12"
          }
        },
        "RESET_I": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1370.7-1370.14"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1369.7-1369.14"
          }
        },
        "RESET_S": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1371.7-1371.14"
          }
        }
      }
    },
    "PLLO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1832.1-1912.10"
      },
      "parameter_default_values": {
        "CLKA_IN_SEL": "00",
        "CLKA_OUT_SEL": "0",
        "CLKB_IN_SEL": "00",
        "CLKB_OUT_SEL": "0",
        "CLKC_IN_SEL": "00",
        "CLKC_OUT_SEL": "0",
        "CLKD_IN_SEL": "00",
        "CLKD_OUT_SEL": "0",
        "CLKFB_SEL": "INTERNAL",
        "CLKOUTA_DT_DIR": "1",
        "CLKOUTA_DT_STEP": "00000000000000000000000000000000",
        "CLKOUTA_EN": "TRUE",
        "CLKOUTB_DT_DIR": "1",
        "CLKOUTB_DT_STEP": "00000000000000000000000000000000",
        "CLKOUTB_EN": "TRUE",
        "CLKOUTC_EN": "TRUE",
        "CLKOUTD_EN": "TRUE",
        "DTMS_ENB": "FALSE",
        "DTMS_ENC": "FALSE",
        "DTMS_END": "FALSE",
        "DYN_DPA_EN": "FALSE",
        "DYN_DTA_SEL": "FALSE",
        "DYN_DTB_SEL": "FALSE",
        "DYN_FBDIV_SEL": "FALSE",
        "DYN_ICP_SEL": "FALSE",
        "DYN_IDIV_SEL": "FALSE",
        "DYN_ODIVA_SEL": "FALSE",
        "DYN_ODIVB_SEL": "FALSE",
        "DYN_ODIVC_SEL": "FALSE",
        "DYN_ODIVD_SEL": "FALSE",
        "DYN_PSB_SEL": "FALSE",
        "DYN_PSC_SEL": "FALSE",
        "DYN_PSD_SEL": "FALSE",
        "DYN_RES_SEL": "FALSE",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "ICP_SEL": "xxxxx",
        "IDIV_SEL": "00000000000000000000000000000000",
        "LPR_REF": "xxxxxxx",
        "ODIVA_SEL": "00000000000000000000000000000110",
        "ODIVB_SEL": "00000000000000000000000000000110",
        "ODIVC_SEL": "00000000000000000000000000000110",
        "ODIVD_SEL": "00000000000000000000000000000110",
        "PSB_COARSE": "00000000000000000000000000000001",
        "PSB_FINE": "00000000000000000000000000000000",
        "PSC_COARSE": "00000000000000000000000000000001",
        "PSC_FINE": "00000000000000000000000000000000",
        "PSD_COARSE": "00000000000000000000000000000001",
        "PSD_FINE": "00000000000000000000000000000000",
        "RESET_I_EN": "FALSE",
        "RESET_S_EN": "FALSE"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET_I": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESET_S": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17, 18, 19 ]
        },
        "ODSELA": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26 ]
        },
        "ODSELB": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30, 31, 32, 33 ]
        },
        "ODSELC": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40 ]
        },
        "ODSELD": {
          "direction": "input",
          "bits": [ 41, 42, 43, 44, 45, 46, 47 ]
        },
        "DTA": {
          "direction": "input",
          "bits": [ 48, 49, 50, 51 ]
        },
        "DTB": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55 ]
        },
        "ICPSEL": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60 ]
        },
        "LPFRES": {
          "direction": "input",
          "bits": [ 61, 62, 63 ]
        },
        "PSSEL": {
          "direction": "input",
          "bits": [ 64, 65 ]
        },
        "PSDIR": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "PSPULSE": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ENCLKA": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ENCLKB": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "ENCLKC": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "ENCLKD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "CLKOUTA": {
          "direction": "output",
          "bits": [ 73 ]
        },
        "CLKOUTB": {
          "direction": "output",
          "bits": [ 74 ]
        },
        "CLKOUTC": {
          "direction": "output",
          "bits": [ 75 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 76 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1834.7-1834.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1833.7-1833.12"
          }
        },
        "CLKOUTA": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1857.8-1857.15"
          }
        },
        "CLKOUTB": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1858.8-1858.15"
          }
        },
        "CLKOUTC": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1859.8-1859.15"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1860.8-1860.15"
          }
        },
        "DTA": {
          "hide_name": 0,
          "bits": [ 48, 49, 50, 51 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1845.13-1845.16"
          }
        },
        "DTB": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1846.13-1846.16"
          }
        },
        "ENCLKA": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1852.7-1852.13"
          }
        },
        "ENCLKB": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1853.7-1853.13"
          }
        },
        "ENCLKC": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1854.7-1854.13"
          }
        },
        "ENCLKD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1855.7-1855.13"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1839.13-1839.19"
          }
        },
        "ICPSEL": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1847.13-1847.19"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1840.13-1840.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1856.8-1856.12"
          }
        },
        "LPFRES": {
          "hide_name": 0,
          "bits": [ 61, 62, 63 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1848.13-1848.19"
          }
        },
        "ODSELA": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1841.13-1841.19"
          }
        },
        "ODSELB": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1842.13-1842.19"
          }
        },
        "ODSELC": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1843.13-1843.19"
          }
        },
        "ODSELD": {
          "hide_name": 0,
          "bits": [ 41, 42, 43, 44, 45, 46, 47 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1844.13-1844.19"
          }
        },
        "PSDIR": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1850.7-1850.12"
          }
        },
        "PSPULSE": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1851.7-1851.14"
          }
        },
        "PSSEL": {
          "hide_name": 0,
          "bits": [ 64, 65 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1849.13-1849.18"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1835.7-1835.12"
          }
        },
        "RESET_I": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1837.7-1837.14"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1836.7-1836.14"
          }
        },
        "RESET_S": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1838.7-1838.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1812.1-1856.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1814.7-1814.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1813.7-1813.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1824.8-1824.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1827.8-1827.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1828.8-1828.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1826.8-1826.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1821.13-1821.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1817.13-1817.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1820.18-1820.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1818.13-1818.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1825.8-1825.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1819.13-1819.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1820.13-1820.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1815.7-1815.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1816.7-1816.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1822.7-1822.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:965.1-997.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:969.13-969.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:972.7-972.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:970.7-970.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:971.8-971.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:973.7-973.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1000.1-1036.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1005.13-1005.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1008.7-1008.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1006.13-1006.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1007.14-1007.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1009.7-1009.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1039.1-1083.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1046.13-1046.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1049.7-1049.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1047.13-1047.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1048.14-1048.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1050.7-1050.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1086.1-1119.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$180": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1098.2-1098.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$181": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1099.2-1099.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$182": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1100.2-1100.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$183": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1101.2-1101.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$184": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1102.2-1102.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1094.7-1094.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1092.7-1092.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1093.8-1093.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1091.13-1091.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1090.13-1090.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1095.7-1095.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1122.1-1159.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$185": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1135.2-1135.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$186": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1136.2-1136.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$187": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1137.2-1137.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$188": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1138.2-1138.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$189": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1139.2-1139.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1131.7-1131.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1129.13-1129.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1130.14-1130.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1128.13-1128.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1127.13-1127.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1132.7-1132.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1162.1-1207.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$190": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1177.2-1177.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$191": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1178.2-1178.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$192": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1179.2-1179.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$193": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1180.2-1180.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$194": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1181.2-1181.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1173.7-1173.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1171.13-1171.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1172.14-1172.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1170.13-1170.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1169.13-1169.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1174.7-1174.10"
          }
        }
      }
    },
    "ROM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:196.1-272.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:269.14-269.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:270.13-270.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:265.12-265.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:265.7-265.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:271.15-271.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:266.7-266.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:267.7-267.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:268.7-268.10"
          }
        }
      }
    },
    "ROM16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:189.1-193.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "AD": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:191.13-191.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:192.8-192.10"
          }
        }
      }
    },
    "ROMX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:275.1-351.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:348.14-348.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:349.13-349.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:344.12-344.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:344.7-344.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:350.15-350.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:345.7-345.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:346.7-346.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:347.7-347.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1386.1-1484.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$195": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1469.2-1469.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$196": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1470.2-1470.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$197": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1471.2-1471.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$198": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1472.2-1472.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$199": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1473.2-1473.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$200": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1474.2-1474.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$201": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1475.2-1475.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$202": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1476.2-1476.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$203": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1477.2-1477.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$204": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1478.2-1478.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$205": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1479.2-1479.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$206": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1480.2-1480.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$207": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1481.2-1481.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1461.14-1461.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1461.19-1461.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1460.13-1460.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1464.7-1464.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1464.12-1464.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1463.7-1463.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1463.13-1463.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1459.14-1459.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1458.15-1458.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1465.7-1465.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1466.7-1466.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1466.15-1466.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1462.7-1462.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1462.13-1462.17"
          }
        }
      }
    },
    "SDPB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:822.1-900.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL_0": "000",
        "BLK_SEL_1": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "BLKSELA": {
          "direction": "input",
          "bits": [ 69, 70, 71 ]
        },
        "BLKSELB": {
          "direction": "input",
          "bits": [ 72, 73, 74 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:896.14-896.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:896.19-896.22"
          }
        },
        "BLKSELA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:898.13-898.20"
          }
        },
        "BLKSELB": {
          "hide_name": 0,
          "bits": [ 72, 73, 74 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:898.22-898.29"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:893.13-893.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:893.24-893.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:893.7-893.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:893.18-893.22"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:897.14-897.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:899.15-899.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:894.7-894.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:895.7-895.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:895.15-895.21"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1487.1-1585.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$208": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1570.2-1570.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$209": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1571.2-1571.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$210": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1572.2-1572.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$211": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1573.2-1573.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$212": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1574.2-1574.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$213": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1575.2-1575.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$214": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1576.2-1576.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$215": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1577.2-1577.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$216": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1578.2-1578.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$217": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1579.2-1579.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$218": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1580.2-1580.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$219": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1581.2-1581.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$220": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1582.2-1582.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1562.14-1562.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1562.19-1562.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1561.13-1561.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1565.7-1565.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1565.12-1565.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1564.7-1564.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1564.13-1564.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1560.14-1560.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1559.15-1559.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1566.7-1566.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1567.7-1567.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1567.15-1567.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1563.7-1563.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1563.13-1563.17"
          }
        }
      }
    },
    "SDPX9B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:903.1-981.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL_0": "000",
        "BLK_SEL_1": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "BLKSELA": {
          "direction": "input",
          "bits": [ 37, 38, 39 ]
        },
        "BLKSELB": {
          "direction": "input",
          "bits": [ 40, 41, 42 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:977.14-977.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:977.19-977.22"
          }
        },
        "BLKSELA": {
          "hide_name": 0,
          "bits": [ 37, 38, 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:978.13-978.20"
          }
        },
        "BLKSELB": {
          "hide_name": 0,
          "bits": [ 40, 41, 42 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:978.22-978.29"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:974.13-974.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:974.24-974.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:974.7-974.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:974.18-974.22"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:979.14-979.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:980.15-980.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:975.7-975.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:976.7-976.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:976.15-976.21"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1211.1-1295.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1288.14-1288.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1287.13-1287.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1291.7-1291.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1290.7-1290.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1286.14-1286.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1285.15-1285.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1292.7-1292.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1293.7-1293.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1289.7-1289.10"
          }
        }
      }
    },
    "SPMI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1797.1-1815.10"
      },
      "parameter_default_values": {
        "CLK_FREQ": "0000000",
        "FUNCTION_CTRL": "0000000",
        "MSID_CLKSEL": "0000000",
        "RESPOND_DELAY": "0000",
        "SCLK_LOW_PERIOD": "0000000",
        "SCLK_NORMAL_PERIOD": "0000000",
        "SHUTDOWN_BY_ENABLE": "0"
      },
      "ports": {
        "CLKEXT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ENEXT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SDATA": {
          "direction": "inout",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "inout",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LOCRESET": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PA": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SA": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CA": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ADDRI": {
          "direction": "input",
          "bits": [ 13, 14, 15, 16 ]
        },
        "DATAI": {
          "direction": "input",
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24 ]
        },
        "ADDRO": {
          "direction": "output",
          "bits": [ 25, 26, 27, 28 ]
        },
        "DATAO": {
          "direction": "output",
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "STATE": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
        },
        "CMD": {
          "direction": "output",
          "bits": [ 53, 54, 55, 56 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRI": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1809.14-1809.19"
          }
        },
        "ADDRO": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1811.16-1811.21"
          }
        },
        "CA": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1808.16-1808.18"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1807.13-1807.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1807.8-1807.11"
          }
        },
        "CLKEXT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1805.7-1805.13"
          }
        },
        "CMD": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1814.14-1814.17"
          }
        },
        "DATAI": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1810.14-1810.19"
          }
        },
        "DATAO": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1812.16-1812.21"
          }
        },
        "ENEXT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1805.15-1805.20"
          }
        },
        "LOCRESET": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1807.25-1807.33"
          }
        },
        "PA": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1808.8-1808.10"
          }
        },
        "RESETN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1807.17-1807.23"
          }
        },
        "SA": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1808.12-1808.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1806.15-1806.19"
          }
        },
        "SDATA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1806.7-1806.12"
          }
        },
        "STATE": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1813.17-1813.22"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1298.1-1382.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1375.14-1375.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1374.13-1374.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1378.7-1378.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1377.7-1377.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1373.14-1373.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1372.15-1372.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1379.7-1379.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1380.7-1380.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1376.7-1376.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1406.1-1409.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1408.8-1408.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1408.11-1408.13"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1407.8-1407.9"
          }
        }
      }
    },
    "TLVDS_IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1416.1-1420.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "IOB": {
          "direction": "inout",
          "bits": [ 4 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1419.7-1419.8"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1418.7-1418.9"
          }
        },
        "IOB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1418.11-1418.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1417.10-1417.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1419.10-1419.13"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:593.1-599.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:594.9-594.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:595.10-595.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:596.10-596.12"
          }
        }
      }
    },
    "TLVDS_TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1411.1-1414.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1413.8-1413.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1412.8-1412.9"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1412.11-1412.13"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1413.11-1413.14"
          }
        }
      }
    },
    "USB20_PHY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1604.1-1679.10"
      },
      "parameter_default_values": {
        "ADP_PRBEN": "0",
        "C": "01",
        "CLK_SEL": "0",
        "DATABUS16_8": "0",
        "FOC_LOCK": "0",
        "HSDRV0": "0",
        "HSDRV1": "0",
        "M": "0000",
        "N": "101000",
        "TEST_MODE": "00000"
      },
      "ports": {
        "DATAIN": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "TXVLD": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "TXVLDH": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SUSPENDM": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "XCVRSEL": {
          "direction": "input",
          "bits": [ 22, 23 ]
        },
        "TERMSEL": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "OPMODE": {
          "direction": "input",
          "bits": [ 25, 26 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42 ]
        },
        "TXREADY": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "RXACTIVE": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "RXVLD": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "RXVLDH": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "CLK": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "RXERROR": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DP": {
          "direction": "inout",
          "bits": [ 49 ]
        },
        "DM": {
          "direction": "inout",
          "bits": [ 50 ]
        },
        "LINESTATE": {
          "direction": "output",
          "bits": [ 51, 52 ]
        },
        "IDPULLUP": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "DPPD": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "DMPD": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CHARGVBUS": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "DISCHARGVBUS": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "TXBITSTUFFEN": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "TXBITSTUFFENH": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "TXENN": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "TXDAT": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "TXSE0": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "FSLSSERIAL": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "HOSTDIS": {
          "direction": "output",
          "bits": [ 64 ]
        },
        "IDDIG": {
          "direction": "output",
          "bits": [ 65 ]
        },
        "ADPPRB": {
          "direction": "output",
          "bits": [ 66 ]
        },
        "ADPSNS": {
          "direction": "output",
          "bits": [ 67 ]
        },
        "SESSVLD": {
          "direction": "output",
          "bits": [ 68 ]
        },
        "VBUSVLD": {
          "direction": "output",
          "bits": [ 69 ]
        },
        "RXDP": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "RXDM": {
          "direction": "output",
          "bits": [ 71 ]
        },
        "RXRCV": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "LBKERR": {
          "direction": "output",
          "bits": [ 73 ]
        },
        "CLKRDY": {
          "direction": "output",
          "bits": [ 74 ]
        },
        "INTCLK": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "ID": {
          "direction": "inout",
          "bits": [ 76 ]
        },
        "VBUS": {
          "direction": "inout",
          "bits": [ 77 ]
        },
        "REXT": {
          "direction": "inout",
          "bits": [ 78 ]
        },
        "XIN": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "XOUT": {
          "direction": "inout",
          "bits": [ 80 ]
        },
        "TEST": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CLK480PAD": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "SCANCLK": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SCANEN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SCANMODE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "TRESETN": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SCANIN1": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SCANOUT1": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "SCANIN2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SCANOUT2": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "SCANIN3": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SCANOUT3": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "SCANIN4": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SCANOUT4": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "SCANIN5": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SCANOUT5": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "SCANIN6": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SCANOUT6": {
          "direction": "output",
          "bits": [ 98 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADPPRB": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1646.9-1646.15"
          }
        },
        "ADPSNS": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1647.9-1647.15"
          }
        },
        "CHARGVBUS": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1636.9-1636.18"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1628.9-1628.12"
          }
        },
        "CLK480PAD": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1662.8-1662.17"
          }
        },
        "CLKRDY": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1654.9-1654.15"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1615.17-1615.23"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1623.17-1623.24"
          }
        },
        "DISCHARGVBUS": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1637.9-1637.21"
          }
        },
        "DM": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1631.9-1631.11"
          }
        },
        "DMPD": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1635.9-1635.13"
          }
        },
        "DP": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1630.9-1630.11"
          }
        },
        "DPPD": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1634.9-1634.13"
          }
        },
        "FSLSSERIAL": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1643.9-1643.19"
          }
        },
        "HOSTDIS": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1644.9-1644.16"
          }
        },
        "ID": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1656.9-1656.11"
          }
        },
        "IDDIG": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1645.9-1645.14"
          }
        },
        "IDPULLUP": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1633.9-1633.17"
          }
        },
        "INTCLK": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1655.9-1655.15"
          }
        },
        "LBKERR": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1653.9-1653.15"
          }
        },
        "LINESTATE": {
          "hide_name": 0,
          "bits": [ 51, 52 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1632.17-1632.26"
          }
        },
        "OPMODE": {
          "hide_name": 0,
          "bits": [ 25, 26 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1622.17-1622.23"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1618.9-1618.14"
          }
        },
        "REXT": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1658.9-1658.13"
          }
        },
        "RXACTIVE": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1625.9-1625.17"
          }
        },
        "RXDM": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1651.9-1651.13"
          }
        },
        "RXDP": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1650.9-1650.13"
          }
        },
        "RXERROR": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1629.9-1629.16"
          }
        },
        "RXRCV": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1652.9-1652.14"
          }
        },
        "RXVLD": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1626.9-1626.14"
          }
        },
        "RXVLDH": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1627.9-1627.15"
          }
        },
        "SCANCLK": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1663.14-1663.21"
          }
        },
        "SCANEN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1664.14-1664.20"
          }
        },
        "SCANIN1": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1667.14-1667.21"
          }
        },
        "SCANIN2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1669.14-1669.21"
          }
        },
        "SCANIN3": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1671.14-1671.21"
          }
        },
        "SCANIN4": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1673.14-1673.21"
          }
        },
        "SCANIN5": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1675.14-1675.21"
          }
        },
        "SCANIN6": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1677.14-1677.21"
          }
        },
        "SCANMODE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1665.14-1665.22"
          }
        },
        "SCANOUT1": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1668.14-1668.22"
          }
        },
        "SCANOUT2": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1670.14-1670.22"
          }
        },
        "SCANOUT3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1672.14-1672.22"
          }
        },
        "SCANOUT4": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1674.14-1674.22"
          }
        },
        "SCANOUT5": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1676.14-1676.22"
          }
        },
        "SCANOUT6": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1678.14-1678.22"
          }
        },
        "SESSVLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1648.9-1648.16"
          }
        },
        "SUSPENDM": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1619.9-1619.17"
          }
        },
        "TERMSEL": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1621.9-1621.16"
          }
        },
        "TEST": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1661.7-1661.11"
          }
        },
        "TRESETN": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1666.14-1666.21"
          }
        },
        "TXBITSTUFFEN": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1638.9-1638.21"
          }
        },
        "TXBITSTUFFENH": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1639.9-1639.22"
          }
        },
        "TXDAT": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1641.9-1641.14"
          }
        },
        "TXENN": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1640.9-1640.14"
          }
        },
        "TXREADY": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1624.9-1624.16"
          }
        },
        "TXSE0": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1642.9-1642.14"
          }
        },
        "TXVLD": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1616.9-1616.14"
          }
        },
        "TXVLDH": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1617.9-1617.15"
          }
        },
        "VBUS": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1657.9-1657.13"
          }
        },
        "VBUSVLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1649.9-1649.16"
          }
        },
        "XCVRSEL": {
          "hide_name": 0,
          "bits": [ 22, 23 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1620.17-1620.24"
          }
        },
        "XIN": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1659.9-1659.12"
          }
        },
        "XOUT": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:1660.9-1660.13"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$48": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$49": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$50": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$51": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$52": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$53": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$54": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$55": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$56": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$57": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$58": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$59": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$60": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$61": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$62": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$63": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$64": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$65": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$66": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$67": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$68": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$69": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$70": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$71": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$72": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$73": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "pROM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:670.1-743.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:741.14-741.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:738.12-738.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:738.7-738.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:742.15-742.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:739.7-739.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:740.7-740.12"
          }
        }
      }
    },
    "pROMX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:746.1-819.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:817.14-817.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:814.12-814.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:814.7-814.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:818.15-818.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:815.7-815.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:816.7-816.12"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1766.1-1809.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1768.7-1768.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1767.7-1767.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1777.8-1777.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1780.8-1780.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1781.8-1781.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1779.8-1779.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1775.13-1775.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1771.13-1771.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1774.18-1774.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1772.13-1772.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1778.8-1778.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1773.13-1773.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1774.13-1774.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1769.7-1769.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:1770.7-1770.14"
          }
        }
      }
    },
    "rROM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:514.1-589.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 20, 21, 22 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:586.14-586.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 20, 21, 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:587.13-587.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:583.12-583.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:583.7-583.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:588.15-588.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:584.7-584.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:585.7-585.12"
          }
        }
      }
    },
    "rROMX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:592.1-667.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 20, 21, 22 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:664.14-664.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 20, 21, 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:665.13-665.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:661.12-661.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:661.7-661.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:666.15-666.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:662.7-662.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:663.7-663.12"
          }
        }
      }
    },
    "rSDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:354.1-431.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 69, 70, 71 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:427.14-427.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:427.19-427.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 69, 70, 71 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:429.13-429.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:424.13-424.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:424.24-424.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:424.7-424.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:424.18-424.22"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:428.14-428.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:430.15-430.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:425.7-425.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:426.7-426.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:426.15-426.21"
          }
        }
      }
    },
    "rSDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:434.1-511.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 37, 38, 39 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:507.14-507.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:507.19-507.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 37, 38, 39 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:508.13-508.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:504.13-504.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:504.24-504.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:504.7-504.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:504.18-504.22"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:509.14-509.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:510.15-510.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:505.7-505.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:506.7-506.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_xtra.v:506.15-506.21"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:1.1-72.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "led0": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "btn2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "WS2812_TX": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "WS2812_TX_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 6 ],
            "O": [ 5 ]
          }
        },
        "color_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 7 ]
          }
        },
        "freq_div_VCC_V": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 8 ]
          }
        },
        "led0_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 9 ],
            "O": [ 3 ]
          }
        },
        "lfsr.DATA_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 12 ],
            "Q": [ 13 ]
          }
        },
        "lfsr.DATA_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 14 ],
            "Q": [ 15 ]
          }
        },
        "lfsr.DATA_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 16 ],
            "Q": [ 17 ]
          }
        },
        "lfsr.DATA_DFFC_Q_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 18 ],
            "Q": [ 19 ]
          }
        },
        "lfsr.DATA_DFFC_Q_4": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 20 ],
            "Q": [ 21 ]
          }
        },
        "lfsr.DATA_DFFC_Q_5": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 22 ],
            "Q": [ 23 ]
          }
        },
        "lfsr.DATA_DFFC_Q_6": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 24 ],
            "Q": [ 25 ]
          }
        },
        "lfsr.DATA_DFFP_Q": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 26 ],
            "PRESET": [ 10 ],
            "Q": [ 27 ]
          }
        },
        "lfsr.DATA_DFFP_Q_1": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 13 ],
            "PRESET": [ 10 ],
            "Q": [ 28 ]
          }
        },
        "lfsr.DATA_DFFP_Q_2": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 17 ],
            "PRESET": [ 10 ],
            "Q": [ 29 ]
          }
        },
        "lfsr.DATA_DFFP_Q_3": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 30 ],
            "PRESET": [ 10 ],
            "Q": [ 16 ]
          }
        },
        "lfsr.DATA_DFFP_Q_4": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 19 ],
            "PRESET": [ 10 ],
            "Q": [ 30 ]
          }
        },
        "lfsr.DATA_DFFP_Q_5": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 21 ],
            "PRESET": [ 10 ],
            "Q": [ 18 ]
          }
        },
        "lfsr.DATA_DFFP_Q_6": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 31 ],
            "PRESET": [ 10 ],
            "Q": [ 32 ]
          }
        },
        "lfsr.DATA_DFFP_Q_7": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 23 ],
            "PRESET": [ 10 ],
            "Q": [ 33 ]
          }
        },
        "lfsr.DATA_DFFP_Q_8": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 25 ],
            "PRESET": [ 10 ],
            "Q": [ 22 ]
          }
        },
        "lfsr.reset_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 4 ],
            "O": [ 10 ]
          }
        },
        "pwm.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 34 ]
          }
        },
        "pwm.op_pin_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 34 ],
            "D": [ 7 ],
            "Q": [ 9 ],
            "SET": [ 36 ]
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 38 ],
            "O": [ 36 ],
            "S0": [ 39 ]
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 37 ],
            "I0": [ 40 ]
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 38 ],
            "I0": [ 41 ],
            "I1": [ 42 ],
            "I2": [ 40 ],
            "I3": [ 43 ]
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 39 ],
            "I0": [ 44 ],
            "I1": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 46 ],
            "Q": [ 47 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 48 ],
            "Q": [ 49 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 50 ],
            "Q": [ 51 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "O": [ 50 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 55 ],
            "O": [ 52 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 57 ],
            "O": [ 54 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 56 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 57 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 59 ],
            "O": [ 55 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 58 ],
            "I0": [ 60 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 61 ],
            "COUT": [ 62 ],
            "I0": [ 7 ],
            "I1": [ 51 ],
            "I3": [ 8 ],
            "SUM": [ 60 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 59 ],
            "I0": [ 60 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 64 ],
            "O": [ 53 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 66 ],
            "O": [ 63 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 65 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 66 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 68 ],
            "O": [ 64 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 67 ],
            "I0": [ 60 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 68 ],
            "I0": [ 41 ],
            "I1": [ 60 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 69 ],
            "Q": [ 70 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 72 ],
            "O": [ 69 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 74 ],
            "O": [ 71 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 75 ],
            "I1": [ 76 ],
            "O": [ 73 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 75 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 76 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 77 ],
            "I1": [ 78 ],
            "O": [ 74 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 77 ],
            "I0": [ 79 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 80 ],
            "COUT": [ 61 ],
            "I0": [ 7 ],
            "I1": [ 70 ],
            "I3": [ 8 ],
            "SUM": [ 79 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 78 ],
            "I0": [ 79 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 82 ],
            "O": [ 72 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 83 ],
            "I1": [ 84 ],
            "O": [ 81 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 83 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 84 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 85 ],
            "I1": [ 86 ],
            "O": [ 82 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 85 ],
            "I0": [ 79 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 86 ],
            "I0": [ 41 ],
            "I1": [ 79 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 87 ],
            "Q": [ 88 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 89 ],
            "I1": [ 90 ],
            "O": [ 87 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 91 ],
            "I1": [ 92 ],
            "O": [ 89 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 94 ],
            "O": [ 91 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 93 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 94 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 96 ],
            "O": [ 92 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 95 ],
            "I0": [ 97 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 98 ],
            "COUT": [ 80 ],
            "I0": [ 7 ],
            "I1": [ 88 ],
            "I3": [ 8 ],
            "SUM": [ 97 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 96 ],
            "I0": [ 97 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "O": [ 90 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 102 ],
            "O": [ 99 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 101 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 102 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 104 ],
            "O": [ 100 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 103 ],
            "I0": [ 97 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 104 ],
            "I0": [ 41 ],
            "I1": [ 97 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 105 ],
            "Q": [ 106 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 107 ],
            "I1": [ 108 ],
            "O": [ 105 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "O": [ 107 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 111 ],
            "I1": [ 112 ],
            "O": [ 109 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 111 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 112 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 113 ],
            "I1": [ 114 ],
            "O": [ 110 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 113 ],
            "I0": [ 115 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 116 ],
            "COUT": [ 98 ],
            "I0": [ 7 ],
            "I1": [ 106 ],
            "I3": [ 8 ],
            "SUM": [ 115 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 114 ],
            "I0": [ 115 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "O": [ 108 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 119 ],
            "I1": [ 120 ],
            "O": [ 117 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 119 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 120 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 122 ],
            "O": [ 118 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 121 ],
            "I0": [ 115 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 122 ],
            "I0": [ 41 ],
            "I1": [ 115 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 123 ],
            "Q": [ 124 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 126 ],
            "O": [ 123 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 128 ],
            "O": [ 125 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 129 ],
            "I1": [ 130 ],
            "O": [ 127 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 129 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 130 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 131 ],
            "I1": [ 132 ],
            "O": [ 128 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 131 ],
            "I0": [ 133 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 134 ],
            "COUT": [ 116 ],
            "I0": [ 7 ],
            "I1": [ 124 ],
            "I3": [ 8 ],
            "SUM": [ 133 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 132 ],
            "I0": [ 133 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 136 ],
            "O": [ 126 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 137 ],
            "I1": [ 138 ],
            "O": [ 135 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 137 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 138 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 139 ],
            "I1": [ 140 ],
            "O": [ 136 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 139 ],
            "I0": [ 133 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 140 ],
            "I0": [ 41 ],
            "I1": [ 133 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 141 ],
            "Q": [ 142 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ 144 ],
            "O": [ 141 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 146 ],
            "O": [ 143 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 147 ],
            "I1": [ 148 ],
            "O": [ 145 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 147 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 148 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 150 ],
            "O": [ 146 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 149 ],
            "I0": [ 151 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 152 ],
            "COUT": [ 134 ],
            "I0": [ 7 ],
            "I1": [ 142 ],
            "I3": [ 8 ],
            "SUM": [ 151 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 150 ],
            "I0": [ 151 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "O": [ 144 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 155 ],
            "I1": [ 156 ],
            "O": [ 153 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 155 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 156 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 158 ],
            "O": [ 154 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 157 ],
            "I0": [ 151 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 158 ],
            "I0": [ 41 ],
            "I1": [ 151 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 159 ],
            "Q": [ 160 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 161 ],
            "I1": [ 162 ],
            "O": [ 159 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 163 ],
            "I1": [ 164 ],
            "O": [ 161 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 166 ],
            "O": [ 163 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 165 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 166 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 167 ],
            "I1": [ 168 ],
            "O": [ 164 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 167 ],
            "I0": [ 169 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 170 ],
            "COUT": [ 152 ],
            "I0": [ 7 ],
            "I1": [ 160 ],
            "I3": [ 8 ],
            "SUM": [ 169 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 168 ],
            "I0": [ 169 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 171 ],
            "I1": [ 172 ],
            "O": [ 162 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 174 ],
            "O": [ 171 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 173 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 174 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 176 ],
            "O": [ 172 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 175 ],
            "I0": [ 169 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 176 ],
            "I0": [ 41 ],
            "I1": [ 169 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 177 ],
            "Q": [ 178 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 179 ],
            "I1": [ 180 ],
            "O": [ 177 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 181 ],
            "I1": [ 182 ],
            "O": [ 179 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 183 ],
            "I1": [ 184 ],
            "O": [ 181 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 183 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 184 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 185 ],
            "I1": [ 186 ],
            "O": [ 182 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 185 ],
            "I0": [ 187 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 188 ],
            "COUT": [ 170 ],
            "I0": [ 7 ],
            "I1": [ 178 ],
            "I3": [ 8 ],
            "SUM": [ 187 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 186 ],
            "I0": [ 187 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 190 ],
            "O": [ 180 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 192 ],
            "O": [ 189 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 191 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 192 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 193 ],
            "I1": [ 194 ],
            "O": [ 190 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 193 ],
            "I0": [ 187 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 194 ],
            "I0": [ 187 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 195 ],
            "Q": [ 196 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 197 ],
            "I1": [ 198 ],
            "O": [ 195 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 200 ],
            "O": [ 197 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 201 ],
            "I1": [ 202 ],
            "O": [ 199 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 201 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 202 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 203 ],
            "I1": [ 204 ],
            "O": [ 200 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 203 ],
            "I0": [ 205 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 206 ],
            "COUT": [ 188 ],
            "I0": [ 7 ],
            "I1": [ 196 ],
            "I3": [ 8 ],
            "SUM": [ 205 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 204 ],
            "I0": [ 205 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 207 ],
            "I1": [ 208 ],
            "O": [ 198 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 210 ],
            "O": [ 207 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 209 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 210 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 212 ],
            "O": [ 208 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 211 ],
            "I0": [ 205 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 212 ],
            "I0": [ 205 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 213 ],
            "Q": [ 214 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 215 ],
            "I1": [ 216 ],
            "O": [ 213 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 217 ],
            "I1": [ 218 ],
            "O": [ 215 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 220 ],
            "O": [ 217 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 219 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 220 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 221 ],
            "I1": [ 222 ],
            "O": [ 218 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 221 ],
            "I0": [ 223 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 224 ],
            "COUT": [ 206 ],
            "I0": [ 7 ],
            "I1": [ 214 ],
            "I3": [ 8 ],
            "SUM": [ 223 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 222 ],
            "I0": [ 223 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 226 ],
            "O": [ 216 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 227 ],
            "I1": [ 228 ],
            "O": [ 225 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 227 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 228 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 229 ],
            "I1": [ 230 ],
            "O": [ 226 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 229 ],
            "I0": [ 223 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 230 ],
            "I0": [ 223 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 232 ],
            "O": [ 48 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 234 ],
            "O": [ 231 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 235 ],
            "I1": [ 236 ],
            "O": [ 233 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 235 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 236 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 238 ],
            "O": [ 234 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 237 ],
            "I0": [ 239 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 240 ],
            "COUT": [ 241 ],
            "I0": [ 7 ],
            "I1": [ 49 ],
            "I3": [ 8 ],
            "SUM": [ 239 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 238 ],
            "I0": [ 239 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 242 ],
            "I1": [ 243 ],
            "O": [ 232 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 244 ],
            "I1": [ 245 ],
            "O": [ 242 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 244 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 245 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 246 ],
            "I1": [ 247 ],
            "O": [ 243 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 246 ],
            "I0": [ 239 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 247 ],
            "I0": [ 41 ],
            "I1": [ 239 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 248 ],
            "Q": [ 249 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 250 ],
            "Q": [ 251 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 252 ],
            "I1": [ 253 ],
            "O": [ 250 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 255 ],
            "O": [ 252 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 256 ],
            "I1": [ 257 ],
            "O": [ 254 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 256 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 257 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 258 ],
            "I1": [ 259 ],
            "O": [ 255 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 258 ],
            "I0": [ 260 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 261 ],
            "COUT": [ 224 ],
            "I0": [ 7 ],
            "I1": [ 251 ],
            "I3": [ 8 ],
            "SUM": [ 260 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 259 ],
            "I0": [ 260 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 262 ],
            "I1": [ 263 ],
            "O": [ 253 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 264 ],
            "I1": [ 265 ],
            "O": [ 262 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 264 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 265 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 266 ],
            "I1": [ 267 ],
            "O": [ 263 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 266 ],
            "I0": [ 260 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 267 ],
            "I0": [ 260 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 268 ],
            "Q": [ 269 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 270 ],
            "I1": [ 271 ],
            "O": [ 268 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 273 ],
            "O": [ 270 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 275 ],
            "O": [ 272 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 274 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 275 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 276 ],
            "I1": [ 277 ],
            "O": [ 273 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 276 ],
            "I0": [ 278 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 279 ],
            "COUT": [ 261 ],
            "I0": [ 7 ],
            "I1": [ 269 ],
            "I3": [ 8 ],
            "SUM": [ 278 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 280 ],
            "COUT": [ 279 ],
            "I0": [ 7 ],
            "I1": [ 281 ],
            "I3": [ 8 ],
            "SUM": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 283 ],
            "COUT": [ 280 ],
            "I0": [ 7 ],
            "I1": [ 284 ],
            "I3": [ 8 ],
            "SUM": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 286 ],
            "COUT": [ 283 ],
            "I0": [ 7 ],
            "I1": [ 287 ],
            "I3": [ 8 ],
            "SUM": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 289 ],
            "COUT": [ 286 ],
            "I0": [ 7 ],
            "I1": [ 290 ],
            "I3": [ 8 ],
            "SUM": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 292 ],
            "COUT": [ 289 ],
            "I0": [ 7 ],
            "I1": [ 293 ],
            "I3": [ 8 ],
            "SUM": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 295 ],
            "COUT": [ 292 ],
            "I0": [ 7 ],
            "I1": [ 296 ],
            "I3": [ 8 ],
            "SUM": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 298 ],
            "COUT": [ 295 ],
            "I0": [ 7 ],
            "I1": [ 299 ],
            "I3": [ 8 ],
            "SUM": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 301 ],
            "COUT": [ 298 ],
            "I0": [ 7 ],
            "I1": [ 302 ],
            "I3": [ 8 ],
            "SUM": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 304 ],
            "COUT": [ 301 ],
            "I0": [ 7 ],
            "I1": [ 305 ],
            "I3": [ 8 ],
            "SUM": [ 306 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 7 ],
            "COUT": [ 304 ],
            "I0": [ 8 ],
            "I1": [ 307 ],
            "I3": [ 8 ],
            "SUM": [ 308 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 277 ],
            "I0": [ 278 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 309 ],
            "I1": [ 310 ],
            "O": [ 271 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 312 ],
            "O": [ 309 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 311 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 312 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 314 ],
            "O": [ 310 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 313 ],
            "I0": [ 278 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 314 ],
            "I0": [ 278 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 315 ],
            "Q": [ 281 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 316 ],
            "I1": [ 317 ],
            "O": [ 315 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ 319 ],
            "O": [ 316 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 320 ],
            "I1": [ 321 ],
            "O": [ 318 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 322 ],
            "I1": [ 323 ],
            "O": [ 320 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 322 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 323 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 325 ],
            "O": [ 321 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 324 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 325 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 326 ],
            "I1": [ 327 ],
            "O": [ 319 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 328 ],
            "I1": [ 329 ],
            "O": [ 326 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 328 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 329 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 330 ],
            "I1": [ 331 ],
            "O": [ 327 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 330 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 331 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 333 ],
            "O": [ 317 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 334 ],
            "I1": [ 335 ],
            "O": [ 332 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 336 ],
            "I1": [ 337 ],
            "O": [ 334 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 336 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 337 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 338 ],
            "I1": [ 339 ],
            "O": [ 335 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 338 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 339 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 340 ],
            "I1": [ 341 ],
            "O": [ 333 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 343 ],
            "O": [ 340 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 342 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 343 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 344 ],
            "I1": [ 345 ],
            "O": [ 341 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 344 ],
            "I0": [ 282 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 345 ],
            "I0": [ 282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 346 ],
            "Q": [ 284 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 347 ],
            "I1": [ 348 ],
            "O": [ 346 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 350 ],
            "O": [ 347 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 351 ],
            "I1": [ 352 ],
            "O": [ 349 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 353 ],
            "I1": [ 354 ],
            "O": [ 351 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 353 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 354 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ 356 ],
            "O": [ 352 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 355 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 356 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 358 ],
            "O": [ 350 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 359 ],
            "I1": [ 360 ],
            "O": [ 357 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 359 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 360 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 361 ],
            "I1": [ 362 ],
            "O": [ 358 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 361 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 362 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 363 ],
            "I1": [ 364 ],
            "O": [ 348 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 365 ],
            "I1": [ 366 ],
            "O": [ 363 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 368 ],
            "O": [ 365 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 367 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 370 ],
            "O": [ 366 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 369 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 370 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 372 ],
            "O": [ 364 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 374 ],
            "O": [ 371 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 373 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 374 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 375 ],
            "I1": [ 376 ],
            "O": [ 372 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 375 ],
            "I0": [ 285 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 376 ],
            "I0": [ 285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 377 ],
            "Q": [ 287 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 379 ],
            "O": [ 377 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 380 ],
            "I1": [ 381 ],
            "O": [ 378 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 382 ],
            "I1": [ 383 ],
            "O": [ 380 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 385 ],
            "O": [ 382 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 384 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 385 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 386 ],
            "I1": [ 387 ],
            "O": [ 383 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 386 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 387 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 388 ],
            "I1": [ 389 ],
            "O": [ 381 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 391 ],
            "O": [ 388 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 390 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 391 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 392 ],
            "I1": [ 393 ],
            "O": [ 389 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 392 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 393 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 394 ],
            "I1": [ 395 ],
            "O": [ 379 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 396 ],
            "I1": [ 397 ],
            "O": [ 394 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 398 ],
            "I1": [ 399 ],
            "O": [ 396 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 398 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 399 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 400 ],
            "I1": [ 401 ],
            "O": [ 397 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 400 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 401 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 402 ],
            "I1": [ 403 ],
            "O": [ 395 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 404 ],
            "I1": [ 405 ],
            "O": [ 402 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 404 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 405 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 406 ],
            "I1": [ 407 ],
            "O": [ 403 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 406 ],
            "I0": [ 288 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 407 ],
            "I0": [ 288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 408 ],
            "Q": [ 290 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 409 ],
            "I1": [ 410 ],
            "O": [ 408 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 411 ],
            "I1": [ 412 ],
            "O": [ 409 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 413 ],
            "I1": [ 414 ],
            "O": [ 411 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 416 ],
            "O": [ 413 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 415 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 416 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 418 ],
            "O": [ 414 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 417 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 418 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 419 ],
            "I1": [ 420 ],
            "O": [ 412 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 421 ],
            "I1": [ 422 ],
            "O": [ 419 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 421 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 422 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 423 ],
            "I1": [ 424 ],
            "O": [ 420 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 423 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 424 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 425 ],
            "I1": [ 426 ],
            "O": [ 410 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 427 ],
            "I1": [ 428 ],
            "O": [ 425 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 429 ],
            "I1": [ 430 ],
            "O": [ 427 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 429 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 430 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 432 ],
            "O": [ 428 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 431 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 432 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 433 ],
            "I1": [ 434 ],
            "O": [ 426 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 436 ],
            "O": [ 433 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 435 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 436 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 437 ],
            "I1": [ 438 ],
            "O": [ 434 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 437 ],
            "I0": [ 291 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 438 ],
            "I0": [ 291 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 439 ],
            "Q": [ 293 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 440 ],
            "I1": [ 441 ],
            "O": [ 439 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 442 ],
            "I1": [ 443 ],
            "O": [ 440 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 444 ],
            "I1": [ 445 ],
            "O": [ 442 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 446 ],
            "I1": [ 447 ],
            "O": [ 444 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 446 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 447 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 448 ],
            "I1": [ 449 ],
            "O": [ 445 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 448 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 449 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 450 ],
            "I1": [ 451 ],
            "O": [ 443 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 452 ],
            "I1": [ 453 ],
            "O": [ 450 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 452 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 453 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 454 ],
            "I1": [ 455 ],
            "O": [ 451 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 454 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 455 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "O": [ 441 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 458 ],
            "I1": [ 459 ],
            "O": [ 456 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 460 ],
            "I1": [ 461 ],
            "O": [ 458 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 460 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 461 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 462 ],
            "I1": [ 463 ],
            "O": [ 459 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 462 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 463 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 465 ],
            "O": [ 457 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 466 ],
            "I1": [ 467 ],
            "O": [ 464 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 466 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 467 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 468 ],
            "I1": [ 469 ],
            "O": [ 465 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 468 ],
            "I0": [ 294 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 469 ],
            "I0": [ 294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 470 ],
            "Q": [ 296 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 471 ],
            "I1": [ 472 ],
            "O": [ 470 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 473 ],
            "I1": [ 474 ],
            "O": [ 471 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 476 ],
            "O": [ 473 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 478 ],
            "O": [ 475 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 477 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 478 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 480 ],
            "O": [ 476 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 479 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 480 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 482 ],
            "O": [ 474 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 484 ],
            "O": [ 481 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 483 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 484 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 485 ],
            "I1": [ 486 ],
            "O": [ 482 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 485 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 486 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 487 ],
            "I1": [ 488 ],
            "O": [ 472 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 489 ],
            "I1": [ 490 ],
            "O": [ 487 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 491 ],
            "I1": [ 492 ],
            "O": [ 489 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 491 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 492 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 493 ],
            "I1": [ 494 ],
            "O": [ 490 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 493 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 494 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 495 ],
            "I1": [ 496 ],
            "O": [ 488 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 497 ],
            "I1": [ 498 ],
            "O": [ 495 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 497 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 498 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 499 ],
            "I1": [ 500 ],
            "O": [ 496 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 499 ],
            "I0": [ 297 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 500 ],
            "I0": [ 297 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 501 ],
            "Q": [ 299 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 502 ],
            "I1": [ 503 ],
            "O": [ 501 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 504 ],
            "I1": [ 505 ],
            "O": [ 502 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 506 ],
            "I1": [ 507 ],
            "O": [ 504 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 508 ],
            "I1": [ 509 ],
            "O": [ 506 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 508 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 509 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 510 ],
            "I1": [ 511 ],
            "O": [ 507 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 510 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 511 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 512 ],
            "I1": [ 513 ],
            "O": [ 505 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 514 ],
            "I1": [ 515 ],
            "O": [ 512 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 514 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 515 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 516 ],
            "I1": [ 517 ],
            "O": [ 513 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 516 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 517 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 518 ],
            "I1": [ 519 ],
            "O": [ 503 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 520 ],
            "I1": [ 521 ],
            "O": [ 518 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 522 ],
            "I1": [ 523 ],
            "O": [ 520 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 522 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 523 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "O": [ 521 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 524 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 525 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 526 ],
            "I1": [ 527 ],
            "O": [ 519 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 529 ],
            "O": [ 526 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 528 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 529 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 530 ],
            "I1": [ 531 ],
            "O": [ 527 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 530 ],
            "I0": [ 300 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 531 ],
            "I0": [ 300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 532 ],
            "Q": [ 302 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 534 ],
            "O": [ 532 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 535 ],
            "I1": [ 536 ],
            "O": [ 533 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 537 ],
            "I1": [ 538 ],
            "O": [ 535 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 540 ],
            "O": [ 537 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 539 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 540 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 541 ],
            "I1": [ 542 ],
            "O": [ 538 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 541 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 542 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 543 ],
            "I1": [ 544 ],
            "O": [ 536 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 545 ],
            "I1": [ 546 ],
            "O": [ 543 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 545 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 546 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 547 ],
            "I1": [ 548 ],
            "O": [ 544 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 547 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 548 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 550 ],
            "O": [ 534 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "O": [ 549 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 554 ],
            "O": [ 551 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 553 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 554 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 555 ],
            "I1": [ 556 ],
            "O": [ 552 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 555 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 556 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 557 ],
            "I1": [ 558 ],
            "O": [ 550 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 559 ],
            "I1": [ 560 ],
            "O": [ 557 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 559 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 560 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 561 ],
            "I1": [ 562 ],
            "O": [ 558 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 561 ],
            "I0": [ 303 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 562 ],
            "I0": [ 303 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 563 ],
            "I1": [ 564 ],
            "O": [ 248 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 565 ],
            "I1": [ 566 ],
            "O": [ 563 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 568 ],
            "O": [ 565 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 567 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 568 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 569 ],
            "I1": [ 570 ],
            "O": [ 566 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 569 ],
            "I0": [ 571 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 572 ],
            "COUT": [ 240 ],
            "I0": [ 7 ],
            "I1": [ 249 ],
            "I3": [ 8 ],
            "SUM": [ 571 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 570 ],
            "I0": [ 571 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 573 ],
            "I1": [ 574 ],
            "O": [ 564 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 575 ],
            "I1": [ 576 ],
            "O": [ 573 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 575 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 576 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 577 ],
            "I1": [ 578 ],
            "O": [ 574 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 577 ],
            "I0": [ 571 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 578 ],
            "I0": [ 41 ],
            "I1": [ 571 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 579 ],
            "Q": [ 580 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 581 ],
            "Q": [ 305 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 582 ],
            "I1": [ 583 ],
            "O": [ 581 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 584 ],
            "I1": [ 585 ],
            "O": [ 582 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 586 ],
            "I1": [ 587 ],
            "O": [ 584 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 588 ],
            "I1": [ 589 ],
            "O": [ 586 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 588 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 589 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 591 ],
            "COUT": [ 592 ],
            "I0": [ 7 ],
            "I1": [ 305 ],
            "I3": [ 7 ],
            "SUM": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 8 ],
            "COUT": [ 591 ],
            "I0": [ 7 ],
            "I1": [ 307 ],
            "I3": [ 7 ],
            "SUM": [ 593 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 592 ],
            "COUT": [ 594 ],
            "I0": [ 7 ],
            "I1": [ 302 ],
            "I3": [ 7 ],
            "SUM": [ 595 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 594 ],
            "COUT": [ 596 ],
            "I0": [ 8 ],
            "I1": [ 299 ],
            "I3": [ 7 ],
            "SUM": [ 597 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 596 ],
            "COUT": [ 598 ],
            "I0": [ 7 ],
            "I1": [ 296 ],
            "I3": [ 7 ],
            "SUM": [ 599 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 598 ],
            "COUT": [ 600 ],
            "I0": [ 8 ],
            "I1": [ 293 ],
            "I3": [ 7 ],
            "SUM": [ 601 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 600 ],
            "COUT": [ 602 ],
            "I0": [ 8 ],
            "I1": [ 290 ],
            "I3": [ 7 ],
            "SUM": [ 603 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 602 ],
            "COUT": [ 604 ],
            "I0": [ 8 ],
            "I1": [ 287 ],
            "I3": [ 7 ],
            "SUM": [ 605 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 604 ],
            "COUT": [ 606 ],
            "I0": [ 8 ],
            "I1": [ 284 ],
            "I3": [ 7 ],
            "SUM": [ 607 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 606 ],
            "COUT": [ 608 ],
            "I0": [ 8 ],
            "I1": [ 281 ],
            "I3": [ 7 ],
            "SUM": [ 609 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 608 ],
            "COUT": [ 610 ],
            "I0": [ 7 ],
            "I1": [ 269 ],
            "I3": [ 7 ],
            "SUM": [ 611 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 610 ],
            "COUT": [ 612 ],
            "I0": [ 7 ],
            "I1": [ 251 ],
            "I3": [ 7 ],
            "SUM": [ 613 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 612 ],
            "COUT": [ 614 ],
            "I0": [ 7 ],
            "I1": [ 214 ],
            "I3": [ 7 ],
            "SUM": [ 615 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 614 ],
            "COUT": [ 616 ],
            "I0": [ 7 ],
            "I1": [ 196 ],
            "I3": [ 7 ],
            "SUM": [ 617 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 616 ],
            "COUT": [ 618 ],
            "I0": [ 7 ],
            "I1": [ 178 ],
            "I3": [ 7 ],
            "SUM": [ 619 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 618 ],
            "COUT": [ 620 ],
            "I0": [ 7 ],
            "I1": [ 160 ],
            "I3": [ 7 ],
            "SUM": [ 621 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 620 ],
            "COUT": [ 622 ],
            "I0": [ 7 ],
            "I1": [ 142 ],
            "I3": [ 7 ],
            "SUM": [ 623 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 622 ],
            "COUT": [ 624 ],
            "I0": [ 7 ],
            "I1": [ 124 ],
            "I3": [ 7 ],
            "SUM": [ 625 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 624 ],
            "COUT": [ 626 ],
            "I0": [ 7 ],
            "I1": [ 106 ],
            "I3": [ 7 ],
            "SUM": [ 627 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 626 ],
            "COUT": [ 628 ],
            "I0": [ 7 ],
            "I1": [ 88 ],
            "I3": [ 7 ],
            "SUM": [ 629 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 628 ],
            "COUT": [ 630 ],
            "I0": [ 7 ],
            "I1": [ 70 ],
            "I3": [ 7 ],
            "SUM": [ 631 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 630 ],
            "COUT": [ 632 ],
            "I0": [ 7 ],
            "I1": [ 51 ],
            "I3": [ 7 ],
            "SUM": [ 633 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 632 ],
            "COUT": [ 634 ],
            "I0": [ 7 ],
            "I1": [ 635 ],
            "I3": [ 7 ],
            "SUM": [ 636 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 634 ],
            "COUT": [ 637 ],
            "I0": [ 7 ],
            "I1": [ 638 ],
            "I3": [ 7 ],
            "SUM": [ 639 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 637 ],
            "COUT": [ 640 ],
            "I0": [ 7 ],
            "I1": [ 641 ],
            "I3": [ 7 ],
            "SUM": [ 642 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 640 ],
            "COUT": [ 643 ],
            "I0": [ 7 ],
            "I1": [ 644 ],
            "I3": [ 7 ],
            "SUM": [ 645 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 643 ],
            "COUT": [ 646 ],
            "I0": [ 7 ],
            "I1": [ 647 ],
            "I3": [ 7 ],
            "SUM": [ 648 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 646 ],
            "COUT": [ 649 ],
            "I0": [ 7 ],
            "I1": [ 650 ],
            "I3": [ 7 ],
            "SUM": [ 651 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 649 ],
            "COUT": [ 652 ],
            "I0": [ 7 ],
            "I1": [ 580 ],
            "I3": [ 7 ],
            "SUM": [ 653 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 652 ],
            "COUT": [ 654 ],
            "I0": [ 7 ],
            "I1": [ 249 ],
            "I3": [ 7 ],
            "SUM": [ 655 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 654 ],
            "COUT": [ 656 ],
            "I0": [ 7 ],
            "I1": [ 49 ],
            "I3": [ 7 ],
            "SUM": [ 657 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 656 ],
            "COUT": [ 658 ],
            "I0": [ 7 ],
            "I1": [ 47 ],
            "I3": [ 7 ],
            "SUM": [ 659 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 35 ],
            "I0": [ 660 ],
            "I1": [ 661 ],
            "I2": [ 658 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 662 ],
            "COUT": [ 40 ],
            "I0": [ 663 ],
            "I1": [ 47 ],
            "I3": [ 7 ],
            "SUM": [ 664 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 665 ],
            "COUT": [ 662 ],
            "I0": [ 666 ],
            "I1": [ 49 ],
            "I3": [ 7 ],
            "SUM": [ 667 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 668 ],
            "COUT": [ 665 ],
            "I0": [ 669 ],
            "I1": [ 249 ],
            "I3": [ 7 ],
            "SUM": [ 670 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 671 ],
            "COUT": [ 668 ],
            "I0": [ 672 ],
            "I1": [ 580 ],
            "I3": [ 7 ],
            "SUM": [ 673 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 674 ],
            "COUT": [ 671 ],
            "I0": [ 675 ],
            "I1": [ 650 ],
            "I3": [ 7 ],
            "SUM": [ 676 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 677 ],
            "COUT": [ 674 ],
            "I0": [ 678 ],
            "I1": [ 647 ],
            "I3": [ 7 ],
            "SUM": [ 679 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 680 ],
            "COUT": [ 677 ],
            "I0": [ 681 ],
            "I1": [ 644 ],
            "I3": [ 7 ],
            "SUM": [ 682 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 683 ],
            "COUT": [ 680 ],
            "I0": [ 684 ],
            "I1": [ 641 ],
            "I3": [ 7 ],
            "SUM": [ 685 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 686 ],
            "COUT": [ 683 ],
            "I0": [ 687 ],
            "I1": [ 638 ],
            "I3": [ 7 ],
            "SUM": [ 688 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 689 ],
            "COUT": [ 686 ],
            "I0": [ 690 ],
            "I1": [ 635 ],
            "I3": [ 7 ],
            "SUM": [ 691 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 692 ],
            "COUT": [ 689 ],
            "I0": [ 693 ],
            "I1": [ 51 ],
            "I3": [ 7 ],
            "SUM": [ 694 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 695 ],
            "COUT": [ 692 ],
            "I0": [ 696 ],
            "I1": [ 70 ],
            "I3": [ 7 ],
            "SUM": [ 697 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 698 ],
            "COUT": [ 695 ],
            "I0": [ 699 ],
            "I1": [ 88 ],
            "I3": [ 7 ],
            "SUM": [ 700 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 701 ],
            "COUT": [ 698 ],
            "I0": [ 702 ],
            "I1": [ 106 ],
            "I3": [ 7 ],
            "SUM": [ 703 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 704 ],
            "COUT": [ 701 ],
            "I0": [ 705 ],
            "I1": [ 124 ],
            "I3": [ 7 ],
            "SUM": [ 706 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 707 ],
            "COUT": [ 704 ],
            "I0": [ 708 ],
            "I1": [ 142 ],
            "I3": [ 7 ],
            "SUM": [ 709 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 710 ],
            "COUT": [ 711 ],
            "I0": [ 7 ],
            "I1": [ 696 ],
            "I3": [ 8 ],
            "SUM": [ 712 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 712 ],
            "Q": [ 696 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 714 ],
            "I0": [ 70 ],
            "I1": [ 302 ],
            "I2": [ 696 ],
            "I3": [ 715 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 716 ],
            "I0": [ 687 ],
            "I1": [ 690 ],
            "I2": [ 693 ],
            "I3": [ 696 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 717 ],
            "Q": [ 699 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 718 ],
            "Q": [ 702 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 719 ],
            "Q": [ 705 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 720 ],
            "Q": [ 708 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 721 ],
            "COUT": [ 722 ],
            "I0": [ 7 ],
            "I1": [ 690 ],
            "I3": [ 8 ],
            "SUM": [ 723 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 723 ],
            "Q": [ 690 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 724 ],
            "I0": [ 635 ],
            "I1": [ 690 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 725 ],
            "I0": [ 635 ],
            "I1": [ 690 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 726 ],
            "Q": [ 687 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 727 ],
            "I0": [ 47 ],
            "I1": [ 663 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 728 ],
            "Q": [ 666 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 729 ],
            "Q": [ 684 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 730 ],
            "I0": [ 47 ],
            "I1": [ 663 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 731 ],
            "I0": [ 305 ],
            "I1": [ 732 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 733 ],
            "COUT": [ 734 ],
            "I0": [ 7 ],
            "I1": [ 681 ],
            "I3": [ 8 ],
            "SUM": [ 735 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 735 ],
            "Q": [ 681 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 736 ],
            "I0": [ 644 ],
            "I1": [ 299 ],
            "I2": [ 681 ],
            "I3": [ 737 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 738 ],
            "I0": [ 675 ],
            "I1": [ 678 ],
            "I2": [ 681 ],
            "I3": [ 684 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 739 ],
            "Q": [ 663 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 740 ],
            "Q": [ 669 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 741 ],
            "Q": [ 672 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 742 ],
            "Q": [ 678 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 743 ],
            "Q": [ 744 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 745 ],
            "COUT": [ 746 ],
            "I0": [ 7 ],
            "I1": [ 675 ],
            "I3": [ 8 ],
            "SUM": [ 747 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 748 ],
            "COUT": [ 749 ],
            "I0": [ 7 ],
            "I1": [ 750 ],
            "I3": [ 8 ],
            "SUM": [ 751 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 747 ],
            "Q": [ 675 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 751 ],
            "Q": [ 750 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 752 ],
            "I0": [ 650 ],
            "I1": [ 196 ],
            "I2": [ 675 ],
            "I3": [ 750 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 753 ],
            "Q": [ 754 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 755 ],
            "I1": [ 756 ],
            "O": [ 757 ],
            "S0": [ 758 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 759 ],
            "I1": [ 760 ],
            "O": [ 755 ],
            "S0": [ 761 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 759 ],
            "I0": [ 580 ],
            "I1": [ 160 ],
            "I2": [ 178 ],
            "I3": [ 672 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 760 ],
            "I0": [ 580 ],
            "I1": [ 160 ],
            "I2": [ 178 ],
            "I3": [ 672 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 762 ],
            "I1": [ 763 ],
            "O": [ 756 ],
            "S0": [ 761 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 762 ],
            "I0": [ 580 ],
            "I1": [ 160 ],
            "I2": [ 178 ],
            "I3": [ 672 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 763 ],
            "I0": [ 580 ],
            "I1": [ 160 ],
            "I2": [ 178 ],
            "I3": [ 672 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 8 ],
            "COUT": [ 764 ],
            "I0": [ 765 ],
            "I1": [ 307 ],
            "I3": [ 7 ],
            "SUM": [ 41 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 764 ],
            "COUT": [ 766 ],
            "I0": [ 732 ],
            "I1": [ 305 ],
            "I3": [ 7 ],
            "SUM": [ 767 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 766 ],
            "COUT": [ 768 ],
            "I0": [ 715 ],
            "I1": [ 302 ],
            "I3": [ 7 ],
            "SUM": [ 769 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 768 ],
            "COUT": [ 770 ],
            "I0": [ 737 ],
            "I1": [ 299 ],
            "I3": [ 7 ],
            "SUM": [ 771 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 770 ],
            "COUT": [ 772 ],
            "I0": [ 773 ],
            "I1": [ 296 ],
            "I3": [ 7 ],
            "SUM": [ 774 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 772 ],
            "COUT": [ 775 ],
            "I0": [ 776 ],
            "I1": [ 293 ],
            "I3": [ 7 ],
            "SUM": [ 777 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 775 ],
            "COUT": [ 778 ],
            "I0": [ 779 ],
            "I1": [ 290 ],
            "I3": [ 7 ],
            "SUM": [ 780 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 778 ],
            "COUT": [ 781 ],
            "I0": [ 754 ],
            "I1": [ 287 ],
            "I3": [ 7 ],
            "SUM": [ 782 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 781 ],
            "COUT": [ 783 ],
            "I0": [ 784 ],
            "I1": [ 284 ],
            "I3": [ 7 ],
            "SUM": [ 785 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 783 ],
            "COUT": [ 786 ],
            "I0": [ 787 ],
            "I1": [ 281 ],
            "I3": [ 7 ],
            "SUM": [ 788 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 786 ],
            "COUT": [ 789 ],
            "I0": [ 744 ],
            "I1": [ 269 ],
            "I3": [ 7 ],
            "SUM": [ 790 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 789 ],
            "COUT": [ 791 ],
            "I0": [ 792 ],
            "I1": [ 251 ],
            "I3": [ 7 ],
            "SUM": [ 793 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 791 ],
            "COUT": [ 794 ],
            "I0": [ 795 ],
            "I1": [ 214 ],
            "I3": [ 7 ],
            "SUM": [ 796 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 794 ],
            "COUT": [ 797 ],
            "I0": [ 750 ],
            "I1": [ 196 ],
            "I3": [ 7 ],
            "SUM": [ 798 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 797 ],
            "COUT": [ 799 ],
            "I0": [ 758 ],
            "I1": [ 178 ],
            "I3": [ 7 ],
            "SUM": [ 800 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 799 ],
            "COUT": [ 707 ],
            "I0": [ 761 ],
            "I1": [ 160 ],
            "I3": [ 7 ],
            "SUM": [ 801 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 802 ],
            "COUT": [ 748 ],
            "I0": [ 7 ],
            "I1": [ 795 ],
            "I3": [ 8 ],
            "SUM": [ 803 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 803 ],
            "Q": [ 795 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 804 ],
            "I0": [ 214 ],
            "I1": [ 795 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 805 ],
            "I0": [ 761 ],
            "I1": [ 758 ],
            "I2": [ 750 ],
            "I3": [ 795 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 806 ],
            "COUT": [ 802 ],
            "I0": [ 7 ],
            "I1": [ 792 ],
            "I3": [ 8 ],
            "SUM": [ 807 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 807 ],
            "Q": [ 792 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 808 ],
            "COUT": [ 809 ],
            "I0": [ 7 ],
            "I1": [ 787 ],
            "I3": [ 8 ],
            "SUM": [ 810 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 811 ],
            "Q": [ 787 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 812 ],
            "COUT": [ 808 ],
            "I0": [ 7 ],
            "I1": [ 784 ],
            "I3": [ 8 ],
            "SUM": [ 813 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 814 ],
            "Q": [ 784 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 815 ],
            "I0": [ 792 ],
            "I1": [ 744 ],
            "I2": [ 787 ],
            "I3": [ 784 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 816 ],
            "I0": [ 815 ],
            "I1": [ 805 ],
            "I2": [ 817 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 818 ],
            "I0": [ 819 ],
            "I1": [ 820 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 821 ],
            "I1": [ 822 ],
            "O": [ 819 ],
            "S0": [ 716 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 823 ],
            "I1": [ 824 ],
            "O": [ 820 ],
            "S0": [ 738 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 823 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 824 ],
            "I0": [ 663 ],
            "I1": [ 666 ],
            "I2": [ 669 ],
            "I3": [ 672 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 821 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 822 ],
            "I0": [ 699 ],
            "I1": [ 702 ],
            "I2": [ 705 ],
            "I3": [ 708 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 825 ],
            "I1": [ 826 ],
            "O": [ 817 ],
            "S0": [ 827 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 825 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 826 ],
            "I0": [ 737 ],
            "I1": [ 715 ],
            "I2": [ 732 ],
            "I3": [ 765 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 828 ],
            "COUT": [ 829 ],
            "I0": [ 7 ],
            "I1": [ 779 ],
            "I3": [ 8 ],
            "SUM": [ 830 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 829 ],
            "COUT": [ 812 ],
            "I0": [ 7 ],
            "I1": [ 754 ],
            "I3": [ 8 ],
            "SUM": [ 831 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 832 ],
            "Q": [ 779 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 833 ],
            "COUT": [ 828 ],
            "I0": [ 7 ],
            "I1": [ 776 ],
            "I3": [ 8 ],
            "SUM": [ 834 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 711 ],
            "COUT": [ 721 ],
            "I0": [ 7 ],
            "I1": [ 693 ],
            "I3": [ 8 ],
            "SUM": [ 835 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 835 ],
            "Q": [ 693 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 836 ],
            "Q": [ 776 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 837 ],
            "COUT": [ 833 ],
            "I0": [ 7 ],
            "I1": [ 773 ],
            "I3": [ 8 ],
            "SUM": [ 838 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 839 ],
            "COUT": [ 840 ],
            "I0": [ 7 ],
            "I1": [ 663 ],
            "I3": [ 8 ],
            "SUM": [ 739 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 841 ],
            "COUT": [ 839 ],
            "I0": [ 7 ],
            "I1": [ 666 ],
            "I3": [ 8 ],
            "SUM": [ 728 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 842 ],
            "COUT": [ 843 ],
            "I0": [ 7 ],
            "I1": [ 702 ],
            "I3": [ 8 ],
            "SUM": [ 718 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 844 ],
            "COUT": [ 842 ],
            "I0": [ 7 ],
            "I1": [ 705 ],
            "I3": [ 8 ],
            "SUM": [ 719 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 845 ],
            "COUT": [ 844 ],
            "I0": [ 7 ],
            "I1": [ 708 ],
            "I3": [ 8 ],
            "SUM": [ 720 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 846 ],
            "COUT": [ 845 ],
            "I0": [ 7 ],
            "I1": [ 761 ],
            "I3": [ 8 ],
            "SUM": [ 847 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 749 ],
            "COUT": [ 846 ],
            "I0": [ 7 ],
            "I1": [ 758 ],
            "I3": [ 8 ],
            "SUM": [ 848 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14_I1_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 847 ],
            "Q": [ 761 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14_I1_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 848 ],
            "Q": [ 758 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 809 ],
            "COUT": [ 806 ],
            "I0": [ 7 ],
            "I1": [ 744 ],
            "I3": [ 8 ],
            "SUM": [ 743 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 849 ],
            "COUT": [ 850 ],
            "I0": [ 7 ],
            "I1": [ 715 ],
            "I3": [ 8 ],
            "SUM": [ 851 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_2_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 850 ],
            "COUT": [ 837 ],
            "I0": [ 7 ],
            "I1": [ 737 ],
            "I3": [ 8 ],
            "SUM": [ 852 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 853 ],
            "COUT": [ 841 ],
            "I0": [ 7 ],
            "I1": [ 669 ],
            "I3": [ 8 ],
            "SUM": [ 740 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 746 ],
            "COUT": [ 853 ],
            "I0": [ 7 ],
            "I1": [ 672 ],
            "I3": [ 8 ],
            "SUM": [ 741 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 734 ],
            "COUT": [ 745 ],
            "I0": [ 7 ],
            "I1": [ 678 ],
            "I3": [ 8 ],
            "SUM": [ 742 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 854 ],
            "COUT": [ 733 ],
            "I0": [ 7 ],
            "I1": [ 684 ],
            "I3": [ 8 ],
            "SUM": [ 729 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 722 ],
            "COUT": [ 854 ],
            "I0": [ 7 ],
            "I1": [ 687 ],
            "I3": [ 8 ],
            "SUM": [ 726 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 855 ],
            "COUT": [ 849 ],
            "I0": [ 7 ],
            "I1": [ 732 ],
            "I3": [ 8 ],
            "SUM": [ 856 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 7 ],
            "COUT": [ 855 ],
            "I0": [ 8 ],
            "I1": [ 765 ],
            "I3": [ 8 ],
            "SUM": [ 857 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 843 ],
            "COUT": [ 710 ],
            "I0": [ 7 ],
            "I1": [ 699 ],
            "I3": [ 8 ],
            "SUM": [ 717 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 811 ],
            "I0": [ 810 ],
            "I1": [ 816 ],
            "I2": [ 818 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 814 ],
            "I0": [ 813 ],
            "I1": [ 816 ],
            "I2": [ 818 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 753 ],
            "I0": [ 831 ],
            "I1": [ 816 ],
            "I2": [ 818 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 832 ],
            "I0": [ 830 ],
            "I1": [ 816 ],
            "I2": [ 818 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 836 ],
            "I0": [ 834 ],
            "I1": [ 816 ],
            "I2": [ 818 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 858 ],
            "I0": [ 852 ],
            "I1": [ 816 ],
            "I2": [ 818 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 859 ],
            "I0": [ 765 ],
            "I1": [ 816 ],
            "I2": [ 818 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 838 ],
            "Q": [ 773 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 827 ],
            "I0": [ 754 ],
            "I1": [ 779 ],
            "I2": [ 776 ],
            "I3": [ 773 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 858 ],
            "Q": [ 737 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 851 ],
            "Q": [ 715 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 856 ],
            "Q": [ 732 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 859 ],
            "Q": [ 765 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 42 ],
            "I0": [ 860 ],
            "I1": [ 861 ],
            "I2": [ 862 ],
            "I3": [ 863 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 862 ],
            "I0": [ 124 ],
            "I1": [ 251 ],
            "I2": [ 705 ],
            "I3": [ 792 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 863 ],
            "I0": [ 106 ],
            "I1": [ 296 ],
            "I2": [ 702 ],
            "I3": [ 773 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 860 ],
            "I0": [ 51 ],
            "I1": [ 293 ],
            "I2": [ 693 ],
            "I3": [ 776 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 861 ],
            "I0": [ 88 ],
            "I1": [ 281 ],
            "I2": [ 699 ],
            "I3": [ 787 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 864 ],
            "I1": [ 865 ],
            "O": [ 43 ],
            "S0": [ 866 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 867 ],
            "I1": [ 868 ],
            "O": [ 45 ],
            "S0": [ 714 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 867 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 868 ],
            "I0": [ 638 ],
            "I1": [ 687 ],
            "I2": [ 725 ],
            "I3": [ 727 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 864 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 865 ],
            "I0": [ 869 ],
            "I1": [ 870 ],
            "I2": [ 871 ],
            "I3": [ 872 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 869 ],
            "I0": [ 290 ],
            "I1": [ 779 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 870 ],
            "I0": [ 249 ],
            "I1": [ 669 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 871 ],
            "I0": [ 142 ],
            "I1": [ 284 ],
            "I2": [ 708 ],
            "I3": [ 784 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 873 ],
            "I1": [ 874 ],
            "O": [ 872 ],
            "S0": [ 736 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 875 ],
            "I1": [ 876 ],
            "O": [ 866 ],
            "S0": [ 757 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 875 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 876 ],
            "I0": [ 287 ],
            "I1": [ 754 ],
            "I2": [ 804 ],
            "I3": [ 752 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 873 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 874 ],
            "I0": [ 647 ],
            "I1": [ 269 ],
            "I2": [ 678 ],
            "I3": [ 744 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 877 ],
            "I1": [ 878 ],
            "O": [ 44 ],
            "S0": [ 731 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 879 ],
            "I1": [ 880 ],
            "O": [ 877 ],
            "S0": [ 730 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 882 ],
            "O": [ 879 ],
            "S0": [ 724 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 881 ],
            "I0": [ 49 ],
            "I1": [ 641 ],
            "I2": [ 666 ],
            "I3": [ 684 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 882 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 883 ],
            "I1": [ 884 ],
            "O": [ 880 ],
            "S0": [ 724 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 883 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 884 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 885 ],
            "I1": [ 886 ],
            "O": [ 878 ],
            "S0": [ 730 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 887 ],
            "I1": [ 888 ],
            "O": [ 885 ],
            "S0": [ 724 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 887 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 888 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 889 ],
            "I1": [ 890 ],
            "O": [ 886 ],
            "S0": [ 724 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 889 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 890 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 660 ],
            "I0": [ 281 ],
            "I1": [ 284 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 661 ],
            "I0": [ 299 ],
            "I1": [ 287 ],
            "I2": [ 290 ],
            "I3": [ 293 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 891 ],
            "I1": [ 892 ],
            "O": [ 587 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 891 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 892 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 893 ],
            "I1": [ 894 ],
            "O": [ 585 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 895 ],
            "I1": [ 896 ],
            "O": [ 893 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 895 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 896 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 897 ],
            "I1": [ 898 ],
            "O": [ 894 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 897 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 898 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 899 ],
            "I1": [ 900 ],
            "O": [ 583 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 901 ],
            "I1": [ 902 ],
            "O": [ 899 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 903 ],
            "I1": [ 904 ],
            "O": [ 901 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 903 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 904 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 905 ],
            "I1": [ 906 ],
            "O": [ 902 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 905 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 906 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 908 ],
            "O": [ 900 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 909 ],
            "I1": [ 910 ],
            "O": [ 907 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 909 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 910 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 911 ],
            "I1": [ 912 ],
            "O": [ 908 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 911 ],
            "I0": [ 590 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 912 ],
            "I0": [ 590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 913 ],
            "Q": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 914 ],
            "I1": [ 915 ],
            "O": [ 913 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 916 ],
            "I1": [ 917 ],
            "O": [ 914 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 918 ],
            "I1": [ 919 ],
            "O": [ 916 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 920 ],
            "I1": [ 921 ],
            "O": [ 918 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 920 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 921 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 922 ],
            "I1": [ 923 ],
            "O": [ 919 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 922 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 923 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 924 ],
            "I1": [ 925 ],
            "O": [ 917 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 926 ],
            "I1": [ 927 ],
            "O": [ 924 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 926 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 927 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 928 ],
            "I1": [ 929 ],
            "O": [ 925 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 928 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 929 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 930 ],
            "I1": [ 931 ],
            "O": [ 915 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 932 ],
            "I1": [ 933 ],
            "O": [ 930 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 934 ],
            "I1": [ 935 ],
            "O": [ 932 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 934 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 935 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 936 ],
            "I1": [ 937 ],
            "O": [ 933 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 936 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 937 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 938 ],
            "I1": [ 939 ],
            "O": [ 931 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 940 ],
            "I1": [ 941 ],
            "O": [ 938 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 940 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 941 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 942 ],
            "I1": [ 943 ],
            "O": [ 939 ],
            "S0": [ 35 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 942 ],
            "I0": [ 307 ],
            "I1": [ 41 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 943 ],
            "I0": [ 307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 944 ],
            "I1": [ 945 ],
            "O": [ 579 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 946 ],
            "I1": [ 947 ],
            "O": [ 944 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 948 ],
            "I1": [ 949 ],
            "O": [ 946 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 948 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 949 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 951 ],
            "O": [ 947 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 950 ],
            "I0": [ 952 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 953 ],
            "COUT": [ 572 ],
            "I0": [ 7 ],
            "I1": [ 580 ],
            "I3": [ 8 ],
            "SUM": [ 952 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 951 ],
            "I0": [ 952 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 954 ],
            "I1": [ 955 ],
            "O": [ 945 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 956 ],
            "I1": [ 957 ],
            "O": [ 954 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 956 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 957 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 958 ],
            "I1": [ 959 ],
            "O": [ 955 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 958 ],
            "I0": [ 952 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 959 ],
            "I0": [ 41 ],
            "I1": [ 952 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 960 ],
            "Q": [ 650 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 961 ],
            "I1": [ 962 ],
            "O": [ 960 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 963 ],
            "I1": [ 964 ],
            "O": [ 961 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 965 ],
            "I1": [ 966 ],
            "O": [ 963 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 965 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 966 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 967 ],
            "I1": [ 968 ],
            "O": [ 964 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 967 ],
            "I0": [ 969 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 970 ],
            "COUT": [ 953 ],
            "I0": [ 7 ],
            "I1": [ 650 ],
            "I3": [ 8 ],
            "SUM": [ 969 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 968 ],
            "I0": [ 969 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 971 ],
            "I1": [ 972 ],
            "O": [ 962 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 973 ],
            "I1": [ 974 ],
            "O": [ 971 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 973 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 974 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 975 ],
            "I1": [ 976 ],
            "O": [ 972 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 975 ],
            "I0": [ 969 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 976 ],
            "I0": [ 41 ],
            "I1": [ 969 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 977 ],
            "Q": [ 647 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "O": [ 977 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 980 ],
            "I1": [ 981 ],
            "O": [ 978 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 982 ],
            "I1": [ 983 ],
            "O": [ 980 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 982 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 983 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 984 ],
            "I1": [ 985 ],
            "O": [ 981 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 984 ],
            "I0": [ 986 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 987 ],
            "COUT": [ 970 ],
            "I0": [ 7 ],
            "I1": [ 647 ],
            "I3": [ 8 ],
            "SUM": [ 986 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 985 ],
            "I0": [ 986 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 988 ],
            "I1": [ 989 ],
            "O": [ 979 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 990 ],
            "I1": [ 991 ],
            "O": [ 988 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 990 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 991 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 992 ],
            "I1": [ 993 ],
            "O": [ 989 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 992 ],
            "I0": [ 986 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 993 ],
            "I0": [ 41 ],
            "I1": [ 986 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 994 ],
            "Q": [ 644 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 995 ],
            "I1": [ 996 ],
            "O": [ 994 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 997 ],
            "I1": [ 998 ],
            "O": [ 995 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 999 ],
            "I1": [ 1000 ],
            "O": [ 997 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 999 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1000 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1001 ],
            "I1": [ 1002 ],
            "O": [ 998 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1001 ],
            "I0": [ 1003 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1004 ],
            "COUT": [ 987 ],
            "I0": [ 7 ],
            "I1": [ 644 ],
            "I3": [ 8 ],
            "SUM": [ 1003 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1002 ],
            "I0": [ 1003 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1005 ],
            "I1": [ 1006 ],
            "O": [ 996 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 1008 ],
            "O": [ 1005 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1007 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1008 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1009 ],
            "I1": [ 1010 ],
            "O": [ 1006 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1009 ],
            "I0": [ 1003 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1010 ],
            "I0": [ 41 ],
            "I1": [ 1003 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 1011 ],
            "Q": [ 641 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1012 ],
            "I1": [ 1013 ],
            "O": [ 1011 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1014 ],
            "I1": [ 1015 ],
            "O": [ 1012 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1016 ],
            "I1": [ 1017 ],
            "O": [ 1014 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1016 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1017 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 1019 ],
            "O": [ 1015 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1018 ],
            "I0": [ 1020 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1021 ],
            "COUT": [ 1004 ],
            "I0": [ 7 ],
            "I1": [ 641 ],
            "I3": [ 8 ],
            "SUM": [ 1020 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1019 ],
            "I0": [ 1020 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1022 ],
            "I1": [ 1023 ],
            "O": [ 1013 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1024 ],
            "I1": [ 1025 ],
            "O": [ 1022 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1024 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1025 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1026 ],
            "I1": [ 1027 ],
            "O": [ 1023 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1026 ],
            "I0": [ 1020 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1027 ],
            "I0": [ 41 ],
            "I1": [ 1020 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 1028 ],
            "Q": [ 638 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1029 ],
            "I1": [ 1030 ],
            "O": [ 1028 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1031 ],
            "I1": [ 1032 ],
            "O": [ 1029 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1033 ],
            "I1": [ 1034 ],
            "O": [ 1031 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1033 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1034 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1035 ],
            "I1": [ 1036 ],
            "O": [ 1032 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1035 ],
            "I0": [ 1037 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1038 ],
            "COUT": [ 1021 ],
            "I0": [ 7 ],
            "I1": [ 638 ],
            "I3": [ 8 ],
            "SUM": [ 1037 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1036 ],
            "I0": [ 1037 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1039 ],
            "I1": [ 1040 ],
            "O": [ 1030 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1041 ],
            "I1": [ 1042 ],
            "O": [ 1039 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1041 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1042 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1043 ],
            "I1": [ 1044 ],
            "O": [ 1040 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1043 ],
            "I0": [ 1037 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1044 ],
            "I0": [ 41 ],
            "I1": [ 1037 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 1045 ],
            "Q": [ 635 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1046 ],
            "I1": [ 1047 ],
            "O": [ 1045 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1048 ],
            "I1": [ 1049 ],
            "O": [ 1046 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1050 ],
            "I1": [ 1051 ],
            "O": [ 1048 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1050 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1051 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1052 ],
            "I1": [ 1053 ],
            "O": [ 1049 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1052 ],
            "I0": [ 1054 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 62 ],
            "COUT": [ 1038 ],
            "I0": [ 7 ],
            "I1": [ 635 ],
            "I3": [ 8 ],
            "SUM": [ 1054 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1053 ],
            "I0": [ 1054 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1055 ],
            "I1": [ 1056 ],
            "O": [ 1047 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1057 ],
            "I1": [ 1058 ],
            "O": [ 1055 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1057 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1058 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1059 ],
            "I1": [ 1060 ],
            "O": [ 1056 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1059 ],
            "I0": [ 1054 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1060 ],
            "I0": [ 41 ],
            "I1": [ 1054 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1061 ],
            "I1": [ 1062 ],
            "O": [ 46 ],
            "S0": [ 43 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1063 ],
            "I1": [ 1064 ],
            "O": [ 1061 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1065 ],
            "I1": [ 1066 ],
            "O": [ 1063 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1065 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1066 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1067 ],
            "I1": [ 1068 ],
            "O": [ 1064 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1067 ],
            "I0": [ 1069 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 241 ],
            "COUT": [ 1070 ],
            "I0": [ 7 ],
            "I1": [ 47 ],
            "I3": [ 8 ],
            "SUM": [ 1069 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1068 ],
            "I0": [ 1069 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 1072 ],
            "O": [ 1062 ],
            "S0": [ 40 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1073 ],
            "I1": [ 1074 ],
            "O": [ 1071 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1073 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1074 ],
            "I0": [ 7 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1075 ],
            "I1": [ 1076 ],
            "O": [ 1072 ],
            "S0": [ 42 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1075 ],
            "I0": [ 1069 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1076 ],
            "I0": [ 41 ],
            "I1": [ 1069 ],
            "I2": [ 44 ],
            "I3": [ 45 ]
          }
        },
        "rdy_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1077 ],
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1078 ],
            "Q": [ 11 ]
          }
        },
        "rdy_DFFCE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1077 ],
            "I0": [ 1079 ],
            "I1": [ 1080 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1078 ],
            "I0": [ 1079 ],
            "I1": [ 1080 ],
            "I2": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1083 ],
            "I1": [ 1084 ],
            "O": [ 1080 ],
            "S0": [ 1085 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1083 ],
            "I0": [ 7 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1084 ],
            "I0": [ 1086 ],
            "I1": [ 1087 ],
            "I2": [ 1088 ],
            "I3": [ 1089 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1090 ],
            "COUT": [ 1091 ],
            "I0": [ 7 ],
            "I1": [ 1086 ],
            "I3": [ 8 ],
            "SUM": [ 1092 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1093 ],
            "COUT": [ 1090 ],
            "I0": [ 7 ],
            "I1": [ 1087 ],
            "I3": [ 8 ],
            "SUM": [ 1094 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1095 ],
            "COUT": [ 1093 ],
            "I0": [ 7 ],
            "I1": [ 1088 ],
            "I3": [ 8 ],
            "SUM": [ 1096 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1097 ],
            "COUT": [ 1095 ],
            "I0": [ 7 ],
            "I1": [ 1089 ],
            "I3": [ 8 ],
            "SUM": [ 1098 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1091 ],
            "COUT": [ 1099 ],
            "I0": [ 7 ],
            "I1": [ 1100 ],
            "I3": [ 8 ],
            "SUM": [ 1101 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1102 ],
            "COUT": [ 1097 ],
            "I0": [ 7 ],
            "I1": [ 1103 ],
            "I3": [ 8 ],
            "SUM": [ 1104 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1105 ],
            "COUT": [ 1102 ],
            "I0": [ 7 ],
            "I1": [ 1106 ],
            "I3": [ 8 ],
            "SUM": [ 1107 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1108 ],
            "COUT": [ 1109 ],
            "I0": [ 7 ],
            "I1": [ 1110 ],
            "I3": [ 8 ],
            "SUM": [ 1111 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1112 ],
            "COUT": [ 1113 ],
            "I0": [ 7 ],
            "I1": [ 1114 ],
            "I3": [ 8 ],
            "SUM": [ 1115 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_4_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1113 ],
            "COUT": [ 1116 ],
            "I0": [ 7 ],
            "I1": [ 1117 ],
            "I3": [ 8 ],
            "SUM": [ 1118 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1119 ],
            "COUT": [ 1112 ],
            "I0": [ 7 ],
            "I1": [ 1120 ],
            "I3": [ 8 ],
            "SUM": [ 1121 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1115 ],
            "Q": [ 1114 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1121 ],
            "Q": [ 1120 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1122 ],
            "Q": [ 1123 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1_DFFC_Q_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1124 ],
            "Q": [ 1125 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1126 ],
            "I0": [ 1114 ],
            "I1": [ 1120 ],
            "I2": [ 1123 ],
            "I3": [ 1125 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1127 ],
            "COUT": [ 1105 ],
            "I0": [ 7 ],
            "I1": [ 1128 ],
            "I3": [ 8 ],
            "SUM": [ 1129 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 7 ],
            "COUT": [ 1127 ],
            "I0": [ 8 ],
            "I1": [ 1130 ],
            "I3": [ 8 ],
            "SUM": [ 1131 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1132 ],
            "COUT": [ 1133 ],
            "I0": [ 7 ],
            "I1": [ 1134 ],
            "I3": [ 8 ],
            "SUM": [ 1135 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1133 ],
            "COUT": [ 1136 ],
            "I0": [ 7 ],
            "I1": [ 1125 ],
            "I3": [ 8 ],
            "SUM": [ 1137 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_I1_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1135 ],
            "Q": [ 1134 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_I1_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1138 ],
            "Q": [ 1139 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1140 ],
            "I0": [ 1134 ],
            "I1": [ 1139 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1099 ],
            "COUT": [ 1141 ],
            "I0": [ 7 ],
            "I1": [ 1142 ],
            "I3": [ 8 ],
            "SUM": [ 1143 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1144 ],
            "I0": [ 1079 ],
            "I1": [ 1143 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1145 ],
            "I0": [ 1092 ],
            "I1": [ 1079 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1146 ],
            "I0": [ 1079 ],
            "I1": [ 1147 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_10_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1148 ],
            "COUT": [ 1149 ],
            "I0": [ 7 ],
            "I1": [ 1150 ],
            "I3": [ 8 ],
            "SUM": [ 1147 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1151 ],
            "I0": [ 1079 ],
            "I1": [ 1152 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_11_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1153 ],
            "COUT": [ 1148 ],
            "I0": [ 7 ],
            "I1": [ 1154 ],
            "I3": [ 8 ],
            "SUM": [ 1152 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1155 ],
            "I0": [ 1079 ],
            "I1": [ 1156 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_12_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1141 ],
            "COUT": [ 1153 ],
            "I0": [ 7 ],
            "I1": [ 1157 ],
            "I3": [ 8 ],
            "SUM": [ 1156 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1158 ],
            "I0": [ 1130 ],
            "I1": [ 1079 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1159 ],
            "I0": [ 1079 ],
            "I1": [ 1081 ],
            "I2": [ 1082 ],
            "I3": [ 1160 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1161 ],
            "I0": [ 1079 ],
            "I1": [ 1081 ],
            "I2": [ 1082 ],
            "I3": [ 1118 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1122 ],
            "I0": [ 1079 ],
            "I1": [ 1081 ],
            "I2": [ 1082 ],
            "I3": [ 1162 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_4_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1136 ],
            "COUT": [ 1119 ],
            "I0": [ 7 ],
            "I1": [ 1123 ],
            "I3": [ 8 ],
            "SUM": [ 1162 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1124 ],
            "I0": [ 1079 ],
            "I1": [ 1081 ],
            "I2": [ 1082 ],
            "I3": [ 1137 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1138 ],
            "I0": [ 1079 ],
            "I1": [ 1081 ],
            "I2": [ 1163 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_6_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1164 ],
            "COUT": [ 1132 ],
            "I0": [ 7 ],
            "I1": [ 1139 ],
            "I3": [ 8 ],
            "SUM": [ 1163 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1165 ],
            "I0": [ 1079 ],
            "I1": [ 1166 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_7_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1167 ],
            "COUT": [ 1164 ],
            "I0": [ 7 ],
            "I1": [ 1168 ],
            "I3": [ 8 ],
            "SUM": [ 1166 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1169 ],
            "I0": [ 1079 ],
            "I1": [ 1170 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_8_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1171 ],
            "COUT": [ 1167 ],
            "I0": [ 7 ],
            "I1": [ 1172 ],
            "I3": [ 8 ],
            "SUM": [ 1170 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1173 ],
            "I0": [ 1079 ],
            "I1": [ 1174 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_9_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1149 ],
            "COUT": [ 1171 ],
            "I0": [ 7 ],
            "I1": [ 1175 ],
            "I3": [ 8 ],
            "SUM": [ 1174 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1145 ],
            "Q": [ 1086 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1094 ],
            "Q": [ 1087 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1096 ],
            "Q": [ 1088 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_DFFC_Q_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1098 ],
            "Q": [ 1089 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1176 ],
            "I0": [ 1088 ],
            "I1": [ 1089 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1177 ],
            "I0": [ 1086 ],
            "I1": [ 1087 ],
            "I2": [ 1176 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1178 ],
            "I0": [ 1168 ],
            "I1": [ 1172 ],
            "I2": [ 1175 ],
            "I3": [ 1150 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1179 ],
            "I0": [ 1154 ],
            "I1": [ 1157 ],
            "I2": [ 1142 ],
            "I3": [ 1100 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1151 ],
            "Q": [ 1154 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1155 ],
            "Q": [ 1157 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1180 ],
            "I0": [ 1154 ],
            "I1": [ 1157 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1173 ],
            "Q": [ 1175 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1146 ],
            "Q": [ 1150 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1144 ],
            "Q": [ 1142 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F_DFFC_Q_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1101 ],
            "Q": [ 1100 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1085 ],
            "I0": [ 1103 ],
            "I1": [ 1106 ],
            "I2": [ 1128 ],
            "I3": [ 1130 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1104 ],
            "Q": [ 1103 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1107 ],
            "Q": [ 1106 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1129 ],
            "Q": [ 1128 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0_DFFC_Q_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1158 ],
            "Q": [ 1130 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1081 ],
            "I0": [ 1086 ],
            "I1": [ 1087 ],
            "I2": [ 1176 ],
            "I3": [ 1085 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1116 ],
            "COUT": [ 1108 ],
            "I0": [ 7 ],
            "I1": [ 1181 ],
            "I3": [ 8 ],
            "SUM": [ 1160 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1111 ],
            "Q": [ 1110 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1159 ],
            "Q": [ 1181 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1161 ],
            "Q": [ 1117 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1182 ],
            "I0": [ 1110 ],
            "I1": [ 1181 ],
            "I2": [ 1117 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0_F_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1165 ],
            "Q": [ 1168 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0_F_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 34 ],
            "D": [ 1169 ],
            "Q": [ 1172 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1183 ],
            "I1": [ 1184 ],
            "O": [ 1079 ],
            "S0": [ 1180 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1185 ],
            "I1": [ 1186 ],
            "O": [ 1082 ],
            "S0": [ 1126 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1185 ],
            "I0": [ 7 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1186 ],
            "I0": [ 1168 ],
            "I1": [ 1172 ],
            "I2": [ 1140 ],
            "I3": [ 1182 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1183 ],
            "I0": [ 7 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1184 ],
            "I0": [ 1175 ],
            "I1": [ 1150 ],
            "I2": [ 1142 ],
            "I3": [ 1100 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 713 ],
            "I0": [ 1178 ],
            "I1": [ 1085 ],
            "I2": [ 1179 ],
            "I3": [ 1177 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1187 ],
            "CLK": [ 34 ],
            "D": [ 1188 ],
            "Q": [ 1189 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1187 ],
            "CLK": [ 34 ],
            "D": [ 1190 ],
            "Q": [ 1191 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1190 ],
            "I0": [ 1192 ],
            "I1": [ 1193 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1194 ],
            "COUT": [ 1195 ],
            "I0": [ 7 ],
            "I1": [ 1191 ],
            "I3": [ 8 ],
            "SUM": [ 1193 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1187 ],
            "CLK": [ 34 ],
            "D": [ 1196 ],
            "Q": [ 1197 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1196 ],
            "I0": [ 1192 ],
            "I1": [ 1198 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1199 ],
            "COUT": [ 1194 ],
            "I0": [ 7 ],
            "I1": [ 1197 ],
            "I3": [ 8 ],
            "SUM": [ 1198 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1187 ],
            "CLK": [ 34 ],
            "D": [ 1200 ],
            "Q": [ 1201 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1200 ],
            "I0": [ 1192 ],
            "I1": [ 1202 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1203 ],
            "COUT": [ 1199 ],
            "I0": [ 7 ],
            "I1": [ 1201 ],
            "I3": [ 8 ],
            "SUM": [ 1202 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1187 ],
            "CLK": [ 34 ],
            "D": [ 1204 ],
            "Q": [ 1205 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1204 ],
            "I0": [ 1192 ],
            "I1": [ 1206 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1207 ],
            "COUT": [ 1203 ],
            "I0": [ 7 ],
            "I1": [ 1205 ],
            "I3": [ 8 ],
            "SUM": [ 1206 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 7 ],
            "COUT": [ 1207 ],
            "I0": [ 8 ],
            "I1": [ 1208 ],
            "I3": [ 8 ],
            "SUM": [ 1209 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1187 ],
            "CLK": [ 34 ],
            "D": [ 1210 ],
            "Q": [ 1208 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1210 ],
            "I0": [ 1192 ],
            "I1": [ 1208 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1211 ],
            "I1": [ 1212 ],
            "O": [ 1187 ],
            "S0": [ 1213 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1211 ],
            "I0": [ 1192 ],
            "I1": [ 1214 ],
            "I2": [ 1215 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1215 ],
            "I0": [ 1216 ],
            "I1": [ 1217 ],
            "I2": [ 1218 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1219 ],
            "I0": [ 1217 ],
            "I1": [ 1220 ],
            "I2": [ 1221 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1222 ],
            "COUT": [ 1221 ],
            "I0": [ 7 ],
            "I1": [ 1216 ],
            "I3": [ 7 ],
            "SUM": [ 1223 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1224 ],
            "COUT": [ 1222 ],
            "I0": [ 7 ],
            "I1": [ 1225 ],
            "I3": [ 7 ],
            "SUM": [ 1226 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1227 ],
            "COUT": [ 1224 ],
            "I0": [ 8 ],
            "I1": [ 1217 ],
            "I3": [ 7 ],
            "SUM": [ 1228 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1229 ],
            "COUT": [ 1227 ],
            "I0": [ 7 ],
            "I1": [ 1230 ],
            "I3": [ 7 ],
            "SUM": [ 1231 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 8 ],
            "COUT": [ 1229 ],
            "I0": [ 7 ],
            "I1": [ 1232 ],
            "I3": [ 7 ],
            "SUM": [ 1233 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1218 ],
            "I0": [ 1225 ],
            "I1": [ 1230 ],
            "I2": [ 1232 ],
            "I3": [ 1220 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000001110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1212 ],
            "I0": [ 1234 ],
            "I1": [ 1192 ],
            "I2": [ 1214 ],
            "I3": [ 1215 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1188 ],
            "I0": [ 1192 ],
            "I1": [ 1235 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1195 ],
            "COUT": [ 1236 ],
            "I0": [ 7 ],
            "I1": [ 1189 ],
            "I3": [ 8 ],
            "SUM": [ 1235 ]
          }
        },
        "ws2812.state_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 1237 ],
            "Q": [ 1192 ]
          }
        },
        "ws2812.state_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 1238 ],
            "Q": [ 1239 ]
          }
        },
        "ws2812.state_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1238 ],
            "I0": [ 10 ],
            "I1": [ 1192 ],
            "I2": [ 1240 ],
            "I3": [ 1241 ]
          }
        },
        "ws2812.state_DFF_Q_1_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1240 ],
            "I0": [ 1205 ],
            "I1": [ 1208 ],
            "I2": [ 1242 ]
          }
        },
        "ws2812.state_DFF_Q_1_D_LUT4_F_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1242 ],
            "I0": [ 1189 ],
            "I1": [ 1191 ],
            "I2": [ 1197 ],
            "I3": [ 1201 ]
          }
        },
        "ws2812.state_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 34 ],
            "D": [ 1243 ],
            "Q": [ 1214 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1244 ],
            "I1": [ 1245 ],
            "O": [ 1243 ],
            "S0": [ 1246 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1244 ],
            "I0": [ 10 ],
            "I1": [ 1214 ],
            "I2": [ 11 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1245 ],
            "I0": [ 10 ],
            "I1": [ 1239 ],
            "I2": [ 1214 ],
            "I3": [ 11 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1241 ],
            "I0": [ 1239 ],
            "I1": [ 1246 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1246 ],
            "I0": [ 1216 ],
            "I1": [ 1225 ],
            "I2": [ 1247 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1247 ],
            "I0": [ 1217 ],
            "I1": [ 1230 ],
            "I2": [ 1232 ],
            "I3": [ 1220 ]
          }
        },
        "ws2812.state_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 1249 ],
            "O": [ 1237 ],
            "S0": [ 1240 ]
          }
        },
        "ws2812.state_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1248 ],
            "I0": [ 10 ],
            "I1": [ 1192 ],
            "I2": [ 1214 ],
            "I3": [ 11 ]
          }
        },
        "ws2812.state_DFF_Q_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1249 ],
            "I0": [ 10 ],
            "I1": [ 1214 ],
            "I2": [ 11 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1250 ],
            "CLK": [ 34 ],
            "D": [ 1251 ],
            "Q": [ 1216 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1250 ],
            "CLK": [ 34 ],
            "D": [ 1252 ],
            "Q": [ 1225 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1252 ],
            "I0": [ 1253 ],
            "I1": [ 1254 ],
            "I2": [ 1241 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1255 ],
            "COUT": [ 1256 ],
            "I0": [ 7 ],
            "I1": [ 1225 ],
            "I3": [ 8 ],
            "SUM": [ 1253 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1256 ],
            "COUT": [ 1257 ],
            "I0": [ 7 ],
            "I1": [ 1216 ],
            "I3": [ 8 ],
            "SUM": [ 1258 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1250 ],
            "CLK": [ 34 ],
            "D": [ 1259 ],
            "Q": [ 1217 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1259 ],
            "I0": [ 1239 ],
            "I1": [ 1260 ],
            "I2": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1261 ],
            "COUT": [ 1255 ],
            "I0": [ 7 ],
            "I1": [ 1217 ],
            "I3": [ 8 ],
            "SUM": [ 1260 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1250 ],
            "CLK": [ 34 ],
            "D": [ 1262 ],
            "Q": [ 1230 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1262 ],
            "I0": [ 1239 ],
            "I1": [ 1263 ],
            "I2": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1264 ],
            "COUT": [ 1261 ],
            "I0": [ 7 ],
            "I1": [ 1230 ],
            "I3": [ 8 ],
            "SUM": [ 1263 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1265 ],
            "COUT": [ 1264 ],
            "I0": [ 7 ],
            "I1": [ 1232 ],
            "I3": [ 8 ],
            "SUM": [ 1266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 7 ],
            "COUT": [ 1265 ],
            "I0": [ 8 ],
            "I1": [ 1220 ],
            "I3": [ 8 ],
            "SUM": [ 1267 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:115.27-115.43|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1268 ],
            "COUT": [ 1269 ],
            "I0": [ 8 ],
            "I1": [ 1191 ],
            "I3": [ 7 ],
            "SUM": [ 1270 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:115.27-115.43|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 8 ],
            "COUT": [ 1268 ],
            "I0": [ 7 ],
            "I1": [ 1197 ],
            "I3": [ 7 ],
            "SUM": [ 1271 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1272 ],
            "I0": [ 1192 ],
            "I1": [ 1215 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1254 ],
            "I0": [ 1192 ],
            "I1": [ 1234 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1234 ],
            "I0": [ 1216 ],
            "I1": [ 1273 ],
            "I2": [ 1274 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1275 ],
            "COUT": [ 1273 ],
            "I0": [ 8 ],
            "I1": [ 1216 ],
            "I3": [ 7 ],
            "SUM": [ 1276 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1277 ],
            "COUT": [ 1275 ],
            "I0": [ 7 ],
            "I1": [ 1225 ],
            "I3": [ 7 ],
            "SUM": [ 1278 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1279 ],
            "COUT": [ 1277 ],
            "I0": [ 7 ],
            "I1": [ 1217 ],
            "I3": [ 7 ],
            "SUM": [ 1280 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 8 ],
            "COUT": [ 1279 ],
            "I0": [ 7 ],
            "I1": [ 1230 ],
            "I3": [ 7 ],
            "SUM": [ 1281 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1274 ],
            "I0": [ 1232 ],
            "I1": [ 1220 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1282 ],
            "I0": [ 1225 ],
            "I1": [ 1283 ],
            "I2": [ 1274 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1284 ],
            "I0": [ 1282 ],
            "I1": [ 1234 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1285 ],
            "I0": [ 1239 ],
            "I1": [ 1214 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1286 ],
            "I1": [ 1287 ],
            "O": [ 1288 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1290 ],
            "I1": [ 1291 ],
            "O": [ 1286 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1290 ],
            "I0": [ 1293 ],
            "I1": [ 1270 ],
            "I2": [ 1215 ],
            "I3": [ 1219 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1291 ],
            "I0": [ 1293 ],
            "I1": [ 1270 ],
            "I2": [ 1215 ],
            "I3": [ 1219 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1294 ],
            "I1": [ 1295 ],
            "O": [ 1287 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1294 ],
            "I0": [ 1293 ],
            "I1": [ 1270 ],
            "I2": [ 1215 ],
            "I3": [ 1219 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1295 ],
            "I0": [ 1293 ],
            "I1": [ 1270 ],
            "I2": [ 1215 ],
            "I3": [ 1219 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1296 ],
            "COUT": [ 1283 ],
            "I0": [ 7 ],
            "I1": [ 1216 ],
            "I3": [ 7 ],
            "SUM": [ 1297 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1298 ],
            "COUT": [ 1296 ],
            "I0": [ 8 ],
            "I1": [ 1225 ],
            "I3": [ 7 ],
            "SUM": [ 1299 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1300 ],
            "COUT": [ 1298 ],
            "I0": [ 7 ],
            "I1": [ 1217 ],
            "I3": [ 7 ],
            "SUM": [ 1301 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 8 ],
            "COUT": [ 1300 ],
            "I0": [ 7 ],
            "I1": [ 1230 ],
            "I3": [ 7 ],
            "SUM": [ 1302 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1213 ],
            "I0": [ 1270 ],
            "I1": [ 1292 ],
            "I2": [ 1289 ],
            "I3": [ 1293 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1303 ],
            "I1": [ 1304 ],
            "O": [ 1293 ],
            "S0": [ 1305 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1303 ],
            "I0": [ 1201 ],
            "I1": [ 1306 ],
            "I2": [ 1307 ],
            "I3": [ 1308 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1304 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1307 ],
            "I0": [ 1208 ],
            "I1": [ 1309 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT2_F_I1_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 29 ],
            "Q": [ 1309 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 14 ],
            "I0": [ 27 ],
            "I1": [ 1309 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1306 ],
            "I0": [ 1205 ],
            "I1": [ 1208 ],
            "I2": [ 15 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1308 ],
            "I0": [ 1205 ],
            "I1": [ 1208 ],
            "I2": [ 1310 ],
            "I3": [ 13 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_DFFP_Q": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 15 ],
            "PRESET": [ 10 ],
            "Q": [ 1310 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 12 ],
            "I0": [ 27 ],
            "I1": [ 1310 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_DFFC_D": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 1311 ],
            "Q": [ 1312 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 24 ],
            "I0": [ 1313 ],
            "I1": [ 27 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1314 ],
            "I0": [ 1315 ],
            "I1": [ 27 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 31 ],
            "I0": [ 1316 ],
            "I1": [ 27 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 20 ],
            "I0": [ 1317 ],
            "I1": [ 27 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1311 ],
            "I0": [ 27 ],
            "I1": [ 1318 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 26 ],
            "I0": [ 1312 ],
            "I1": [ 27 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 27 ],
            "Q": [ 1313 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1319 ],
            "I1": [ 1320 ],
            "O": [ 1321 ],
            "S0": [ 1313 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1323 ],
            "O": [ 1319 ],
            "S0": [ 25 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1324 ],
            "I1": [ 1325 ],
            "O": [ 1322 ],
            "S0": [ 22 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1326 ],
            "I1": [ 1327 ],
            "O": [ 1324 ],
            "S0": [ 23 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1326 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1327 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1329 ],
            "O": [ 1325 ],
            "S0": [ 23 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1328 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1329 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1330 ],
            "I1": [ 1331 ],
            "O": [ 1323 ],
            "S0": [ 22 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1332 ],
            "I1": [ 1333 ],
            "O": [ 1330 ],
            "S0": [ 23 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1332 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1333 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1334 ],
            "I1": [ 1335 ],
            "O": [ 1331 ],
            "S0": [ 23 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1334 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1335 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1336 ],
            "I1": [ 1337 ],
            "O": [ 1320 ],
            "S0": [ 25 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1339 ],
            "O": [ 1336 ],
            "S0": [ 22 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1340 ],
            "I1": [ 1341 ],
            "O": [ 1338 ],
            "S0": [ 23 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1340 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1341 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1342 ],
            "I1": [ 1343 ],
            "O": [ 1339 ],
            "S0": [ 23 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1342 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1343 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1344 ],
            "I1": [ 1345 ],
            "O": [ 1337 ],
            "S0": [ 22 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1346 ],
            "I1": [ 1347 ],
            "O": [ 1344 ],
            "S0": [ 23 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1346 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1347 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1348 ],
            "I1": [ 1349 ],
            "O": [ 1345 ],
            "S0": [ 23 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1348 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1349 ],
            "I0": [ 1197 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 1314 ],
            "Q": [ 1316 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O_DFFP_Q": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 33 ],
            "PRESET": [ 10 ],
            "Q": [ 1315 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1350 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 32 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1351 ],
            "I1": [ 1352 ],
            "O": [ 1305 ],
            "S0": [ 28 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1353 ],
            "I1": [ 1354 ],
            "O": [ 1351 ],
            "S0": [ 1318 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1355 ],
            "I1": [ 1356 ],
            "O": [ 1353 ],
            "S0": [ 27 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1355 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 1312 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1356 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 1312 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1357 ],
            "I1": [ 1358 ],
            "O": [ 1354 ],
            "S0": [ 27 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1357 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 1312 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1358 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 1312 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1359 ],
            "I1": [ 1360 ],
            "O": [ 1352 ],
            "S0": [ 1318 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1361 ],
            "I1": [ 1362 ],
            "O": [ 1359 ],
            "S0": [ 27 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1361 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 1312 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1362 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 1312 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1363 ],
            "I1": [ 1364 ],
            "O": [ 1360 ],
            "S0": [ 27 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1363 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 1312 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1364 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 1312 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_S0_DFFP_Q": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "PRESET": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 28 ],
            "PRESET": [ 10 ],
            "Q": [ 1318 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1365 ],
            "I1": [ 1366 ],
            "O": [ 1292 ],
            "S0": [ 1367 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1368 ],
            "I1": [ 1369 ],
            "O": [ 1365 ],
            "S0": [ 1370 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1368 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1369 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 1372 ],
            "O": [ 1366 ],
            "S0": [ 1370 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1371 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1372 ],
            "I0": [ 1205 ],
            "I1": [ 1208 ],
            "I2": [ 16 ],
            "I3": [ 30 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1373 ],
            "I1": [ 1374 ],
            "O": [ 1370 ],
            "S0": [ 17 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1373 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 29 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1374 ],
            "I0": [ 1201 ],
            "I1": [ 1205 ],
            "I2": [ 1208 ],
            "I3": [ 29 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1375 ],
            "I1": [ 1376 ],
            "O": [ 1367 ],
            "S0": [ 21 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1377 ],
            "I1": [ 1378 ],
            "O": [ 1375 ],
            "S0": [ 1317 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1379 ],
            "I1": [ 1380 ],
            "O": [ 1377 ],
            "S0": [ 18 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1381 ],
            "I1": [ 1382 ],
            "O": [ 1379 ],
            "S0": [ 19 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1381 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1382 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1383 ],
            "I1": [ 1384 ],
            "O": [ 1380 ],
            "S0": [ 19 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1383 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1384 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1385 ],
            "I1": [ 1386 ],
            "O": [ 1378 ],
            "S0": [ 18 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1387 ],
            "I1": [ 1388 ],
            "O": [ 1385 ],
            "S0": [ 19 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1387 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1388 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1389 ],
            "I1": [ 1390 ],
            "O": [ 1386 ],
            "S0": [ 19 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1389 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1390 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 32 ],
            "Q": [ 1317 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1391 ],
            "I1": [ 1392 ],
            "O": [ 1376 ],
            "S0": [ 1317 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1393 ],
            "I1": [ 1394 ],
            "O": [ 1391 ],
            "S0": [ 18 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1395 ],
            "I1": [ 1396 ],
            "O": [ 1393 ],
            "S0": [ 19 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1395 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1396 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1397 ],
            "I1": [ 1398 ],
            "O": [ 1394 ],
            "S0": [ 19 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1397 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1398 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1399 ],
            "I1": [ 1400 ],
            "O": [ 1392 ],
            "S0": [ 18 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1401 ],
            "I1": [ 1402 ],
            "O": [ 1399 ],
            "S0": [ 19 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1401 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1402 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1403 ],
            "I1": [ 1404 ],
            "O": [ 1400 ],
            "S0": [ 19 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1403 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1205 ],
            "I3": [ 1208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1404 ],
            "I0": [ 1197 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1405 ],
            "I1": [ 1406 ],
            "O": [ 1289 ],
            "S0": [ 1321 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1407 ],
            "I1": [ 1408 ],
            "O": [ 1405 ],
            "S0": [ 1350 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1409 ],
            "I1": [ 1410 ],
            "O": [ 1407 ],
            "S0": [ 33 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1409 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1410 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1411 ],
            "I1": [ 1412 ],
            "O": [ 1408 ],
            "S0": [ 33 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1411 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1412 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1413 ],
            "I1": [ 1414 ],
            "O": [ 1406 ],
            "S0": [ 1350 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "O": [ 1413 ],
            "S0": [ 33 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1415 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1416 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1417 ],
            "I1": [ 1418 ],
            "O": [ 1414 ],
            "S0": [ 33 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1417 ],
            "I0": [ 1205 ],
            "I1": [ 1208 ],
            "I2": [ 1316 ],
            "I3": [ 1315 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1418 ],
            "I0": [ 1205 ],
            "I1": [ 1208 ],
            "I2": [ 1316 ],
            "I3": [ 1315 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1250 ],
            "CLK": [ 34 ],
            "D": [ 1419 ],
            "Q": [ 1232 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1420 ],
            "I1": [ 1421 ],
            "O": [ 1419 ],
            "S0": [ 1272 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1423 ],
            "O": [ 1420 ],
            "S0": [ 1293 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1424 ],
            "I1": [ 1425 ],
            "O": [ 1422 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1426 ],
            "I1": [ 1427 ],
            "O": [ 1424 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1426 ],
            "I0": [ 1239 ],
            "I1": [ 1270 ],
            "I2": [ 1266 ],
            "I3": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1427 ],
            "I0": [ 1239 ],
            "I1": [ 1266 ],
            "I2": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1428 ],
            "I1": [ 1429 ],
            "O": [ 1425 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1428 ],
            "I0": [ 1239 ],
            "I1": [ 1266 ],
            "I2": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1429 ],
            "I0": [ 1239 ],
            "I1": [ 1266 ],
            "I2": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1430 ],
            "I1": [ 1431 ],
            "O": [ 1423 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1432 ],
            "I1": [ 1433 ],
            "O": [ 1430 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1432 ],
            "I0": [ 1239 ],
            "I1": [ 1266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1433 ],
            "I0": [ 1239 ],
            "I1": [ 1270 ],
            "I2": [ 1266 ],
            "I3": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1434 ],
            "I1": [ 1435 ],
            "O": [ 1431 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1434 ],
            "I0": [ 1239 ],
            "I1": [ 1270 ],
            "I2": [ 1266 ],
            "I3": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1435 ],
            "I0": [ 1239 ],
            "I1": [ 1270 ],
            "I2": [ 1266 ],
            "I3": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1436 ],
            "I1": [ 1437 ],
            "O": [ 1421 ],
            "S0": [ 1293 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1438 ],
            "I1": [ 1439 ],
            "O": [ 1436 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1440 ],
            "I1": [ 1441 ],
            "O": [ 1438 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1440 ],
            "I0": [ 1266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1441 ],
            "I0": [ 1266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1442 ],
            "I1": [ 1443 ],
            "O": [ 1439 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1442 ],
            "I0": [ 1266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1443 ],
            "I0": [ 1266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1445 ],
            "O": [ 1437 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1446 ],
            "I1": [ 1447 ],
            "O": [ 1444 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1446 ],
            "I0": [ 1266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1447 ],
            "I0": [ 1266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1448 ],
            "I1": [ 1449 ],
            "O": [ 1445 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1448 ],
            "I0": [ 1266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1449 ],
            "I0": [ 1266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1250 ],
            "CLK": [ 34 ],
            "D": [ 1450 ],
            "Q": [ 1220 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1451 ],
            "I1": [ 1452 ],
            "O": [ 1450 ],
            "S0": [ 1272 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1453 ],
            "I1": [ 1454 ],
            "O": [ 1451 ],
            "S0": [ 1293 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1455 ],
            "I1": [ 1456 ],
            "O": [ 1453 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1457 ],
            "I1": [ 1458 ],
            "O": [ 1455 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1457 ],
            "I0": [ 1220 ],
            "I1": [ 1270 ],
            "I2": [ 1254 ],
            "I3": [ 1241 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1458 ],
            "I0": [ 1220 ],
            "I1": [ 1254 ],
            "I2": [ 1241 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1459 ],
            "I1": [ 1460 ],
            "O": [ 1456 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1459 ],
            "I0": [ 1220 ],
            "I1": [ 1254 ],
            "I2": [ 1241 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1460 ],
            "I0": [ 1220 ],
            "I1": [ 1254 ],
            "I2": [ 1241 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1461 ],
            "I1": [ 1462 ],
            "O": [ 1454 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1463 ],
            "I1": [ 1464 ],
            "O": [ 1461 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1463 ],
            "I0": [ 1220 ],
            "I1": [ 1241 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1464 ],
            "I0": [ 1220 ],
            "I1": [ 1270 ],
            "I2": [ 1254 ],
            "I3": [ 1241 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1465 ],
            "I1": [ 1466 ],
            "O": [ 1462 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1465 ],
            "I0": [ 1220 ],
            "I1": [ 1270 ],
            "I2": [ 1254 ],
            "I3": [ 1241 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1466 ],
            "I0": [ 1220 ],
            "I1": [ 1270 ],
            "I2": [ 1254 ],
            "I3": [ 1241 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1467 ],
            "I1": [ 1468 ],
            "O": [ 1452 ],
            "S0": [ 1293 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1469 ],
            "I1": [ 1470 ],
            "O": [ 1467 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1471 ],
            "I1": [ 1472 ],
            "O": [ 1469 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1471 ],
            "I0": [ 1220 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1472 ],
            "I0": [ 1220 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1473 ],
            "I1": [ 1474 ],
            "O": [ 1470 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1473 ],
            "I0": [ 1220 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1474 ],
            "I0": [ 1220 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1475 ],
            "I1": [ 1476 ],
            "O": [ 1468 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1477 ],
            "I1": [ 1478 ],
            "O": [ 1475 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1477 ],
            "I0": [ 1220 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1478 ],
            "I0": [ 1220 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1479 ],
            "I1": [ 1480 ],
            "O": [ 1476 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1479 ],
            "I0": [ 1220 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1480 ],
            "I0": [ 1220 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1481 ],
            "I1": [ 1482 ],
            "O": [ 1251 ],
            "S0": [ 1293 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1483 ],
            "I1": [ 1484 ],
            "O": [ 1481 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1485 ],
            "I1": [ 1486 ],
            "O": [ 1483 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1485 ],
            "I0": [ 1239 ],
            "I1": [ 1270 ],
            "I2": [ 1258 ],
            "I3": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1486 ],
            "I0": [ 1239 ],
            "I1": [ 1258 ],
            "I2": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1487 ],
            "I1": [ 1488 ],
            "O": [ 1484 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1487 ],
            "I0": [ 1239 ],
            "I1": [ 1258 ],
            "I2": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1488 ],
            "I0": [ 1239 ],
            "I1": [ 1258 ],
            "I2": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1489 ],
            "I1": [ 1490 ],
            "O": [ 1482 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1491 ],
            "I1": [ 1492 ],
            "O": [ 1489 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1491 ],
            "I0": [ 1239 ],
            "I1": [ 1258 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1492 ],
            "I0": [ 1239 ],
            "I1": [ 1270 ],
            "I2": [ 1258 ],
            "I3": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1493 ],
            "I1": [ 1494 ],
            "O": [ 1490 ],
            "S0": [ 1292 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1493 ],
            "I0": [ 1239 ],
            "I1": [ 1270 ],
            "I2": [ 1258 ],
            "I3": [ 1254 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1494 ],
            "I0": [ 1239 ],
            "I1": [ 1270 ],
            "I2": [ 1258 ],
            "I3": [ 1254 ]
          }
        },
        "ws2812.tx_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1250 ],
            "CLK": [ 34 ],
            "D": [ 1495 ],
            "Q": [ 6 ],
            "RESET": [ 10 ]
          }
        },
        "ws2812.tx_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1250 ],
            "I0": [ 1192 ],
            "I1": [ 1285 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1496 ],
            "I1": [ 1497 ],
            "O": [ 1495 ],
            "S0": [ 1288 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1498 ],
            "I1": [ 1499 ],
            "O": [ 1496 ],
            "S0": [ 1293 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1500 ],
            "I1": [ 1501 ],
            "O": [ 1498 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1500 ],
            "I0": [ 1285 ],
            "I1": [ 1270 ],
            "I2": [ 1284 ],
            "I3": [ 1292 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1501 ],
            "I0": [ 1285 ],
            "I1": [ 1284 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1502 ],
            "I1": [ 1503 ],
            "O": [ 1499 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1502 ],
            "I0": [ 1285 ],
            "I1": [ 1270 ],
            "I2": [ 1284 ],
            "I3": [ 1292 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1503 ],
            "I0": [ 1285 ],
            "I1": [ 1270 ],
            "I2": [ 1284 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1504 ],
            "I1": [ 1505 ],
            "O": [ 1497 ],
            "S0": [ 1293 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1506 ],
            "I1": [ 1507 ],
            "O": [ 1504 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1506 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1507 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1508 ],
            "I1": [ 1509 ],
            "O": [ 1505 ],
            "S0": [ 1289 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1508 ],
            "I0": [ 7 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1509 ],
            "I0": [ 7 ]
          }
        }
      },
      "netnames": {
        "WS2812_TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:5.17-5.26"
          }
        },
        "btn2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:4.16-4.20"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:2.16-2.19"
          }
        },
        "color": {
          "hide_name": 0,
          "bits": [ 7, 25, 22, 23, 33, 7, 7, 32, 7, 21, 18, 19, 30, 16, 17, 29, 7, 15, 7, 13, 28, 7, 7, 27 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:15.13-15.18"
          }
        },
        "freq_div": {
          "hide_name": 0,
          "bits": [ 7, 7, 7, 8, 7, 8, 8, 8, 8, 8, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:17.12-17.20"
          }
        },
        "led0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:3.17-3.21"
          }
        },
        "lfsr.DATA": {
          "hide_name": 0,
          "bits": [ 7, 25, 22, 23, 33, 7, 7, 32, 7, 21, 18, 19, 30, 16, 17, 29, 7, 15, 7, 13, 28, 7, 7, 27 ],
          "attributes": {
            "hdlname": "lfsr DATA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:160.23-160.27"
          }
        },
        "lfsr.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "lfsr clk",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:161.16-161.19"
          }
        },
        "lfsr.reset": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "lfsr reset",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:162.16-162.21"
          }
        },
        "pwm.clk": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "hdlname": "pwm clk",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:201.16-201.19"
          }
        },
        "pwm.freq_div": {
          "hide_name": 0,
          "bits": [ 7, 7, 7, 8, 7, 8, 8, 8, 8, 8, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7 ],
          "attributes": {
            "hdlname": "pwm freq_div",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:202.23-202.31"
          }
        },
        "pwm.op_pin": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "pwm op_pin",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:204.16-204.22"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 41, 42, 40, 43, 39 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.rst": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "pwm rst",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:205.16-205.19"
          }
        },
        "pwm.tick_counter": {
          "hide_name": 0,
          "bits": [ 307, 305, 302, 299, 296, 293, 290, 287, 284, 281, 269, 251, 214, 196, 178, 160, 142, 124, 106, 88, 70, 51, 635, 638, 641, 644, 647, 650, 580, 249, 49, 47 ],
          "attributes": {
            "hdlname": "pwm tick_counter",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:208.12-208.24"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 60, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 79, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 97, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 115, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 133, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 151, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 169, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 187, 41, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 205, 41, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 223, 41, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 239, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 260, 41, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 278, 41, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 303, 41, 44, 45, 35, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 300, 41, 44, 45, 35, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 297, 41, 44, 45, 35, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 294, 41, 44, 45, 35, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 291, 41, 44, 45, 35, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 288, 41, 44, 45, 35, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 285, 41, 44, 45, 35, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 282, 41, 44, 45, 35, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 459 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 462 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 464 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 509 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 514 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 515 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 518 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 521 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 524 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 567 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 571, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 573 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 575 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 576 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 574 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 577 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 578 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 582 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 586 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 588 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 589 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 590, 41, 44, 45, 35, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 591 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 593 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 592 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 594 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 608 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 624 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 630 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 654 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 658 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 307, 41, 44, 45, 35, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 671 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 674 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 704 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 703 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 70, 302, 696, 715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 699, 702, 705, 708, 716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 694 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 635, 690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1_F": {
          "hide_name": 0,
          "bits": [ 638, 687, 725, 727, 714 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 49, 641, 666, 684, 724, 730, 731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 691 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 688 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 685 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 644, 299, 681, 737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 663, 666, 669, 672, 738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 647, 269, 678, 744, 736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 650, 196, 675, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_1_COUT": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 287, 754, 804, 752, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 770 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 786 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 791 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 794 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 797 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 799 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 800 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 798 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 214, 795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 124, 251, 705, 792 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 790 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 88, 281, 699, 787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 810, 816, 818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 788 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 142, 284, 708, 784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 812 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 808 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 813, 816, 818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 815, 805, 817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 765, 816, 818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 819, 820 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 823 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 821 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 822 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 826 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 785 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 782 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 290, 779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 830, 816, 818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 51, 293, 693, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_1_COUT": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 834, 816, 818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 106, 296, 702, 773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 859, 856, 851, 858, 838, 836, 832, 753, 814, 811, 743, 807, 803, 751, 848, 847, 720, 719, 718, 717, 712, 835, 723, 726, 729, 735, 742, 747, 741, 740, 728, 739 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_10_COUT": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_11_COUT": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_12_COUT": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_13_COUT": {
          "hide_name": 0,
          "bits": [ 845 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14_COUT": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14_I1": {
          "hide_name": 0,
          "bits": [ 580, 160, 178, 672, 761, 758 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_15_COUT": {
          "hide_name": 0,
          "bits": [ 806 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 841 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_6_COUT": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 854 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8_CIN": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 857 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8_COUT": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_9_COUT": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 840 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_2_I0": {
          "hide_name": 0,
          "bits": [ 831, 816, 818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_5_I0": {
          "hide_name": 0,
          "bits": [ 852, 816, 818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 737, 715, 732, 765, 827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 774 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 860, 861, 862, 863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 869, 870, 871, 872, 866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 875 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 873 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_I0": {
          "hide_name": 0,
          "bits": [ 660, 661, 658 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 645 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 639 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 636 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 633 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 631 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 627 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 625 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 609 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 597 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 595 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 895 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 896 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 894 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 583 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 904 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 902 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 905 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 911 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 912 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 914 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 916 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 919 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 923 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 924 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 927 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 929 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 915 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 930 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 932 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 934 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 933 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 937 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 931 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 940 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 941 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 579 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 946 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 952, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 951 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 957 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 959 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 960 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 969, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 980 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 986, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 970 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 985 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 988 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 990 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 989 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 992 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 994 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 995 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 998 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1001 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 1003, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 987 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 996 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1006 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1014 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1017 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 1020, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1026 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1029 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 1037, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1042 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1045 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1048 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1050 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1049 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 1054, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1053 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1047 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1055 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1057 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1058 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1056 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1059 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1060 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1066 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1067 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 41, 1069, 44, 45, 42, 40, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1068 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1074 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1075 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rdy": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:9.5-9.8"
          }
        },
        "rdy_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
          }
        },
        "rdy_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1079, 1080, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 1086, 1087, 1088, 1089, 1085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_1_COUT": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_2_COUT": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_COUT": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM": {
          "hide_name": 0,
          "bits": [ 1158, 1129, 1107, 1104, 1098, 1096, 1094, 1145, 1101, 1144, 1155, 1151, 1146, 1173, 1169, 1165, 1138, 1135, 1124, 1122, 1121, 1115, 1161, 1159, 1111 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "unused_bits": "0 "
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_CIN": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1": {
          "hide_name": 0,
          "bits": [ 1114, 1120, 1123, 1125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6_CIN": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6_COUT": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_CIN": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1136 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_I1": {
          "hide_name": 0,
          "bits": [ 1134, 1139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1141 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_10_I1": {
          "hide_name": 0,
          "bits": [ 1079, 1147, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_10_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_11_I1": {
          "hide_name": 0,
          "bits": [ 1079, 1152, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_11_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_12_I1": {
          "hide_name": 0,
          "bits": [ 1079, 1156, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_12_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1153 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_3_I3": {
          "hide_name": 0,
          "bits": [ 1079, 1081, 1082, 1118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_4_I3": {
          "hide_name": 0,
          "bits": [ 1079, 1081, 1082, 1162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_5_I3": {
          "hide_name": 0,
          "bits": [ 1079, 1081, 1082, 1137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_6_I2": {
          "hide_name": 0,
          "bits": [ 1079, 1081, 1163, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_7_I1": {
          "hide_name": 0,
          "bits": [ 1079, 1166, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_7_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1164 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_8_I1": {
          "hide_name": 0,
          "bits": [ 1079, 1170, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_8_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_9_I1": {
          "hide_name": 0,
          "bits": [ 1079, 1174, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_9_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1171 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1079, 1143, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 1092, 1079, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1086, 1087, 1176, 1085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1178, 1085, 1179, 1177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1154, 1157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1175, 1150, 1142, 1100, 1180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1103, 1106, 1128, 1130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1079, 1081, 1082, 1160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 1110, 1181, 1117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1168, 1172, 1140, 1182, 1126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1185 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1183 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1184 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
          }
        },
        "ws2812.bit_indexer": {
          "hide_name": 0,
          "bits": [ 1208, 1205, 1201, 1197, 1191, 1189 ],
          "attributes": {
            "hdlname": "ws2812 bit_indexer",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:91.11-91.22"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1190 ],
          "attributes": {
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1192, 1193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1195 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1196 ],
          "attributes": {
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1192, 1198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1200 ],
          "attributes": {
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1192, 1202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1199 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1204 ],
          "attributes": {
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1192, 1206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 1207 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1187 ],
          "attributes": {
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1293, 1270, 1215, 1219, 1292, 1289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1222 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1224 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1227 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1229 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1233 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1231 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1228 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1226 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1216, 1217, 1218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1192, 1235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "unused_bits": "0 "
          }
        },
        "ws2812.clk": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "hdlname": "ws2812 clk",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:75.16-75.19"
          }
        },
        "ws2812.color": {
          "hide_name": 0,
          "bits": [ 7, 25, 22, 23, 33, 7, 7, 32, 7, 21, 18, 19, 30, 16, 17, 29, 7, 15, 7, 13, 28, 7, 7, 27 ],
          "attributes": {
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:76.23-76.28"
          }
        },
        "ws2812.rst": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "ws2812 rst",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:78.16-78.19"
          }
        },
        "ws2812.set": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "ws2812 set",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:79.16-79.19"
          }
        },
        "ws2812.state": {
          "hide_name": 0,
          "bits": [ 1214, 1239, 1192 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "ws2812.state_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
          }
        },
        "ws2812.state_DFF_Q_1_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 10, 1192, 1214, 11, 1240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.state_DFF_Q_1_D_LUT4_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1205, 1208, 1242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.state_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1243 ],
          "attributes": {
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 10, 1239, 1214, 11, 1246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1220, 1270, 1254, 1241, 1292, 1289, 1293, 1272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1216, 1225, 1247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.state_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
          }
        },
        "ws2812.state_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.state_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter": {
          "hide_name": 0,
          "bits": [ 1220, 1232, 1230, 1217, 1225, 1216 ],
          "attributes": {
            "hdlname": "ws2812 tick_counter",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:92.11-92.23"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1253, 1254, 1241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1257 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 1239, 1270, 1258, 1254, 1292, 1289, 1293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1239, 1260, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1255 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1262 ],
          "attributes": {
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1239, 1263, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 1264 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1265 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1267 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1239, 1270, 1266, 1254, 1292, 1289, 1293, 1272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:115.27-115.43|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1269 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:115.27-115.43|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1234, 1192, 1214, 1215, 1213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1273 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1275 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1277 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1281 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1276 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1216, 1273, 1274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 1282, 1234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1285, 1270, 1284, 1292, 1289, 1293, 1288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1286 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1290 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1294 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1295 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1": {
          "hide_name": 0,
          "bits": [ 1283 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1296 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1298 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1300 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1302 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1301 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1299 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1297 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1303 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1304 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 1201, 1306, 1307, 1308, 1305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 27, 1309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 27, 1310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 24, 25, 22, 23, 33, 1314, 31, 32, 20, 21, 18, 19, 30, 16, 17, 29, 14, 15, 12, 13, 28, 1311, 26 ],
          "offset": 1,
          "attributes": {
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1197, 1201, 1205, 1208, 23, 22, 25, 1313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 1319 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1322 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1324 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1325 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1328 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1329 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1323 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1330 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1332 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1333 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1331 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1334 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1335 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 1320 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1336 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1338 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1340 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1341 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1342 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1343 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1337 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1344 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1347 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1348 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O": {
          "hide_name": 0,
          "bits": [ 1205, 1208, 1316, 1315, 33, 1350, 1321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1355 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1356 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1354 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1357 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1358 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1359 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1361 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1362 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1360 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1363 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1364 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1201, 1205, 1208, 1312, 27, 1318, 28 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1365 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1368 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1369 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1371 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1372 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1205, 1208, 16, 30, 1370, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1373 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1374 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1375 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1379 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1381 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1380 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1383 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1384 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1385 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1387 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1388 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1386 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1389 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1390 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0": {
          "hide_name": 0,
          "bits": [ 1197, 1201, 1205, 1208, 19, 18, 1317, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1376 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1391 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1393 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1394 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1397 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1398 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1392 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1401 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1404 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1405 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1407 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1410 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1408 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1411 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1412 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1415 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1414 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1417 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1418 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1261 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1420 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1422 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1424 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1425 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1429 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1430 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1432 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1433 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1434 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1421 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1436 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1438 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1440 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1441 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1439 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1442 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1437 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1446 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1445 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1448 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1449 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1450 ],
          "attributes": {
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1451 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1453 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1455 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1457 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1458 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1456 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1459 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1460 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1454 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1461 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1464 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1462 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1465 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1466 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1452 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1471 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1473 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1468 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1477 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1478 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1476 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 1251 ],
          "attributes": {
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1483 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1485 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1486 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1484 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1487 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1488 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1482 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1489 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1491 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1490 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1494 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tx": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "ws2812 tx",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:77.16-77.18"
          }
        },
        "ws2812.tx_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1250 ],
          "attributes": {
          }
        },
        "ws2812.tx_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 1495 ],
          "attributes": {
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1496 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1498 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1500 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1501 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1499 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1502 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1505 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1508 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1509 ],
          "attributes": {
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        }
      }
    }
  }
}
