// Seed: 127334471
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply0 id_5
);
endmodule
module module_1 #(
    parameter id_10 = 32'd17
) (
    output tri id_0[(  -1  &  id_10  ) : -1],
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply0 id_8
    , id_14,
    input tri1 id_9,
    input wand _id_10,
    input tri id_11,
    output logic id_12
);
  always if (1) $clog2(27);
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_5,
      id_2,
      id_9
  );
  assign modCall_1.id_2 = 0;
  initial $unsigned(68);
  ;
  tri1 id_15;
  ;
  assign id_15 = 1;
  always #1 id_12 = -1;
endmodule
