#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 11 20:04:41 2022
# Process ID: 18636
# Current directory: D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/impl_1
# Command line: vivado.exe -log bd_top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_top_wrapper.tcl -notrace
# Log file: D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/impl_1/bd_top_wrapper.vdi
# Journal file: D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source bd_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx_Project/soc_like_0x7C00/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 319.883 ; gain = 21.555
Command: link_design -top bd_top_wrapper -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_bram_ctrl_0_0/bd_top_axi_bram_ctrl_0_0.dcp' for cell 'bd_top_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_crossbar_0_0/bd_top_axi_crossbar_0_0.dcp' for cell 'bd_top_i/axi_crossbar_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0.dcp' for cell 'bd_top_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_iic_0_2/bd_top_axi_iic_0_2.dcp' for cell 'bd_top_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_intc_0_0/bd_top_axi_intc_0_0.dcp' for cell 'bd_top_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_uart16550_0_0/bd_top_axi_uart16550_0_0.dcp' for cell 'bd_top_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_blk_mem_gen_0_0/bd_top_blk_mem_gen_0_0.dcp' for cell 'bd_top_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0.dcp' for cell 'bd_top_i/clk_pll_100'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0.dcp' for cell 'bd_top_i/clk_pll_200'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0.dcp' for cell 'bd_top_i/clk_pll_33'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0.dcp' for cell 'bd_top_i/clk_pll_cpu'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_confreg_0_1/bd_top_confreg_0_1.dcp' for cell 'bd_top_i/confreg_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_gpu_top_0_1/bd_top_gpu_top_0_1.dcp' for cell 'bd_top_i/gpu_top_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0.dcp' for cell 'bd_top_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mycpu_0_0/bd_top_mycpu_0_0.dcp' for cell 'bd_top_i/mycpu_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_proc_sys_reset_0_0/bd_top_proc_sys_reset_0_0.dcp' for cell 'bd_top_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_util_vector_logic_0_0/bd_top_util_vector_logic_0_0.dcp' for cell 'bd_top_i/reset_not'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_reset_synchronizer_0_0/bd_top_reset_synchronizer_0_0.dcp' for cell 'bd_top_i/reset_synchronizer_mem'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0.dcp' for cell 'bd_top_i/spi_flash_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xbar_0/bd_top_xbar_0.dcp' for cell 'bd_top_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_0/bd_top_auto_cc_0.dcp' for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_0/bd_top_auto_pc_0.dcp' for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_1/bd_top_auto_pc_1.dcp' for cell 'bd_top_i/axi_interconnect_0/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_2/bd_top_auto_pc_2.dcp' for cell 'bd_top_i/axi_interconnect_0/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_3/bd_top_auto_pc_3.dcp' for cell 'bd_top_i/axi_interconnect_0/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_4/bd_top_auto_pc_4.dcp' for cell 'bd_top_i/axi_interconnect_0/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_1/bd_top_auto_cc_1.dcp' for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_2/bd_top_auto_cc_2.dcp' for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_5/bd_top_auto_pc_5.dcp' for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 852.223 ; gain = 6.711
INFO: [Netlist 29-17] Analyzing 7449 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, bd_top_i/clk_pll_100/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, bd_top_i/clk_pll_200/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, bd_top_i/clk_pll_33/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, bd_top_i/clk_pll_cpu/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bd_top_i/clk_pll_100/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bd_top_i/clk_pll_200/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bd_top_i/clk_pll_33/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bd_top_i/clk_pll_cpu/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'bd_top_i/gpu_top_0/inst/ts_ctrl/ct_sda'; it is not accessible from the fabric routing.
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0_board.xdc] for cell 'bd_top_i/clk_pll_cpu/inst'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0_board.xdc] for cell 'bd_top_i/clk_pll_cpu/inst'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0.xdc] for cell 'bd_top_i/clk_pll_cpu/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1774.441 ; gain = 667.066
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0.xdc] for cell 'bd_top_i/clk_pll_cpu/inst'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0_board.xdc] for cell 'bd_top_i/clk_pll_33/inst'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0_board.xdc] for cell 'bd_top_i/clk_pll_33/inst'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0.xdc] for cell 'bd_top_i/clk_pll_33/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0.xdc] for cell 'bd_top_i/clk_pll_33/inst'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0_board.xdc] for cell 'bd_top_i/clk_pll_200/inst'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0_board.xdc] for cell 'bd_top_i/clk_pll_200/inst'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0.xdc] for cell 'bd_top_i/clk_pll_200/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0.xdc:57]
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0.xdc] for cell 'bd_top_i/clk_pll_200/inst'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0_board.xdc] for cell 'bd_top_i/clk_pll_100/inst'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0_board.xdc] for cell 'bd_top_i/clk_pll_100/inst'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0.xdc] for cell 'bd_top_i/clk_pll_100/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0.xdc:57]
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0.xdc] for cell 'bd_top_i/clk_pll_100/inst'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_proc_sys_reset_0_0/bd_top_proc_sys_reset_0_0_board.xdc] for cell 'bd_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_proc_sys_reset_0_0/bd_top_proc_sys_reset_0_0_board.xdc] for cell 'bd_top_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_proc_sys_reset_0_0/bd_top_proc_sys_reset_0_0.xdc] for cell 'bd_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_proc_sys_reset_0_0/bd_top_proc_sys_reset_0_0.xdc] for cell 'bd_top_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_uart16550_0_0/bd_top_axi_uart16550_0_0_board.xdc] for cell 'bd_top_i/axi_uart16550_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_uart16550_0_0/bd_top_axi_uart16550_0_0_board.xdc] for cell 'bd_top_i/axi_uart16550_0/U0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_uart16550_0_0/bd_top_axi_uart16550_0_0.xdc] for cell 'bd_top_i/axi_uart16550_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_uart16550_0_0/bd_top_axi_uart16550_0_0.xdc] for cell 'bd_top_i/axi_uart16550_0/U0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0_board.xdc] for cell 'bd_top_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0_board.xdc] for cell 'bd_top_i/axi_ethernetlite_0/U0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0.xdc] for cell 'bd_top_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0.xdc] for cell 'bd_top_i/axi_ethernetlite_0/U0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_intc_0_0/bd_top_axi_intc_0_0.xdc] for cell 'bd_top_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_intc_0_0/bd_top_axi_intc_0_0.xdc] for cell 'bd_top_i/axi_intc_0/U0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/user_design/constraints/bd_top_mig_7series_0_0.xdc] for cell 'bd_top_i/mig_7series_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/user_design/constraints/bd_top_mig_7series_0_0.xdc] for cell 'bd_top_i/mig_7series_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_iic_0_2/bd_top_axi_iic_0_2_board.xdc] for cell 'bd_top_i/axi_iic_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_iic_0_2/bd_top_axi_iic_0_2_board.xdc] for cell 'bd_top_i/axi_iic_0/U0'
Parsing XDC File [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc]
WARNING: [Vivado 12-584] No ports matched 'UTMI_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:201]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports UTMI_clk]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:201]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'utmi_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:202]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[*]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:202]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {UTMI_data_io[*]}]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:202]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'utmi_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:203]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[*]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:203]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {UTMI_data_io[*]}]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:203]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'utmi_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:204]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'UTMI_txvalid'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:204]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports UTMI_txvalid]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:204]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'utmi_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:205]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'UTMI_txvalid'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:205]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports UTMI_txvalid]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:205]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'UTMI_*'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_chrgvbus'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[0]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[1]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[2]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[3]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[4]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[5]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[6]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[7]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_dischrgvbus'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_dmpulldown'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_dppulldown'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_hostdisc'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_iddig'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_idpullup'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_linestate[0]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_linestate[1]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_opmode[0]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_opmode[1]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_reset'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_rxactive'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_rxerror'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_rxvalid'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_sessend'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_suspend_n'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_termsel'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:235]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:235]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_txready'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:236]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:236]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_txvalid'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_vbusvalid'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_xcvrsel[0]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UTMI_xcvrsel[1]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc]
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0_clocks.xdc] for cell 'bd_top_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0_clocks.xdc] for cell 'bd_top_i/axi_ethernetlite_0/U0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_intc_0_0/bd_top_axi_intc_0_0_clocks.xdc] for cell 'bd_top_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_intc_0_0/bd_top_axi_intc_0_0_clocks.xdc] for cell 'bd_top_i/axi_intc_0/U0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_2/bd_top_auto_cc_2_clocks.xdc] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_2/bd_top_auto_cc_2_clocks.xdc] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_0/bd_top_auto_cc_0_clocks.xdc] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_0/bd_top_auto_cc_0_clocks.xdc] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_1/bd_top_auto_cc_1_clocks.xdc] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_1/bd_top_auto_cc_1_clocks.xdc] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[0].U_dcache_data/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[0].U_dcache_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_data/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_data/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_2'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1816.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1253 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 22 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 431 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 624 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 144 instances

50 Infos, 50 Warnings, 39 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1816.402 ; gain = 1496.520
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ct_int expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[9] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 17 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.893 . Memory (MB): peak = 1816.402 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16990cfd4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1816.402 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 1983 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20bacc75c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.809 ; gain = 3.551
INFO: [Opt 31-389] Phase Retarget created 354 cells and removed 636 cells
INFO: [Opt 31-1021] In phase Retarget, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: 1c129f220

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1960.809 ; gain = 3.551
INFO: [Opt 31-389] Phase Constant propagation created 423 cells and removed 1415 cells
INFO: [Opt 31-1021] In phase Constant propagation, 115 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19734d4a7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1960.809 ; gain = 3.551
INFO: [Opt 31-389] Phase Sweep created 25 cells and removed 1616 cells
INFO: [Opt 31-1021] In phase Sweep, 595 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1291aa2a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1960.809 ; gain = 3.551
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1291aa2a3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1960.809 ; gain = 3.551
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16acde6cd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.809 ; gain = 3.551
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 168 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             354  |             636  |                                            122  |
|  Constant propagation         |             423  |            1415  |                                            115  |
|  Sweep                        |              25  |            1616  |                                            595  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            168  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1960.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a53f2f05

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1960.809 ; gain = 3.551

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.801 | TNS=-74643.234 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 252 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 4 Total Ports: 504
Ending PowerOpt Patch Enables Task | Checksum: 206ed4afe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3026.863 ; gain = 0.000
Ending Power Optimization Task | Checksum: 206ed4afe

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 3026.863 ; gain = 1066.055

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 206ed4afe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.863 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3026.863 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a02323f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 67 Warnings, 39 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:52 . Memory (MB): peak = 3026.863 ; gain = 1210.461
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/impl_1/bd_top_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bd_top_wrapper_drc_opted.rpt -pb bd_top_wrapper_drc_opted.pb -rpx bd_top_wrapper_drc_opted.rpx
Command: report_drc -file bd_top_wrapper_drc_opted.rpt -pb bd_top_wrapper_drc_opted.pb -rpx bd_top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/impl_1/bd_top_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_rd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_1) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_2) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_4) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_6) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_7) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ct_int expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_data_io[9] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 59 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3026.863 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1953df6e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3026.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c50f33a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16ef5e067

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16ef5e067

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3026.863 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16ef5e067

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2404bea09

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2090 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1102 nets or cells. Created 220 new cells, deleted 882 existing cells and moved 0 existing cell
INFO: [Physopt 32-1022] Very high fanout net 'bd_top_i/mycpu_0/inst/u_dcache/victim_cache_reg_r1_0_1_0_5_i_1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1376 to 173 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'bd_top_i/mycpu_0/inst/u_dcache/victim_cache_reg_r1_0_1_0_5_i_9_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1376 to 173 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset. Replicated 67 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 67 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 67 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.355 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3026.863 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          220  |            882  |                  1102  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           67  |              0  |                     1  |           0  |           1  |  00:00:04  |
|  Fanout                                           |           10  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          297  |            882  |                  1104  |           0  |           8  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1b816a929

Time (s): cpu = 00:02:19 ; elapsed = 00:01:31 . Memory (MB): peak = 3026.863 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: ee3d0b40

Time (s): cpu = 00:02:30 ; elapsed = 00:01:40 . Memory (MB): peak = 3026.863 ; gain = 0.000
Phase 2 Global Placement | Checksum: ee3d0b40

Time (s): cpu = 00:02:30 ; elapsed = 00:01:40 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 738ccc5d

Time (s): cpu = 00:02:38 ; elapsed = 00:01:45 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e27d675e

Time (s): cpu = 00:02:53 ; elapsed = 00:01:55 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e9ca9056

Time (s): cpu = 00:02:54 ; elapsed = 00:01:56 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ba44b988

Time (s): cpu = 00:02:55 ; elapsed = 00:01:56 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16ad1e04a

Time (s): cpu = 00:03:17 ; elapsed = 00:02:14 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15d10b02a

Time (s): cpu = 00:03:40 ; elapsed = 00:02:36 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13bc18a46

Time (s): cpu = 00:03:43 ; elapsed = 00:02:40 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 151edc93b

Time (s): cpu = 00:03:44 ; elapsed = 00:02:40 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22210293a

Time (s): cpu = 00:04:09 ; elapsed = 00:02:58 . Memory (MB): peak = 3026.863 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22210293a

Time (s): cpu = 00:04:09 ; elapsed = 00:02:59 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2b4581432

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_has_aresetn.i_reg_reset/first_q, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2b4581432

Time (s): cpu = 00:04:33 ; elapsed = 00:03:14 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.501. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 197590aeb

Time (s): cpu = 00:05:39 ; elapsed = 00:04:10 . Memory (MB): peak = 3026.863 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 197590aeb

Time (s): cpu = 00:05:39 ; elapsed = 00:04:11 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 197590aeb

Time (s): cpu = 00:05:40 ; elapsed = 00:04:12 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 197590aeb

Time (s): cpu = 00:05:40 ; elapsed = 00:04:12 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3026.863 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 117611af0

Time (s): cpu = 00:05:41 ; elapsed = 00:04:13 . Memory (MB): peak = 3026.863 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 117611af0

Time (s): cpu = 00:05:41 ; elapsed = 00:04:13 . Memory (MB): peak = 3026.863 ; gain = 0.000
Ending Placer Task | Checksum: a5d6c065

Time (s): cpu = 00:05:41 ; elapsed = 00:04:13 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 126 Warnings, 39 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:46 ; elapsed = 00:04:16 . Memory (MB): peak = 3026.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/impl_1/bd_top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file bd_top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_top_wrapper_utilization_placed.rpt -pb bd_top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 3026.863 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3026.863 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.501 | TNS=-87689.034 |
Phase 1 Physical Synthesis Initialization | Checksum: 2057ced6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.501 | TNS=-87689.034 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2057ced6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.501 | TNS=-87689.034 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/count[12].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/count_reg[12]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/count[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.419 | TNS=-85355.721 |
INFO: [Physopt 32-81] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_67. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_67. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.409 | TNS=-85247.149 |
INFO: [Physopt 32-572] Net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_67 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_67.  Did not re-place instance bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67
INFO: [Physopt 32-702] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/half_clk_reg[0]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.351 | TNS=-85227.846 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[27].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[13]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.351 | TNS=-85228.050 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[30].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[16]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.351 | TNS=-85228.370 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[20].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[6]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.343 | TNS=-85228.581 |
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_4_n_0.  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_4
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.336 | TNS=-85225.482 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_rep__2_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_rep__2
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_rep__2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[1].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/index_index[1]_i_2
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aluop_primary_reg[2]_3. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/index_index[1]_rep__2_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.319 | TNS=-85224.790 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[16].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[2]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.319 | TNS=-85225.052 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[19].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[5]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.309 | TNS=-85225.394 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_rep__0_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_rep__0
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[2]_0.  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/index_index[2]_i_2
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.306 | TNS=-85225.336 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[32].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[18]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.294 | TNS=-85225.656 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[0]_rep_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[0]_rep
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[0]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[0].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/index_index[0]_i_2
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.290 | TNS=-85225.205 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[1].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.289 | TNS=-85225.118 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[2]_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/index_index[2]_i_2
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aluop_primary_reg[2]_11. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/index_index[2]_rep__0_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.287 | TNS=-85224.390 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c1_reg_n_0_[27][1].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c1_reg[27][1]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c1_reg_n_0_[27][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.287 | TNS=-85223.881 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[12].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27][12]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.287 | TNS=-85223.372 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27]_67[13].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27][13]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27]_67[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.287 | TNS=-85222.855 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27]_67[14].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27][14]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27]_67[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.287 | TNS=-85222.528 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27]_67[4].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27][4]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27]_67[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.287 | TNS=-85222.324 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27]_67[9].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27][9]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[27]_67[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.266 | TNS=-85222.113 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_rep_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_rep
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[2]_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/index_index[2]_i_2
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aluop_primary_reg[2]_10. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/index_index[2]_rep_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.264 | TNS=-85221.487 |
INFO: [Physopt 32-81] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.263 | TNS=-85219.312 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[32].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[18]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[31]_3.  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/entryhi_vpn2[18]_i_3
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[31]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.239 | TNS=-85219.239 |
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0.  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.239 | TNS=-85217.318 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[2].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.236 | TNS=-85217.311 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[29].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[15]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[5]_0[0].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/entryhi_asid[7]_i_1
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[5]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.231 | TNS=-85205.589 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25]_97[0].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25][0]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25]_97[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.231 | TNS=-85204.956 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25]_97[3].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25][3]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25]_97[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.231 | TNS=-85204.330 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25]_97[5].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25][5]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25]_97[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.231 | TNS=-85203.697 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25]_97[6].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25][6]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[25]_97[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.228 | TNS=-85203.028 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[19].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[5]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.226 | TNS=-85202.679 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[0].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/index_index[0]_i_2
INFO: [Physopt 32-572] Net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.224 | TNS=-85200.518 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_rep__1_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_rep__1
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_rep__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[1].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/index_index[1]_i_2
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.218 | TNS=-85200.394 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[2].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[2]_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/index_index[2]_i_2
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aluop_primary_reg[2][2]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/index_index[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.209 | TNS=-85199.805 |
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/epc_reg[31]_0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/epc_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/epc_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/epc_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/epc_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/epc_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/epc_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/epc_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/S[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.202 | TNS=-85192.849 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[28]_102[1].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[28][1]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[28]_102[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[24][7]_i_2_n_0.  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[24][7]_i_2
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[24][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.200 | TNS=-85161.650 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[1].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/index_index[1]_i_2
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aluop_primary_reg[2]_2. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/index_index[1]_rep__1_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.191 | TNS=-85160.922 |
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/count[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0_repN_1.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_replica
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count_reg[31][11]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.190 | TNS=-85160.573 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[31]_3.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/entryhi_vpn2[18]_i_3
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/inst_addr_primary_reg[31]_0[18]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/entryhi_vpn2[18]_i_2_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[31]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.190 | TNS=-85160.296 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[15].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27][15]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.190 | TNS=-85160.347 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[17].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27][17]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.186 | TNS=-85160.391 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c1_reg_n_0_[19][0].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c1_reg[19][0]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c1_reg_n_0_[19][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.186 | TNS=-85159.889 |
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_g_reg[19]__0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_g_reg[19]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_g_reg[19]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[7][7]_i_2_n_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[7][7]_i_2
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_3[0]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[19][7]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[7][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.180 | TNS=-85133.834 |
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/count[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0_repN_1.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_replica
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count_reg[31][9]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.170 | TNS=-85133.484 |
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/count[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count_reg[31][4]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.169 | TNS=-85133.222 |
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0_repN_1.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_replica
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count_reg[31][8]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.164 | TNS=-85132.880 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c0_reg_n_0_[25][2].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c0_reg[25][2]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c0_reg_n_0_[25][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.164 | TNS=-85132.146 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_d0_reg_n_0_[25].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_d0_reg[25]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_d0_reg_n_0_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.164 | TNS=-85131.403 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_d1_reg_n_0_[25].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_d1_reg[25]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_d1_reg_n_0_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.163 | TNS=-85130.894 |
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/Q[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0_repN_1.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_replica
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count_reg[31][19]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[19]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.163 | TNS=-85130.567 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_rep__0_0.  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_rep__0
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]_rep__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85130.421 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[29]_104[1].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[29][1]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[29]_104[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85130.130 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[29]_104[5].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[29][5]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[29]_104[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85129.832 |
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[29]_104[6].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[29][6]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[29]_104[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85129.534 |
INFO: [Physopt 32-663] Processed net bd_top_i/spi_flash_ctrl_0/inst/s_rdata[4].  Re-placed instance bd_top_i/spi_flash_ctrl_0/inst/rdata_reg[0][4]
INFO: [Physopt 32-735] Processed net bd_top_i/spi_flash_ctrl_0/inst/s_rdata[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85129.432 |
INFO: [Physopt 32-663] Processed net bd_top_i/spi_flash_ctrl_0/inst/s_rdata[5].  Re-placed instance bd_top_i/spi_flash_ctrl_0/inst/rdata_reg[0][5]
INFO: [Physopt 32-735] Processed net bd_top_i/spi_flash_ctrl_0/inst/s_rdata[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85129.337 |
INFO: [Physopt 32-663] Processed net bd_top_i/spi_flash_ctrl_0/inst/s_rdata[6].  Re-placed instance bd_top_i/spi_flash_ctrl_0/inst/rdata_reg[0][6]
INFO: [Physopt 32-735] Processed net bd_top_i/spi_flash_ctrl_0/inst/s_rdata[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85129.235 |
INFO: [Physopt 32-663] Processed net bd_top_i/spi_flash_ctrl_0/inst/s_rdata[7].  Re-placed instance bd_top_i/spi_flash_ctrl_0/inst/rdata_reg[0][7]
INFO: [Physopt 32-735] Processed net bd_top_i/spi_flash_ctrl_0/inst/s_rdata[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85129.133 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[20].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[20]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85128.777 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[21].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[21]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85128.413 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[22].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[22]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85128.049 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[23].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[23]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85127.693 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[4].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[4]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85127.416 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85127.118 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/command_ongoing.  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/command_ongoing_reg
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/command_ongoing. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85126.812 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85126.514 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[25].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85126.274 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[29].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85126.041 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[31].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[31]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85125.801 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q[0].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85125.408 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q[2].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[2]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85125.015 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q[3].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[3]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85124.622 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/m_axi_awsize[1].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[1]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/m_axi_awsize[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85124.229 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q[25].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[25]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85123.836 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q[26].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[26]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85123.444 |
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q[28].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]
INFO: [Physopt 32-735] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85123.145 |
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[1].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_31
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85121.981 |
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[2].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_30
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85120.970 |
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[7].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_25
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85120.751 |
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_26
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85120.555 |
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[0].  Re-placed instance bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85120.082 |
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_32
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85119.696 |
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[3].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_29
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85119.485 |
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[7].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_25
INFO: [Physopt 32-601] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[7]. Net driver bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_25 was replaced.
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85118.983 |
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_26
INFO: [Physopt 32-601] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6]. Net driver bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_26 was replaced.
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85118.721 |
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[5].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_27
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85118.496 |
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[4].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_28
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85118.430 |
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[3].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_29
INFO: [Physopt 32-601] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[3]. Net driver bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_29 was replaced.
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85118.198 |
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[4].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_28
INFO: [Physopt 32-601] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[4]. Net driver bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_28 was replaced.
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85117.987 |
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[5].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_27
INFO: [Physopt 32-572] Net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85117.805 |
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[1].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_31
INFO: [Physopt 32-601] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[1]. Net driver bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_31 was replaced.
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85117.557 |
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[2].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_30
INFO: [Physopt 32-601] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[2]. Net driver bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_30 was replaced.
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85117.426 |
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_32
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85117.383 |
INFO: [Physopt 32-663] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6].  Re-placed instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_26
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85117.375 |
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_26
INFO: [Physopt 32-572] Net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0
INFO: [Physopt 32-710] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[6]. Critical path length was reduced through logic transformation on cell bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_26_comp.
INFO: [Physopt 32-735] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.154 | TNS=-85117.317 |
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_32
INFO: [Physopt 32-572] Net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[29]_105[0].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[29][0]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[29]_105[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.149 | TNS=-85117.019 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[20].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[6]
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[20]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_67.  Did not re-place instance bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67
INFO: [Physopt 32-702] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[1].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[1]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[1].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/index_index[1]_i_2
INFO: [Physopt 32-735] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[1]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[0]_rep__0_0.  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[0]_rep__0
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[0]_rep__2_0.  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[0]_rep__2
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_rep__0_0.  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[2]_rep__0
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/taglo_reg[30]_0[17].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/taglo_reg[20]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[51].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entrylo0_tlb_reg[18]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[11]_35[7].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[11][7]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[11]_35[9].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[11][9]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[30].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[16]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[30]_107[9].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[30][9]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_asid_reg[27]_66[2].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_asid_reg[27][2]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[11].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27][11]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/taglo_reg_n_0_[21].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/taglo_reg[21]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/exception_type_secondary[10].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/exception_type_secondary_reg[10]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/inst_addr_secondary[3].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/inst_addr_secondary_reg[3]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[16].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27][16]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[3].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27][3]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[27].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entryhi_vpn2_reg[13]
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[0]_rep__2_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[0]_rep__2
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/index_index_reg[0]_rep__2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/index_index[4]_i_3_n_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/index_index[4]_i_3
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/count[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_n_0_repN_1.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/count[31]_i_3_replica
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/opdata2_secondary_reg[13]_0.  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/entryhi_vpn2[0]_i_2
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_status[1].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/status_exl_reg
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[11]_35[13].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[11][13]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[11]_35[16].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[11][16]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[11]_35[17].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[11][17]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[9]_128[0].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[9][0]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[9]_128[12].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[9][12]
INFO: [Physopt 32-663] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[30]_107[13].  Re-placed instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[30][13]
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q[31].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[31]
INFO: [Physopt 32-663] Processed net bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q[13].  Re-placed instance bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[13]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_32
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 2057ced6e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[30]_107[19].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[30][19]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[30]_107[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_67 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_67.  Did not re-place instance bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67
INFO: [Physopt 32-702] Processed net bd_top_i/proc_sys_reset_0/U0/mb_reset_repN_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[24][7]_i_2_n_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[24][7]_i_2
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_4[0]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[30][7]_i_1_comp.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[18].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27][18]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[27]_100[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[25][7]_i_2_n_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[25][7]_i_2
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_10[0]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[27][7]_i_1_comp.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_v0_reg_n_0_[26].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_v0_reg[26]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_v0_reg_n_0_[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[24][7]_i_2_n_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[24][7]_i_2
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_11[0]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[26][7]_i_1_comp.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c0_reg_n_0_[29][2].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c0_reg[29][2]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_c0_reg_n_0_[29][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[25][7]_i_2_n_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[25][7]_i_2
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/random_random_reg[2]_5[0]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[29][7]_i_1_comp.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[51].  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entrylo0_tlb_reg[18]
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_secondary_reg[6]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_secondary_reg[6]_0.  Did not re-place instance bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/entrylo0_tlb[25]_i_3
INFO: [Physopt 32-710] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_primary_reg[6]_2[0]. Critical path length was reduced through logic transformation on cell bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/entrylo0_tlb[25]_i_1_comp.
INFO: [Physopt 32-702] Processed net bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cp0_tlb_bus[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_32
INFO: [Physopt 32-572] Net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/spi_flash_ctrl_0/inst/s_rdata[4].  Did not re-place instance bd_top_i/spi_flash_ctrl_0/inst/rdata_reg[0][4]
INFO: [Physopt 32-702] Processed net bd_top_i/spi_flash_ctrl_0/inst/s_rdata[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_32
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/bram_rddata_a[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0].  Did not re-place instance bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 2057ced6e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 3026.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.997 | TNS=-84841.129 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.504  |       2847.905  |           11  |              0  |                   184  |           0  |           2  |  00:00:26  |
|  Total          |          0.504  |       2847.905  |           11  |              0  |                   184  |           0  |           3  |  00:00:26  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3026.863 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2057ced6e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
631 Infos, 126 Warnings, 39 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:50 . Memory (MB): peak = 3026.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/impl_1/bd_top_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3026.863 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b6332007 ConstDB: 0 ShapeSum: 945f586a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 168d52b25

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 3026.863 ; gain = 0.000
Post Restoration Checksum: NetGraph: ae04ef81 NumContArr: bad03ba4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 168d52b25

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 168d52b25

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 3026.863 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 168d52b25

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 3026.863 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f4774ed5

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.569 | TNS=-81916.114| WHS=-0.569 | THS=-2525.181|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 147444c92

Time (s): cpu = 00:01:48 ; elapsed = 00:01:16 . Memory (MB): peak = 3026.863 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.569 | TNS=-81883.882| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 11bd0028b

Time (s): cpu = 00:01:48 ; elapsed = 00:01:16 . Memory (MB): peak = 3026.863 ; gain = 0.000
Phase 2 Router Initialization | Checksum: df9757f6

Time (s): cpu = 00:01:48 ; elapsed = 00:01:16 . Memory (MB): peak = 3026.863 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0543577 %
  Global Horizontal Routing Utilization  = 0.0629544 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 71616
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 71614
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15646bf1b

Time (s): cpu = 00:03:31 ; elapsed = 00:02:10 . Memory (MB): peak = 3043.820 ; gain = 16.957
INFO: [Route 35-580] Design has 9167 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_bd_top_clk_wiz_3_0 |clk_cpu_bd_top_clk_wiz_0_0 |                                              bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/cause_ti_reg/D|
| clk_out1_bd_top_clk_wiz_3_0 |clk_cpu_bd_top_clk_wiz_0_0 |                                bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/result_reg[12]/R|
| clk_out1_bd_top_clk_wiz_3_0 |clk_cpu_bd_top_clk_wiz_0_0 |                                bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/result_reg[13]/R|
| clk_out1_bd_top_clk_wiz_3_0 |clk_cpu_bd_top_clk_wiz_0_0 |                                bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/result_reg[14]/R|
| clk_out1_bd_top_clk_wiz_3_0 |clk_cpu_bd_top_clk_wiz_0_0 |                                bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/result_reg[15]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12361
 Number of Nodes with overlaps = 1109
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.537 | TNS=-99481.891| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1701e1e4f

Time (s): cpu = 00:08:11 ; elapsed = 00:05:19 . Memory (MB): peak = 3115.965 ; gain = 89.102

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 812
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.272 | TNS=-97008.349| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e9ba5745

Time (s): cpu = 00:08:32 ; elapsed = 00:05:36 . Memory (MB): peak = 3115.965 ; gain = 89.102

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 765
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.408 | TNS=-96303.345| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: f895e21d

Time (s): cpu = 00:08:49 ; elapsed = 00:05:50 . Memory (MB): peak = 3115.965 ; gain = 89.102
Phase 4 Rip-up And Reroute | Checksum: f895e21d

Time (s): cpu = 00:08:49 ; elapsed = 00:05:50 . Memory (MB): peak = 3115.965 ; gain = 89.102

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1668e7b09

Time (s): cpu = 00:08:55 ; elapsed = 00:05:54 . Memory (MB): peak = 3115.965 ; gain = 89.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.272 | TNS=-97008.349| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 150341b31

Time (s): cpu = 00:08:56 ; elapsed = 00:05:55 . Memory (MB): peak = 3115.965 ; gain = 89.102

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 150341b31

Time (s): cpu = 00:08:56 ; elapsed = 00:05:55 . Memory (MB): peak = 3115.965 ; gain = 89.102
Phase 5 Delay and Skew Optimization | Checksum: 150341b31

Time (s): cpu = 00:08:57 ; elapsed = 00:05:55 . Memory (MB): peak = 3115.965 ; gain = 89.102

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 194094b44

Time (s): cpu = 00:09:03 ; elapsed = 00:06:00 . Memory (MB): peak = 3115.965 ; gain = 89.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.209 | TNS=-96964.068| WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1da661612

Time (s): cpu = 00:09:04 ; elapsed = 00:06:00 . Memory (MB): peak = 3115.965 ; gain = 89.102
Phase 6 Post Hold Fix | Checksum: 1da661612

Time (s): cpu = 00:09:04 ; elapsed = 00:06:00 . Memory (MB): peak = 3115.965 ; gain = 89.102

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.458 %
  Global Horizontal Routing Utilization  = 13.8819 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 95.4955%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X35Y147 -> INT_R_X35Y147
   INT_R_X37Y146 -> INT_R_X37Y146
   INT_L_X36Y145 -> INT_L_X36Y145
   INT_R_X37Y145 -> INT_R_X37Y145
   INT_L_X36Y136 -> INT_L_X36Y136
South Dir 4x4 Area, Max Cong = 92.0045%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y134 -> INT_R_X39Y137
   INT_L_X36Y130 -> INT_R_X39Y133
   INT_L_X40Y130 -> INT_R_X43Y133
   INT_L_X32Y126 -> INT_R_X35Y129
East Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y179 -> INT_L_X40Y179
   INT_L_X46Y167 -> INT_L_X46Y167
   INT_L_X46Y166 -> INT_L_X46Y166
   INT_R_X47Y166 -> INT_R_X47Y166
   INT_L_X48Y165 -> INT_L_X48Y165
West Dir 4x4 Area, Max Cong = 91.8199%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y134 -> INT_R_X39Y137
   INT_L_X36Y130 -> INT_R_X39Y133
   INT_L_X36Y126 -> INT_R_X39Y129
   INT_L_X36Y122 -> INT_R_X39Y125

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 1.6875
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.25 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.555556 Sparse Ratio: 1.5625

Phase 7 Route finalize | Checksum: 1a110524b

Time (s): cpu = 00:09:05 ; elapsed = 00:06:01 . Memory (MB): peak = 3115.965 ; gain = 89.102

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a110524b

Time (s): cpu = 00:09:05 ; elapsed = 00:06:01 . Memory (MB): peak = 3115.965 ; gain = 89.102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ec88439a

Time (s): cpu = 00:09:11 ; elapsed = 00:06:10 . Memory (MB): peak = 3115.965 ; gain = 89.102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.209 | TNS=-96964.068| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ec88439a

Time (s): cpu = 00:09:12 ; elapsed = 00:06:10 . Memory (MB): peak = 3115.965 ; gain = 89.102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:12 ; elapsed = 00:06:10 . Memory (MB): peak = 3115.965 ; gain = 89.102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
652 Infos, 127 Warnings, 39 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:19 ; elapsed = 00:06:14 . Memory (MB): peak = 3115.965 ; gain = 89.102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3115.965 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/impl_1/bd_top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3115.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bd_top_wrapper_drc_routed.rpt -pb bd_top_wrapper_drc_routed.pb -rpx bd_top_wrapper_drc_routed.rpx
Command: report_drc -file bd_top_wrapper_drc_routed.rpt -pb bd_top_wrapper_drc_routed.pb -rpx bd_top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/impl_1/bd_top_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file bd_top_wrapper_methodology_drc_routed.rpt -pb bd_top_wrapper_methodology_drc_routed.pb -rpx bd_top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_top_wrapper_methodology_drc_routed.rpt -pb bd_top_wrapper_methodology_drc_routed.pb -rpx bd_top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/impl_1/bd_top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3283.629 ; gain = 167.664
INFO: [runtcl-4] Executing : report_power -file bd_top_wrapper_power_routed.rpt -pb bd_top_wrapper_power_summary_routed.pb -rpx bd_top_wrapper_power_routed.rpx
Command: report_power -file bd_top_wrapper_power_routed.rpt -pb bd_top_wrapper_power_summary_routed.pb -rpx bd_top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
664 Infos, 127 Warnings, 39 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 3317.195 ; gain = 33.566
INFO: [runtcl-4] Executing : report_route_status -file bd_top_wrapper_route_status.rpt -pb bd_top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_top_wrapper_timing_summary_routed.rpt -pb bd_top_wrapper_timing_summary_routed.pb -rpx bd_top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_top_wrapper_bus_skew_routed.rpt -pb bd_top_wrapper_bus_skew_routed.pb -rpx bd_top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/mycpu_0/inst/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <bd_top_i/mycpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/mycpu_0/inst/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <bd_top_i/mycpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/mycpu_0/inst/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <bd_top_i/mycpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/mycpu_0/inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <bd_top_i/mycpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <bd_top_i/mycpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <bd_top_i/mycpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[1].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <bd_top_i/mycpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[0].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <bd_top_i/mycpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst> is part of IP: <bd_top_i/axi_ethernetlite_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst> is part of IP: <bd_top_i/axi_ethernetlite_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst> is part of IP: <bd_top_i/axi_ethernetlite_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst> is part of IP: <bd_top_i/axi_ethernetlite_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst> is part of IP: <bd_top_i/axi_ethernetlite_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst> is part of IP: <bd_top_i/axi_ethernetlite_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst> is part of IP: <bd_top_i/axi_ethernetlite_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst> is part of IP: <bd_top_i/axi_ethernetlite_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force bd_top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_rd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (bd_top_i/gpu_top_0/inst/lcd_ctrl/pxl_cnt_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_1) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_2) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_3) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_4) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_5) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_6) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[0] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_7) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/WEBWE[1] (net: bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0) which is driven by a register (bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 168 net(s) have no routable loads. The problem bus(es) and/or net(s) are bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 96 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 47 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bd_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
701 Infos, 175 Warnings, 40 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 3716.129 ; gain = 398.934
INFO: [Common 17-206] Exiting Vivado at Thu Aug 11 20:20:31 2022...
