Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
project open {E:/Dedee/MAVEN/100 Days of rtl/Day5/sim/full_adder}
# Loading project full_adder
vsim -gui work.full_adder_tb
# vsim -gui work.full_adder_tb 
# Start time: 18:59:22 on Apr 19,2025
# Loading work.full_adder_tb
# Loading work.full_adder
# Loading work.half_adder
add wave -position insertpoint  \
sim:/full_adder_tb/a
add wave -position insertpoint  \
sim:/full_adder_tb/b
add wave -position insertpoint  \
sim:/full_adder_tb/c
add wave -position insertpoint  \
sim:/full_adder_tb/sum
add wave -position insertpoint  \
sim:/full_adder_tb/carry
run -all
# Sum is x,carry is x
# Sum is 0,carry is 0
# Sum is 1,carry is 0
# Sum is 1,carry is 0
# Sum is 0,carry is 1
# Sum is 1,carry is 0
# Sum is 0,carry is 1
# Sum is 0,carry is 1
#                   35
# ** Note: $finish    : E:/Dedee/MAVEN/100 Days of rtl/Day5/tb/full_adder_tb.v(39)
#    Time: 45 ps  Iteration: 0  Instance: /full_adder_tb
# 1
# Break in Module full_adder_tb at E:/Dedee/MAVEN/100 Days of rtl/Day5/tb/full_adder_tb.v line 39

