// Seed: 3250226005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1 - 1;
  always @(posedge 1 == 1 ^ 1);
  always @(!id_2 or posedge 1'b0 + id_2);
  assign id_5[1] = 1;
  assign id_5 = id_5;
  module_0(
      id_4, id_1, id_4, id_4, id_4
  );
endmodule
