m255
K4
z2
13
cModel Technology
Z0 dC:/questasim64_10.2c/examples
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
!s110 1698480910
V9UgJVi?dSZ9O]o>z_EG;Z0
04 22 4 work Serial_32bits_adder_tb fast 0
=1-6c24087848a9-653cc30e-229-4c98
Z1 o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
Z2 OL;O;10.2c;57
T_opt1
VN@]k3h;Zo]=:8Z]A^_O2W3
04 18 4 work Serial_8bits_adder fast 0
=1-6c24087848a9-653bc07c-210-3fe0
R1
n@_opt1
R2
Z3 dC:/questasim64_10.2c/examples
!s110 1698414716
T_opt2
V9N=LCjQcEkTLlkZ;>PkUV1
04 21 4 work Serial_8bits_adder_tb fast 0
=1-6c24087848a9-653c6e31-18c-5640
R1
n@_opt2
R2
R3
!s110 1698459185
vfulladder
I]2e_5C@^6zSdnEUSQXH[G0
Z4 V`JN@9S9cnhjKRR_L]QIcM3
Z5 dD:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module
w1698415267
8D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/fulladder.v
FD:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/fulladder.v
L0 1
Z6 OL;L;10.2c;57
r1
31
Z7 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z8 !s110 1698480900
!s100 K^W7MhIL0BAU<9>PacbGW3
!s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/fulladder.v|
!s108 1698480900.505000
!s107 D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/fulladder.v|
!i10b 1
!s85 0
!i111 0
vfulladder_tb
R8
IIPSZ[H[f@l[14?n]]61>?0
R4
R5
w1698321634
8D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/fulladder_tb.v
FD:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/fulladder_tb.v
L0 1
R6
r1
31
R7
!s100 Y6]9lbST`2J_MEz>lUa3S0
!s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/fulladder_tb.v|
!s108 1698480900.550000
!s107 D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/fulladder_tb.v|
!i10b 1
!s85 0
!i111 0
vhalf_adder_tb
R8
IKB77maAzS<]B9]KzY_c[^0
R4
R5
w1698030989
8D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/halfadder_tb.v
FD:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/halfadder_tb.v
L0 1
R6
r1
31
R7
!s100 n^RP:;^BUN]W]EoLW>[O]3
!s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/halfadder_tb.v|
!s108 1698480900.630000
!s107 D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/halfadder_tb.v|
!i10b 1
!s85 0
!i111 0
vhalfadder
R8
Ibk1L[6Cngl42IBG6Z@Im>0
R4
R5
w1698031442
8D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/halfadder.v
FD:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/halfadder.v
L0 1
R6
r1
31
R7
!s100 BJS>26CS8YcObg5TEgThm0
!s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/halfadder.v|
!s108 1698480900.590000
!s107 D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/halfadder.v|
!i10b 1
!s85 0
!i111 0
vparalled_adder
IfR=oeGzz9oVbfXBGizBFi1
R4
R5
w1698321625
8D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/4_bit_parralled_adder.v
FD:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/4_bit_parralled_adder.v
L0 1
R6
r1
31
R7
Z9 !s110 1698321772
!s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/4_bit_parralled_adder.v|
!s107 D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/4_bit_parralled_adder.v|
!s100 2WMA<Wf9XhEiL<7=@FTdO3
!s108 1698321772.568000
!i10b 1
!s85 0
!i111 0
vSerial_32bits_adder
R8
IZ@B7R=Po?9kBAO[;JX3Qi3
R4
R5
w1698480495
8D:\SEMICON_VERILOG_COURCES\week_2\basic_questa\module\Serial_32bits_adder.v
FD:\SEMICON_VERILOG_COURCES\week_2\basic_questa\module\Serial_32bits_adder.v
L0 1
R6
r1
31
R7
n@serial_32bits_adder
!s100 mGfmf7E[keU^b[jie`X2Z3
!s90 -reportprogress|300|-work|work|-vopt|D:\SEMICON_VERILOG_COURCES\week_2\basic_questa\module\Serial_32bits_adder.v|
!s108 1698480900.668000
!s107 D:\SEMICON_VERILOG_COURCES\week_2\basic_questa\module\Serial_32bits_adder.v|
!i10b 1
!s85 0
!i111 0
vSerial_32bits_adder_tb
R8
ISen>KDGha@W_L1`BfXcm_0
R4
R5
w1698480895
8D:\SEMICON_VERILOG_COURCES\week_2\basic_questa\module\Serial_32bits_adder_tb.v
FD:\SEMICON_VERILOG_COURCES\week_2\basic_questa\module\Serial_32bits_adder_tb.v
L0 1
R6
r1
31
R7
n@serial_32bits_adder_tb
!s90 -reportprogress|300|-work|work|-vopt|D:\SEMICON_VERILOG_COURCES\week_2\basic_questa\module\Serial_32bits_adder_tb.v|
!s100 K2:X;79UZW`J^VCfjFGWR2
!s108 1698480900.707000
!s107 D:\SEMICON_VERILOG_COURCES\week_2\basic_questa\module\Serial_32bits_adder_tb.v|
!i10b 1
!s85 0
!i111 0
vSerial_8bits_adder
R8
Ia_JOk@^ZE?WR>eb_F;A702
R4
R5
w1698479557
8D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/Serial_8bits_adder.v
FD:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/Serial_8bits_adder.v
L0 1
R6
r1
31
R7
n@serial_8bits_adder
!s100 0QdMehY@9k<O8KFY2]DNY2
!s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/Serial_8bits_adder.v|
!s108 1698480900.746000
!s107 D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/Serial_8bits_adder.v|
!i10b 1
!s85 0
!i111 0
vSerial_8bits_adder_tb
R8
IJMXn>JkC;1Q[LcmbFOlSl3
R4
R5
w1698415189
8D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/Serial_8bits_adder_tb.v
FD:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/Serial_8bits_adder_tb.v
L0 1
R6
r1
31
R7
n@serial_8bits_adder_tb
!s100 JDXeUR4O2@70?@0@2[4dT3
!s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/Serial_8bits_adder_tb.v|
!i10b 1
!s85 0
!s108 1698480900.785000
!s107 D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/Serial_8bits_adder_tb.v|
!i111 0
vtestbench
R9
IhBA`B>C`7i7?Efc=U;?5o2
R4
R5
w1698154373
8D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/4_bit_parralled_adder_tb.v
FD:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/4_bit_parralled_adder_tb.v
L0 1
R6
r1
31
R7
!s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/4_bit_parralled_adder_tb.v|
!s107 D:/SEMICON_VERILOG_COURCES/week_2/basic_questa/module/4_bit_parralled_adder_tb.v|
!s100 Tf9zDQhY``AYS2WGJaC:03
!s108 1698321772.642000
!i10b 1
!s85 0
!i111 0
