design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/leo/Dokumente/caravel_workspace_mpw7/caravel_wfg/openlane/wb_memory,wb_memory,22_07_12_11_50,flow completed,0h3m10s0ms,0h1m19s0ms,-2.0,0.2625,-1,1.04,1175.81,-1,0,0,0,0,0,0,0,10,0,-1,-1,69378,3673,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,65168660.0,0.0,9.85,8.14,2.52,0.0,-1,28,330,25,327,0,0,0,71,0,1,2,1,1,0,0,32,103,70,5,240,3477,0,3717,242556.23040000003,0.000123,0.000104,3.25e-06,0.000154,0.000131,1.69e-08,0.000177,0.000154,1.95e-08,1.37,21.0,47.61904761904762,20,AREA 0,5,50,1,153.6,153.18,0.30,0.3,sky130_fd_sc_hd,4,4
