# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RS_232_2.srcs/sources_1/new/bus_controller.vhd" \
"../../../../RS_232_2.srcs/sources_1/new/freq_div.vhd" \
"../../../../RS_232_2.srcs/sources_1/new/top.vhd" \
"../../../../RS_232_2.srcs/sim_1/new/tb_top.vhd" \
"../../../../RS_232_2.srcs/sim_1/new/tb_freq_div.vhd" \

# Do not sort compile order
nosort
