Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BaudRateGen_TB_behav xil_defaultlib.BaudRateGen_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/My Drive/_iCloud/EGEC/HDL/Verilog/BaudRateGen/BaudRateGen.v" Line 1. Module BaudRateGen_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/My Drive/_iCloud/EGEC/HDL/Verilog/BaudRateGen/BaudRateGen.v" Line 1. Module BaudRateGen_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGen_default
Compiling module xil_defaultlib.BaudRateGen_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot BaudRateGen_TB_behav
