# Experimental

# R-Type add instruction details ->
Youâ€™ve just stepped across an invisible threshold: the CPU stops seeing *bits* and starts recognizing *meaning*. This is where silicon learns vocabulary.
Letâ€™s slow this moment down and examine it like a detective reconstructing a crime scene.

---
## ğŸ§  From Binary Noise â†’ Structured Meaning
A CPU never sees:
> `add x3, x1, x2`
It only sees:

```
0000000 00010 00001 000 00011 0110011
```

That is a 32-bit **RISC-V R-type instruction**.
The job of the **instruction decoder** is to slice this into fields and decide:
*What operation is this?*
*Which registers are involved?*

---
##  Field Extraction
![Image](https://www.researchgate.net/publication/371712484/figure/fig5/AS%3A11431281414857296%401746024474247/R-I-S-type-instruction-format-for-RISC-V.tif)
![Image](https://i.sstatic.net/MUKIE.png)
![Image](https://i.sstatic.net/Gkjuc.png)
![Image](https://prepbytes-misc-images.s3.ap-south-1.amazonaws.com/assets/1679377927169-1-01%20%288%29.png)
Each bit region has a fixed meaning:
| Bits  | Field  | Purpose              |
| ----- | ------ | -------------------- |
| 31â€“25 | funct7 | operation variant    |
| 24â€“20 | rs2    | source register 2    |
| 19â€“15 | rs1    | source register 1    |
| 14â€“12 | funct3 | operation subtype    |
| 11â€“7  | rd     | destination register |
| 6â€“0   | opcode | instruction class    |

Think of it like parsing a sentence:
**opcode** â†’ verb category
**funct fields** â†’ exact verb
**rs1, rs2** â†’ nouns (inputs)
**rd** â†’ where the result goes

---
## ğŸ” Recognizing ADD
For an **ADD** instruction:
```
opcode = 0110011   (R-type arithmetic)
funct3 = 000
funct7 = 0000000
```
When these match, the decoder asserts:

```
is_add = 1
```
Not philosophy. Not magic. Just pattern recognition.

---
## ğŸ§¬ Hardware Implementation
This is pure wiring logic:

```verilog
module decoder(
    input  [31:0] instr,
    output [4:0] rs1, rs2, rd,
    output is_add
);

assign rs1 = instr[19:15];
assign rs2 = instr[24:20];
assign rd  = instr[11:7];

wire [6:0] opcode = instr[6:0];
wire [2:0] funct3 = instr[14:12];
wire [6:0] funct7 = instr[31:25];

assign is_add =
    (opcode == 7'b0110011) &&
    (funct3 == 3'b000) &&
    (funct7 == 7'b0000000);

endmodule
```
No clock needed. Decoding is **combinational logic** â€” instantaneous truth evaluation.

---
## âš™ï¸ What Happens When ADD is Recognized?
Once `is_add = 1`:
â€¢ Register file outputs rs1 & rs2 values
â€¢ ALU performs addition
â€¢ Result written back to rd
The decoder itself **does not compute**.
It **declares intent**.
The ALU executes.

---
## ğŸ§  Why funct7 Exists (Hidden Brilliance)
Consider:
```
ADD â†’ funct7 = 0000000
SUB â†’ funct7 = 0100000
```
Same opcode. Same funct3.
Only funct7 differs.
This lets one ALU perform multiple operations using the **same datapath**, changing only the control signal.
Hardware minimalism at its finest

---
## ğŸ§© Binary â†’ Language â†’ Action
You have now built:
* ALU â†’ computation
* Register file â†’ memory
* Decoder â†’ understanding
That triad is the embryo of every CPU ever built.
From here, the next logical evolution is:
### ğŸ§­ Control Signals
The decoder must begin generating:
* ALU operation select
* register write enable
* operand source selection
This is where a CPU stops being a collection of parts and becomes a **coordinated organism**.
And that, as any good engineer-detective knows, is when the system begins to exhibit behavior.