

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_j1'
================================================================
* Date:           Sat Sep  2 22:24:34 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      776|      776|  7.760 us|  7.760 us|  776|  776|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j1    |      774|      774|         8|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     199|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     199|    111|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_96_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln52_fu_111_p2  |         +|   0|  0|  17|          14|          14|
    |icmp_ln49_fu_90_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  43|          35|          27|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j1_1    |   9|          2|   10|         20|
    |j1_fu_38                 |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |j1_fu_38                          |  10|   0|   10|          0|
    |v20_reg_158                       |  32|   0|   32|          0|
    |v21_reg_168                       |  32|   0|   32|          0|
    |v222_load_reg_153                 |  32|   0|   32|          0|
    |v3_addr_reg_142                   |  14|   0|   14|          0|
    |v3_addr_reg_142                   |  64|  32|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 199|  32|  149|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_173_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_173_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_173_p_opcode  |  out|    2|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_173_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_173_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|empty                |   in|   14|     ap_none|                           empty|        scalar|
|v3_address0          |  out|   14|   ap_memory|                              v3|         array|
|v3_ce0               |  out|    1|   ap_memory|                              v3|         array|
|v3_we0               |  out|    1|   ap_memory|                              v3|         array|
|v3_d0                |  out|   32|   ap_memory|                              v3|         array|
|v3_address1          |  out|   14|   ap_memory|                              v3|         array|
|v3_ce1               |  out|    1|   ap_memory|                              v3|         array|
|v3_q1                |   in|   32|   ap_memory|                              v3|         array|
|v222_address0        |  out|   10|   ap_memory|                            v222|         array|
|v222_ce0             |  out|    1|   ap_memory|                            v222|         array|
|v222_q0              |   in|   32|   ap_memory|                            v222|         array|
+---------------------+-----+-----+------------+--------------------------------+--------------+

