Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 30 19:27:05 2018
| Host         : DESKTOP-G32S92J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_a1_btn_ip_v1_0_control_sets_placed.rpt
| Design       : lab3_a1_btn_ip_v1_0
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             137 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                      Enable Signal                     |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_arready_i_1_n_0   | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready0          | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              2 |
|  s00_axi_aclk_IBUF_BUFG |                                                        | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                4 |              5 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/slv_reg0[4]_i_1_n_0   | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              5 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0  | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0  | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0  | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0   | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0  | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0  | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0  | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0   | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/p_1_in[7]             | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/p_1_in[15]            | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/p_1_in[23]            | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/p_1_in[31]            | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0 | lab3_a1_btn_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |               12 |             32 |
+-------------------------+--------------------------------------------------------+------------------------------------------------------+------------------+----------------+


