// Seed: 1738199027
module module_0 (
    input wand id_0,
    output uwire id_1,
    input tri id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri1 id_12,
    output wor id_13,
    input wor id_14,
    input wire id_15,
    output tri0 id_16,
    input tri id_17
);
  assign id_6 = ~id_5;
  uwire id_19 = 1 ? (1 + 1) : 1'b0;
  assign id_8 = id_15;
  wire id_20;
endmodule
module module_1 (
    output tri id_0,
    inout uwire id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wand id_5
);
  uwire id_7;
  module_0(
      id_3,
      id_1,
      id_5,
      id_3,
      id_5,
      id_3,
      id_1,
      id_1,
      id_2,
      id_5,
      id_3,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3
  );
  assign id_7 = 1;
  wire id_8;
  wire id_9;
endmodule
