<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old modules/javafx.web/src/main/native/Source/JavaScriptCore/offlineasm/arm.rb</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
  <body>
    <pre>
  1 # Copyright (C) 2011-2018 Apple Inc. All rights reserved.
  2 # Copyright (C) 2013 University of Szeged. All rights reserved.
  3 #
  4 # Redistribution and use in source and binary forms, with or without
  5 # modification, are permitted provided that the following conditions
  6 # are met:
  7 # 1. Redistributions of source code must retain the above copyright
  8 #    notice, this list of conditions and the following disclaimer.
  9 # 2. Redistributions in binary form must reproduce the above copyright
 10 #    notice, this list of conditions and the following disclaimer in the
 11 #    documentation and/or other materials provided with the distribution.
 12 #
 13 # THIS SOFTWARE IS PROVIDED BY APPLE INC. AND ITS CONTRIBUTORS ``AS IS&#39;&#39;
 14 # AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 15 # THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 16 # PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL APPLE INC. OR ITS CONTRIBUTORS
 17 # BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 18 # CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 19 # SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 20 # INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 21 # CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 22 # ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
 23 # THE POSSIBILITY OF SUCH DAMAGE.
 24 
 25 require &quot;config&quot;
 26 require &quot;ast&quot;
 27 require &quot;opt&quot;
 28 require &quot;risc&quot;
 29 
 30 # GPR conventions, to match the baseline JIT
 31 #
 32 #  x0 =&gt; t0, a0, r0
 33 #  x1 =&gt; t1, a1, r1
 34 #  x2 =&gt; t2, a2, r2
 35 #  x3 =&gt; t3, a3, r3
 36 #  x6 =&gt;            (callee-save scratch)
 37 #  x7 =&gt; cfr
 38 #  x8 =&gt; t4         (callee-save)
 39 #  x9 =&gt; t5         (callee-save)
 40 # x10 =&gt;            (callee-save scratch)
 41 # x11 =&gt; cfr, csr0  (callee-save, metadataTable)
 42 # x12 =&gt;            (callee-save scratch)
 43 #  lr =&gt; lr
 44 #  sp =&gt; sp
 45 #  pc =&gt; pc
 46 #
 47 # FPR conventions, to match the baseline JIT
 48 #
 49 # d0 =&gt; ft0, fa0, fr
 50 # d1 =&gt; ft1, fa1
 51 # d2 =&gt; ft2
 52 # d3 =&gt; ft3
 53 # d4 =&gt; ft4
 54 # d5 =&gt; ft5
 55 # d6 =&gt;              (scratch)
 56 # d7 =&gt;              (scratch)
 57 
 58 class Node
 59     def armSingle
 60         doubleOperand = armOperand
 61         raise &quot;Bogus register name #{doubleOperand}&quot; unless doubleOperand =~ /^d/
 62         &quot;s&quot; + ($~.post_match.to_i * 2).to_s
 63     end
 64 end
 65 
 66 class SpecialRegister
 67     def armOperand
 68         @name
 69     end
 70 end
 71 
 72 ARM_EXTRA_GPRS = [SpecialRegister.new(&quot;r6&quot;), SpecialRegister.new(&quot;r10&quot;), SpecialRegister.new(&quot;r12&quot;)]
 73 ARM_EXTRA_FPRS = [SpecialRegister.new(&quot;d7&quot;)]
 74 ARM_SCRATCH_FPR = SpecialRegister.new(&quot;d6&quot;)
 75 OS_DARWIN = ((RUBY_PLATFORM =~ /darwin/i) != nil)
 76 
 77 def armMoveImmediate(value, register)
 78     # Currently we only handle the simple cases, and fall back to mov/movt for the complex ones.
 79     if value.is_a? String
 80       $asm.puts &quot;mov #{register.armOperand}, (#{value})&quot;
 81     elsif value &gt;= 0 &amp;&amp; value &lt; 256
 82         $asm.puts &quot;mov #{register.armOperand}, \##{value}&quot;
 83     elsif (~value) &gt;= 0 &amp;&amp; (~value) &lt; 256
 84         $asm.puts &quot;mvn #{register.armOperand}, \##{~value}&quot;
 85     else
 86         $asm.puts &quot;movw #{register.armOperand}, \##{value &amp; 0xffff}&quot;
 87         if (value &amp; 0xffff0000) != 0
 88             $asm.puts &quot;movt #{register.armOperand}, \##{(value &gt;&gt; 16) &amp; 0xffff}&quot;
 89         end
 90     end
 91 end
 92 
 93 class RegisterID
 94     def armOperand
 95         case name
 96         when &quot;t0&quot;, &quot;a0&quot;, &quot;r0&quot;
 97             &quot;r0&quot;
 98         when &quot;t1&quot;, &quot;a1&quot;, &quot;r1&quot;
 99             &quot;r1&quot;
100         when &quot;t2&quot;, &quot;a2&quot;
101             &quot;r2&quot;
102         when &quot;a3&quot;
103             &quot;r3&quot;
104         when &quot;t3&quot;
105             &quot;r4&quot;
106         when &quot;t4&quot;
107             &quot;r8&quot;
108         when &quot;t5&quot;
109             &quot;r9&quot;
110         when &quot;cfr&quot;
111             &quot;r7&quot;
112         when &quot;csr0&quot;
113             &quot;r11&quot;
114         when &quot;lr&quot;
115             &quot;lr&quot;
116         when &quot;sp&quot;
117             &quot;sp&quot;
118         when &quot;pc&quot;
119             &quot;pc&quot;
120         else
121             raise &quot;Bad register #{name} for ARM at #{codeOriginString}&quot;
122         end
123     end
124 end
125 
126 class FPRegisterID
127     def armOperand
128         case name
129         when &quot;ft0&quot;, &quot;fr&quot;, &quot;fa0&quot;
130             &quot;d0&quot;
131         when &quot;ft1&quot;, &quot;fa1&quot;
132             &quot;d1&quot;
133         when &quot;ft2&quot;
134             &quot;d2&quot;
135         when &quot;ft3&quot;
136             &quot;d3&quot;
137         when &quot;ft4&quot;
138             &quot;d4&quot;
139         when &quot;ft5&quot;
140             &quot;d5&quot;
141         else
142             raise &quot;Bad register #{name} for ARM at #{codeOriginString}&quot;
143         end
144     end
145 end
146 
147 class Immediate
148     def armOperand
149         raise &quot;Invalid immediate #{value} at #{codeOriginString}&quot; if value &lt; 0 or value &gt; 255
150         &quot;\##{value}&quot;
151     end
152 end
153 
154 class Address
155     def armOperand
156         raise &quot;Bad offset at #{codeOriginString}&quot; if offset.value &lt; -0xff or offset.value &gt; 0xfff
157         &quot;[#{base.armOperand}, \##{offset.value}]&quot;
158     end
159 end
160 
161 class BaseIndex
162     def armOperand
163         raise &quot;Bad offset at #{codeOriginString}&quot; if offset.value != 0
164         &quot;[#{base.armOperand}, #{index.armOperand}, lsl \##{scaleShift}]&quot;
165     end
166 end
167 
168 class AbsoluteAddress
169     def armOperand
170         raise &quot;Unconverted absolute address at #{codeOriginString}&quot;
171     end
172 end
173 
174 #
175 # Lea support.
176 #
177 
178 class Address
179     def armEmitLea(destination)
180         if destination == base
181             $asm.puts &quot;adds #{destination.armOperand}, \##{offset.value}&quot;
182         else
183             $asm.puts &quot;adds #{destination.armOperand}, #{base.armOperand}, \##{offset.value}&quot;
184         end
185     end
186 end
187 
188 class BaseIndex
189     def armEmitLea(destination)
190         raise &quot;Malformed BaseIndex, offset should be zero at #{codeOriginString}&quot; unless offset.value == 0
191         $asm.puts &quot;add #{destination.armOperand}, #{base.armOperand}, #{index.armOperand}, lsl \##{scaleShift}&quot;
192     end
193 end
194 
195 # FIXME: we could support AbsoluteAddress for lea, but we don&#39;t.
196 
197 #
198 # Actual lowering code follows.
199 #
200 
201 def armOpcodeReversedOperands(opcode)
202     m = /\Ab[ipb]/.match(opcode)
203 
204     operation =
205         case m.post_match
206         when &quot;eq&quot; then &quot;eq&quot;
207         when &quot;neq&quot; then &quot;neq&quot;
208         when &quot;a&quot; then &quot;b&quot;
209         when &quot;aeq&quot; then &quot;beq&quot;
210         when &quot;b&quot; then &quot;a&quot;
211         when &quot;beq&quot; then &quot;aeq&quot;
212         when &quot;gt&quot; then &quot;lt&quot;
213         when &quot;gteq&quot; then &quot;lteq&quot;
214         when &quot;lt&quot; then &quot;gt&quot;
215         when &quot;lteq&quot; then &quot;gteq&quot;
216         else
217             raise &quot;unknown operation #{m.post_match}&quot;
218         end
219 
220     &quot;#{m[0]}#{operation}&quot;
221 end
222 
223 def armLowerStackPointerInComparison(list)
224     newList = []
225     list.each {
226         | node |
227         if node.is_a? Instruction
228             case node.opcode
229             when &quot;bieq&quot;, &quot;bpeq&quot;, &quot;bbeq&quot;,
230                 &quot;bineq&quot;, &quot;bpneq&quot;, &quot;bbneq&quot;,
231                 &quot;bia&quot;, &quot;bpa&quot;, &quot;bba&quot;,
232                 &quot;biaeq&quot;, &quot;bpaeq&quot;, &quot;bbaeq&quot;,
233                 &quot;bib&quot;, &quot;bpb&quot;, &quot;bbb&quot;,
234                 &quot;bibeq&quot;, &quot;bpbeq&quot;, &quot;bbbeq&quot;,
235                 &quot;bigt&quot;, &quot;bpgt&quot;, &quot;bbgt&quot;,
236                 &quot;bigteq&quot;, &quot;bpgteq&quot;, &quot;bbgteq&quot;,
237                 &quot;bilt&quot;, &quot;bplt&quot;, &quot;bblt&quot;,
238                 &quot;bilteq&quot;, &quot;bplteq&quot;, &quot;bblteq&quot;
239                 if node.operands[1].is_a?(RegisterID) &amp;&amp; node.operands[1].name == &quot;sp&quot;
240                     newList &lt;&lt; Instruction.new(codeOrigin, armOpcodeReversedOperands(node.opcode), [node.operands[1], node.operands[0]] + node.operands[2..-1])
241                 else
242                     newList &lt;&lt; node
243                 end
244             else
245                 newList &lt;&lt; node
246             end
247         else
248             newList &lt;&lt; node
249         end
250     }
251     newList
252 end
253 
254 def armLowerLabelReferences(list)
255     newList = []
256     list.each {
257         | node |
258         if node.is_a? Instruction
259             case node.opcode
260             when &quot;leai&quot;, &quot;leap&quot;, &quot;leaq&quot;
261                 labelRef = node.operands[0]
262                 if labelRef.is_a? LabelReference
263                     raise unless labelRef.offset == 0
264                     tmp = Tmp.new(node.codeOrigin, :gpr)
265                     newList &lt;&lt; Instruction.new(codeOrigin, &quot;globaladdr&quot;, [LabelReference.new(node.codeOrigin, labelRef.label), node.operands[1], tmp])
266                 else
267                     newList &lt;&lt; node
268                 end
269             else
270                 newList &lt;&lt; node
271             end
272         else
273             newList &lt;&lt; node
274         end
275     }
276     newList
277 end
278 
279 class Sequence
280     def getModifiedListARMv7
281         raise unless $activeBackend == &quot;ARMv7&quot;
282         getModifiedListARMCommon
283     end
284 
285     def getModifiedListARMCommon
286         result = @list
287         result = riscLowerSimpleBranchOps(result)
288         result = riscLowerHardBranchOps(result)
289         result = riscLowerShiftOps(result)
290         result = armLowerLabelReferences(result)
291         result = riscLowerMalformedAddresses(result) {
292             | node, address |
293             if address.is_a? BaseIndex
294                 address.offset.value == 0
295             elsif address.is_a? Address
296                 (-0xff..0xfff).include? address.offset.value
297             else
298                 false
299             end
300         }
301         result = riscLowerMalformedAddressesDouble(result)
302         result = riscLowerMisplacedImmediates(result, [&quot;storeb&quot;, &quot;storei&quot;, &quot;storep&quot;, &quot;storeq&quot;])
303         result = riscLowerMalformedImmediates(result, 0..0xff)
304         result = riscLowerMisplacedAddresses(result)
305         result = riscLowerRegisterReuse(result)
306         result = assignRegistersToTemporaries(result, :gpr, ARM_EXTRA_GPRS)
307         result = assignRegistersToTemporaries(result, :fpr, ARM_EXTRA_FPRS)
308         result = armLowerStackPointerInComparison(result)
309         return result
310     end
311 end
312 
313 def armOperands(operands)
314     operands.map{|v| v.armOperand}.join(&quot;, &quot;)
315 end
316 
317 def armFlippedOperands(operands)
318     armOperands([operands[-1]] + operands[0..-2])
319 end
320 
321 def emitArmCompact(opcode2, opcode3, operands)
322     if operands.size == 3
323         $asm.puts &quot;#{opcode3} #{armFlippedOperands(operands)}&quot;
324     else
325         raise unless operands.size == 2
326         raise unless operands[1].register?
327         if operands[0].immediate?
328             $asm.puts &quot;#{opcode3} #{operands[1].armOperand}, #{operands[1].armOperand}, #{operands[0].armOperand}&quot;
329         else
330             $asm.puts &quot;#{opcode2} #{armFlippedOperands(operands)}&quot;
331         end
332     end
333 end
334 
335 def emitArm(opcode, operands)
336     if operands.size == 3
337         $asm.puts &quot;#{opcode} #{armFlippedOperands(operands)}&quot;
338     else
339         raise unless operands.size == 2
340         $asm.puts &quot;#{opcode} #{operands[1].armOperand}, #{operands[1].armOperand}, #{operands[0].armOperand}&quot;
341     end
342 end
343 
344 def emitArmDoubleBranch(branchOpcode, operands)
345     $asm.puts &quot;vcmpe.f64 #{armOperands(operands[0..1])}&quot;
346     $asm.puts &quot;vmrs apsr_nzcv, fpscr&quot;
347     $asm.puts &quot;#{branchOpcode} #{operands[2].asmLabel}&quot;
348 end
349 
350 def emitArmTest(operands)
351     value = operands[0]
352     case operands.size
353     when 2
354         mask = Immediate.new(codeOrigin, -1)
355     when 3
356         mask = operands[1]
357     else
358         raise &quot;Expected 2 or 3 operands but got #{operands.size} at #{codeOriginString}&quot;
359     end
360     
361     if mask.immediate? and mask.value == -1
362         $asm.puts &quot;tst #{value.armOperand}, #{value.armOperand}&quot;
363     else
364         $asm.puts &quot;tst #{value.armOperand}, #{mask.armOperand}&quot;
365     end
366 end
367 
368 def emitArmCompare(operands, code)
369     $asm.puts &quot;movs #{operands[2].armOperand}, \#0&quot;
370     $asm.puts &quot;cmp #{operands[0].armOperand}, #{operands[1].armOperand}&quot;
371     $asm.puts &quot;it #{code}&quot;
372     $asm.puts &quot;mov#{code} #{operands[2].armOperand}, \#1&quot;
373 end
374 
375 def emitArmTestSet(operands, code)
376     $asm.puts &quot;movs #{operands[-1].armOperand}, \#0&quot;
377     emitArmTest(operands)
378     $asm.puts &quot;it #{code}&quot;
379     $asm.puts &quot;mov#{code} #{operands[-1].armOperand}, \#1&quot;
380 end
381 
382 class Instruction
383     def lowerARMv7
384         raise unless $activeBackend == &quot;ARMv7&quot;
385         lowerARMCommon
386     end
387 
388     def lowerARMCommon
389         case opcode
390         when &quot;addi&quot;, &quot;addp&quot;, &quot;addis&quot;, &quot;addps&quot;
391             if opcode == &quot;addis&quot; or opcode == &quot;addps&quot;
392                 suffix = &quot;s&quot;
393             else
394                 suffix = &quot;&quot;
395             end
396             if operands.size == 3 and operands[0].immediate?
397                 raise unless operands[1].register?
398                 raise unless operands[2].register?
399                 if operands[0].value == 0 and suffix.empty?
400                     unless operands[1] == operands[2]
401                         $asm.puts &quot;mov #{operands[2].armOperand}, #{operands[1].armOperand}&quot;
402                     end
403                 else
404                     $asm.puts &quot;adds #{operands[2].armOperand}, #{operands[1].armOperand}, #{operands[0].armOperand}&quot;
405                 end
406             elsif operands.size == 3 and operands[0].register?
407                 raise unless operands[1].register?
408                 raise unless operands[2].register?
409                 $asm.puts &quot;adds #{armFlippedOperands(operands)}&quot;
410             else
411                 if operands[0].immediate?
412                     unless Immediate.new(nil, 0) == operands[0]
413                         $asm.puts &quot;adds #{armFlippedOperands(operands)}&quot;
414                     end
415                 else
416                     $asm.puts &quot;add#{suffix} #{armFlippedOperands(operands)}&quot;
417                 end
418             end
419         when &quot;andi&quot;, &quot;andp&quot;
420             emitArmCompact(&quot;ands&quot;, &quot;and&quot;, operands)
421         when &quot;ori&quot;, &quot;orp&quot;
422             emitArmCompact(&quot;orrs&quot;, &quot;orr&quot;, operands)
423         when &quot;oris&quot;
424             emitArmCompact(&quot;orrs&quot;, &quot;orrs&quot;, operands)
425         when &quot;xori&quot;, &quot;xorp&quot;
426             emitArmCompact(&quot;eors&quot;, &quot;eor&quot;, operands)
427         when &quot;lshifti&quot;, &quot;lshiftp&quot;
428             emitArmCompact(&quot;lsls&quot;, &quot;lsls&quot;, operands)
429         when &quot;rshifti&quot;, &quot;rshiftp&quot;
430             emitArmCompact(&quot;asrs&quot;, &quot;asrs&quot;, operands)
431         when &quot;urshifti&quot;, &quot;urshiftp&quot;
432             emitArmCompact(&quot;lsrs&quot;, &quot;lsrs&quot;, operands)
433         when &quot;muli&quot;, &quot;mulp&quot;
434             emitArm(&quot;mul&quot;, operands)
435         when &quot;subi&quot;, &quot;subp&quot;, &quot;subis&quot;
436             emitArmCompact(&quot;subs&quot;, &quot;subs&quot;, operands)
437         when &quot;negi&quot;, &quot;negp&quot;
438             $asm.puts &quot;rsbs #{operands[0].armOperand}, #{operands[0].armOperand}, \#0&quot;
439         when &quot;noti&quot;
440             $asm.puts &quot;mvns #{operands[0].armOperand}, #{operands[0].armOperand}&quot;
441         when &quot;loadi&quot;, &quot;loadis&quot;, &quot;loadp&quot;
442             $asm.puts &quot;ldr #{armFlippedOperands(operands)}&quot;
443         when &quot;storei&quot;, &quot;storep&quot;
444             $asm.puts &quot;str #{armOperands(operands)}&quot;
445         when &quot;loadb&quot;
446             $asm.puts &quot;ldrb #{armFlippedOperands(operands)}&quot;
447         when &quot;loadbs&quot;, &quot;loadbsp&quot;
448             $asm.puts &quot;ldrsb.w #{armFlippedOperands(operands)}&quot;
449         when &quot;storeb&quot;
450             $asm.puts &quot;strb #{armOperands(operands)}&quot;
451         when &quot;loadh&quot;
452             $asm.puts &quot;ldrh #{armFlippedOperands(operands)}&quot;
453         when &quot;loadhs&quot;
454             $asm.puts &quot;ldrsh.w #{armFlippedOperands(operands)}&quot;
455         when &quot;storeh&quot;
456             $asm.puts &quot;strh #{armOperands(operands)}&quot;
457         when &quot;loadd&quot;
458             $asm.puts &quot;vldr.64 #{armFlippedOperands(operands)}&quot;
459         when &quot;stored&quot;
460             $asm.puts &quot;vstr.64 #{armOperands(operands)}&quot;
461         when &quot;addd&quot;
462             emitArm(&quot;vadd.f64&quot;, operands)
463         when &quot;divd&quot;
464             emitArm(&quot;vdiv.f64&quot;, operands)
465         when &quot;subd&quot;
466             emitArm(&quot;vsub.f64&quot;, operands)
467         when &quot;muld&quot;
468             emitArm(&quot;vmul.f64&quot;, operands)
469         when &quot;sqrtd&quot;
470             $asm.puts &quot;vsqrt.f64 #{armFlippedOperands(operands)}&quot;
471         when &quot;ci2d&quot;
472             $asm.puts &quot;vmov #{operands[1].armSingle}, #{operands[0].armOperand}&quot;
473             $asm.puts &quot;vcvt.f64.s32 #{operands[1].armOperand}, #{operands[1].armSingle}&quot;
474         when &quot;bdeq&quot;
475             emitArmDoubleBranch(&quot;beq&quot;, operands)
476         when &quot;bdneq&quot;
477             $asm.puts &quot;vcmpe.f64 #{armOperands(operands[0..1])}&quot;
478             $asm.puts &quot;vmrs apsr_nzcv, fpscr&quot;
479             isUnordered = LocalLabel.unique(&quot;bdneq&quot;)
480             $asm.puts &quot;bvs #{LocalLabelReference.new(codeOrigin, isUnordered).asmLabel}&quot;
481             $asm.puts &quot;bne #{operands[2].asmLabel}&quot;
482             isUnordered.lower(&quot;ARM&quot;)
483         when &quot;bdgt&quot;
484             emitArmDoubleBranch(&quot;bgt&quot;, operands)
485         when &quot;bdgteq&quot;
486             emitArmDoubleBranch(&quot;bge&quot;, operands)
487         when &quot;bdlt&quot;
488             emitArmDoubleBranch(&quot;bmi&quot;, operands)
489         when &quot;bdlteq&quot;
490             emitArmDoubleBranch(&quot;bls&quot;, operands)
491         when &quot;bdequn&quot;
492             $asm.puts &quot;vcmpe.f64 #{armOperands(operands[0..1])}&quot;
493             $asm.puts &quot;vmrs apsr_nzcv, fpscr&quot;
494             $asm.puts &quot;bvs #{operands[2].asmLabel}&quot;
495             $asm.puts &quot;beq #{operands[2].asmLabel}&quot;
496         when &quot;bdnequn&quot;
497             emitArmDoubleBranch(&quot;bne&quot;, operands)
498         when &quot;bdgtun&quot;
499             emitArmDoubleBranch(&quot;bhi&quot;, operands)
500         when &quot;bdgtequn&quot;
501             emitArmDoubleBranch(&quot;bpl&quot;, operands)
502         when &quot;bdltun&quot;
503             emitArmDoubleBranch(&quot;blt&quot;, operands)
504         when &quot;bdltequn&quot;
505             emitArmDoubleBranch(&quot;ble&quot;, operands)
506         when &quot;btd2i&quot;
507             # FIXME: may be a good idea to just get rid of this instruction, since the interpreter
508             # currently does not use it.
509             raise &quot;ARM does not support this opcode yet, #{codeOrigin}&quot;
510         when &quot;td2i&quot;
511             $asm.puts &quot;vcvt.s32.f64 #{ARM_SCRATCH_FPR.armSingle}, #{operands[0].armOperand}&quot;
512             $asm.puts &quot;vmov #{operands[1].armOperand}, #{ARM_SCRATCH_FPR.armSingle}&quot;
513         when &quot;bcd2i&quot;
514             $asm.puts &quot;vcvt.s32.f64 #{ARM_SCRATCH_FPR.armSingle}, #{operands[0].armOperand}&quot;
515             $asm.puts &quot;vmov #{operands[1].armOperand}, #{ARM_SCRATCH_FPR.armSingle}&quot;
516             $asm.puts &quot;vcvt.f64.s32 #{ARM_SCRATCH_FPR.armOperand}, #{ARM_SCRATCH_FPR.armSingle}&quot;
517             emitArmDoubleBranch(&quot;bne&quot;, [ARM_SCRATCH_FPR, operands[0], operands[2]])
518             $asm.puts &quot;tst #{operands[1].armOperand}, #{operands[1].armOperand}&quot;
519             $asm.puts &quot;beq #{operands[2].asmLabel}&quot;
520         when &quot;movdz&quot;
521             # FIXME: either support this or remove it.
522             raise &quot;ARM does not support this opcode yet, #{codeOrigin}&quot;
523         when &quot;pop&quot;
524             operands.each {
525                 | op |
526                 $asm.puts &quot;pop { #{op.armOperand} }&quot;
527             }
528         when &quot;push&quot;
529             operands.each {
530                 | op |
531                 $asm.puts &quot;push { #{op.armOperand} }&quot;
532             }
533         when &quot;move&quot;
534             if operands[0].immediate?
535                 armMoveImmediate(operands[0].value, operands[1])
536             else
537                 $asm.puts &quot;mov #{armFlippedOperands(operands)}&quot;
538             end
539         when &quot;mvlbl&quot;
540                 $asm.puts &quot;movw #{operands[1].armOperand}, \#:lower16:#{operands[0].value}&quot;
541                 $asm.puts &quot;movt #{operands[1].armOperand}, \#:upper16:#{operands[0].value}&quot;
542         when &quot;nop&quot;
543             $asm.puts &quot;nop&quot;
544         when &quot;bieq&quot;, &quot;bpeq&quot;, &quot;bbeq&quot;
545             if Immediate.new(nil, 0) == operands[0]
546                 $asm.puts &quot;tst #{operands[1].armOperand}, #{operands[1].armOperand}&quot;
547             elsif Immediate.new(nil, 0) == operands[1]
548                 $asm.puts &quot;tst #{operands[0].armOperand}, #{operands[0].armOperand}&quot;
549             else
550                 $asm.puts &quot;cmp #{armOperands(operands[0..1])}&quot;
551             end
552             $asm.puts &quot;beq #{operands[2].asmLabel}&quot;
553         when &quot;bineq&quot;, &quot;bpneq&quot;, &quot;bbneq&quot;
554             if Immediate.new(nil, 0) == operands[0]
555                 $asm.puts &quot;tst #{operands[1].armOperand}, #{operands[1].armOperand}&quot;
556             elsif Immediate.new(nil, 0) == operands[1]
557                 $asm.puts &quot;tst #{operands[0].armOperand}, #{operands[0].armOperand}&quot;
558             else
559                 $asm.puts &quot;cmp #{armOperands(operands[0..1])}&quot;
560             end
561             $asm.puts &quot;bne #{operands[2].asmLabel}&quot;
562         when &quot;bia&quot;, &quot;bpa&quot;, &quot;bba&quot;
563             $asm.puts &quot;cmp #{armOperands(operands[0..1])}&quot;
564             $asm.puts &quot;bhi #{operands[2].asmLabel}&quot;
565         when &quot;biaeq&quot;, &quot;bpaeq&quot;, &quot;bbaeq&quot;
566             $asm.puts &quot;cmp #{armOperands(operands[0..1])}&quot;
567             $asm.puts &quot;bhs #{operands[2].asmLabel}&quot;
568         when &quot;bib&quot;, &quot;bpb&quot;, &quot;bbb&quot;
569             $asm.puts &quot;cmp #{armOperands(operands[0..1])}&quot;
570             $asm.puts &quot;blo #{operands[2].asmLabel}&quot;
571         when &quot;bibeq&quot;, &quot;bpbeq&quot;, &quot;bbbeq&quot;
572             $asm.puts &quot;cmp #{armOperands(operands[0..1])}&quot;
573             $asm.puts &quot;bls #{operands[2].asmLabel}&quot;
574         when &quot;bigt&quot;, &quot;bpgt&quot;, &quot;bbgt&quot;
575             $asm.puts &quot;cmp #{armOperands(operands[0..1])}&quot;
576             $asm.puts &quot;bgt #{operands[2].asmLabel}&quot;
577         when &quot;bigteq&quot;, &quot;bpgteq&quot;, &quot;bbgteq&quot;
578             $asm.puts &quot;cmp #{armOperands(operands[0..1])}&quot;
579             $asm.puts &quot;bge #{operands[2].asmLabel}&quot;
580         when &quot;bilt&quot;, &quot;bplt&quot;, &quot;bblt&quot;
581             $asm.puts &quot;cmp #{armOperands(operands[0..1])}&quot;
582             $asm.puts &quot;blt #{operands[2].asmLabel}&quot;
583         when &quot;bilteq&quot;, &quot;bplteq&quot;, &quot;bblteq&quot;
584             $asm.puts &quot;cmp #{armOperands(operands[0..1])}&quot;
585             $asm.puts &quot;ble #{operands[2].asmLabel}&quot;
586         when &quot;btiz&quot;, &quot;btpz&quot;, &quot;btbz&quot;
587             emitArmTest(operands)
588             $asm.puts &quot;beq #{operands[-1].asmLabel}&quot;
589         when &quot;btinz&quot;, &quot;btpnz&quot;, &quot;btbnz&quot;
590             emitArmTest(operands)
591             $asm.puts &quot;bne #{operands[-1].asmLabel}&quot;
592         when &quot;btis&quot;, &quot;btps&quot;, &quot;btbs&quot;
593             emitArmTest(operands)
594             $asm.puts &quot;bmi #{operands[-1].asmLabel}&quot;
595         when &quot;jmp&quot;
596             if operands[0].label?
597                 $asm.puts &quot;b #{operands[0].asmLabel}&quot;
598             else
599                 $asm.puts &quot;mov pc, #{operands[0].armOperand}&quot;
600             end
601         when &quot;call&quot;
602             if operands[0].label?
603                 if OS_DARWIN
604                     $asm.puts &quot;blx #{operands[0].asmLabel}&quot;
605                 else
606                     $asm.puts &quot;bl #{operands[0].asmLabel}&quot;
607                 end
608             else
609                 $asm.puts &quot;blx #{operands[0].armOperand}&quot;
610             end
611         when &quot;break&quot;
612             $asm.puts &quot;bkpt #0&quot;
613         when &quot;ret&quot;
614             $asm.puts &quot;bx lr&quot;
615         when &quot;cieq&quot;, &quot;cpeq&quot;, &quot;cbeq&quot;
616             emitArmCompare(operands, &quot;eq&quot;)
617         when &quot;cineq&quot;, &quot;cpneq&quot;, &quot;cbneq&quot;
618             emitArmCompare(operands, &quot;ne&quot;)
619         when &quot;cia&quot;, &quot;cpa&quot;, &quot;cba&quot;
620             emitArmCompare(operands, &quot;hi&quot;)
621         when &quot;ciaeq&quot;, &quot;cpaeq&quot;, &quot;cbaeq&quot;
622             emitArmCompare(operands, &quot;hs&quot;)
623         when &quot;cib&quot;, &quot;cpb&quot;, &quot;cbb&quot;
624             emitArmCompare(operands, &quot;lo&quot;)
625         when &quot;cibeq&quot;, &quot;cpbeq&quot;, &quot;cbbeq&quot;
626             emitArmCompare(operands, &quot;ls&quot;)
627         when &quot;cigt&quot;, &quot;cpgt&quot;, &quot;cbgt&quot;
628             emitArmCompare(operands, &quot;gt&quot;)
629         when &quot;cigteq&quot;, &quot;cpgteq&quot;, &quot;cbgteq&quot;
630             emitArmCompare(operands, &quot;ge&quot;)
631         when &quot;cilt&quot;, &quot;cplt&quot;, &quot;cblt&quot;
632             emitArmCompare(operands, &quot;lt&quot;)
633         when &quot;cilteq&quot;, &quot;cplteq&quot;, &quot;cblteq&quot;
634             emitArmCompare(operands, &quot;le&quot;)
635         when &quot;tis&quot;, &quot;tbs&quot;, &quot;tps&quot;
636             emitArmTestSet(operands, &quot;mi&quot;)
637         when &quot;tiz&quot;, &quot;tbz&quot;, &quot;tpz&quot;
638             emitArmTestSet(operands, &quot;eq&quot;)
639         when &quot;tinz&quot;, &quot;tbnz&quot;, &quot;tpnz&quot;
640             emitArmTestSet(operands, &quot;ne&quot;)
641         when &quot;peek&quot;
642             $asm.puts &quot;ldr #{operands[1].armOperand}, [sp, \##{operands[0].value * 4}]&quot;
643         when &quot;poke&quot;
644             $asm.puts &quot;str #{operands[1].armOperand}, [sp, \##{operands[0].value * 4}]&quot;
645         when &quot;fii2d&quot;
646             $asm.puts &quot;vmov #{operands[2].armOperand}, #{operands[0].armOperand}, #{operands[1].armOperand}&quot;
647         when &quot;fd2ii&quot;
648             $asm.puts &quot;vmov #{operands[1].armOperand}, #{operands[2].armOperand}, #{operands[0].armOperand}&quot;
649         when &quot;bo&quot;
650             $asm.puts &quot;bvs #{operands[0].asmLabel}&quot;
651         when &quot;bs&quot;
652             $asm.puts &quot;bmi #{operands[0].asmLabel}&quot;
653         when &quot;bz&quot;
654             $asm.puts &quot;beq #{operands[0].asmLabel}&quot;
655         when &quot;bnz&quot;
656             $asm.puts &quot;bne #{operands[0].asmLabel}&quot;
657         when &quot;leai&quot;, &quot;leap&quot;
658             operands[0].armEmitLea(operands[1])
659         when &quot;smulli&quot;
660             raise &quot;Wrong number of arguments to smull in #{self.inspect} at #{codeOriginString}&quot; unless operands.length == 4
661             $asm.puts &quot;smull #{operands[2].armOperand}, #{operands[3].armOperand}, #{operands[0].armOperand}, #{operands[1].armOperand}&quot;
662         when &quot;memfence&quot;
663             $asm.puts &quot;dmb sy&quot;
664         when &quot;clrbp&quot;
665             $asm.puts &quot;bic #{operands[2].armOperand}, #{operands[0].armOperand}, #{operands[1].armOperand}&quot;
666         when &quot;globaladdr&quot;
667             labelRef = operands[0]
668             dest = operands[1]
669             temp = operands[2]
670 
671             uid = $asm.newUID
672             gotLabel = Assembler.localLabelReference(&quot;offlineasm_arm_got_#{uid}&quot;)
673             offsetLabel = Assembler.localLabelReference(&quot;offlineasm_arm_got_offset_#{uid}&quot;)
674 
675             $asm.puts &quot;ldr #{dest.armOperand}, #{gotLabel}&quot;
676             $asm.puts &quot;ldr #{temp.armOperand}, #{gotLabel}+4&quot;
677             $asm.puts &quot;#{offsetLabel}:&quot;
678             $asm.puts &quot;add #{dest.armOperand}, pc, #{dest.armOperand}&quot;
679             $asm.puts &quot;ldr #{dest.armOperand}, [#{dest.armOperand}, #{temp.armOperand}]&quot;
680 
681             offset = 4
682 
683             $asm.deferNextLabelAction {
684                 $asm.puts &quot;#{gotLabel}:&quot;
685                 $asm.puts &quot;.word _GLOBAL_OFFSET_TABLE_-(#{offsetLabel}+#{offset})&quot;
686                 $asm.puts &quot;.word #{labelRef.asmLabel}(GOT)&quot;
687             }
688         else
689             lowerDefault
690         end
691     end
692 end
693 
    </pre>
  </body>
</html>