

<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      <link rel="icon" href="">
    
    
      
        <title>14. CSR Address Map - RISC-V VeeR EL2 Programmer's Reference Manual  documentation</title>
      
    
    
      
        
        
      
      

    
    
    
      
        
        
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
        <link rel="stylesheet" type="text/css" href="_static/sphinx_immaterial_theme.02cb18745d09eea51.min.css?v=ff456132" />
        <link rel="stylesheet" type="text/css" href="_static/main.css" />
    <script>__md_scope=new URL(".",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="white">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="index.html" title="RISC-V VeeR EL2 Programmer&#39;s Reference Manual  documentation" class="md-header__button md-logo" aria-label="RISC-V VeeR EL2 Programmer's Reference Manual  documentation" data-md-component="logo">
      <img src="_static/white.svg" alt="logo">
    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            RISC-V VeeR EL2 Programmer's Reference Manual  documentation
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              14. CSR Address Map
            
          </span>
        </div>
      </div>
    </div>
    
      <form class="md-header__option" data-md-component="palette">
        
          
          
          <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="white"  aria-label="Switch to light mode"  type="radio" name="__palette" id="__palette_1">
          
            <label class="md-header__button md-icon" title="Switch to light mode" for="__palette_2" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 7a5 5 0 0 1 5 5 5 5 0 0 1-5 5 5 5 0 0 1-5-5 5 5 0 0 1 5-5m0 2a3 3 0 0 0-3 3 3 3 0 0 0 3 3 3 3 0 0 0 3-3 3 3 0 0 0-3-3m0-7 2.39 3.42C13.65 5.15 12.84 5 12 5c-.84 0-1.65.15-2.39.42L12 2M3.34 7l4.16-.35A7.2 7.2 0 0 0 5.94 8.5c-.44.74-.69 1.5-.83 2.29L3.34 7m.02 10 1.76-3.77a7.131 7.131 0 0 0 2.38 4.14L3.36 17M20.65 7l-1.77 3.79a7.023 7.023 0 0 0-2.38-4.15l4.15.36m-.01 10-4.14.36c.59-.51 1.12-1.14 1.54-1.86.42-.73.69-1.5.83-2.29L20.64 17M12 22l-2.41-3.44c.74.27 1.55.44 2.41.44.82 0 1.63-.17 2.37-.44L12 22Z"/></svg>
            </label>
          
        
          
          
          <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="teal" data-md-color-accent="deep-orange"  aria-label="Switch to dark mode"  type="radio" name="__palette" id="__palette_2">
          
            <label class="md-header__button md-icon" title="Switch to dark mode" for="__palette_1" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="m17.75 4.09-2.53 1.94.91 3.06-2.63-1.81-2.63 1.81.91-3.06-2.53-1.94L12.44 4l1.06-3 1.06 3 3.19.09m3.5 6.91-1.64 1.25.59 1.98-1.7-1.17-1.7 1.17.59-1.98L15.75 11l2.06-.05L18.5 9l.69 1.95 2.06.05m-2.28 4.95c.83-.08 1.72 1.1 1.19 1.85-.32.45-.66.87-1.08 1.27C15.17 23 8.84 23 4.94 19.07c-3.91-3.9-3.91-10.24 0-14.14.4-.4.82-.76 1.27-1.08.75-.53 1.93.36 1.85 1.19-.27 2.86.69 5.83 2.89 8.02a9.96 9.96 0 0 0 8.02 2.89m-1.64 2.02a12.08 12.08 0 0 1-7.8-3.47c-2.17-2.19-3.33-5-3.49-7.82-2.81 3.14-2.7 7.96.31 10.98 3.02 3.01 7.84 3.12 10.98.31Z"/></svg>
            </label>
          
        
      </form>
    
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  

<nav class="md-nav md-nav--primary md-nav--integrated" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="index.html" title="RISC-V VeeR EL2 Programmer&#39;s Reference Manual  documentation" class="md-nav__button md-logo" aria-label="RISC-V VeeR EL2 Programmer's Reference Manual  documentation" data-md-component="logo">
      <img src="_static/white.svg" alt="logo">
    </a>
    RISC-V VeeR EL2 Programmer's Reference Manual  documentation
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="intro.html" class="md-nav__link">
        <span class="md-ellipsis">RISC-<wbr>V Vee<wbr>R EL2 Programmerâ€™s Reference Manual</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="overview.html" class="md-nav__link">
        <span class="md-ellipsis">Core Overview</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="memory-map.html" class="md-nav__link">
        <span class="md-ellipsis">Memory Map</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="error-protection.html" class="md-nav__link">
        <span class="md-ellipsis">Memory Error Protection</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="dual-core-lock-step.html" class="md-nav__link">
        <span class="md-ellipsis">Dual-<wbr>Core Lockstep <wbr>(DCLS)</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="timers.html" class="md-nav__link">
        <span class="md-ellipsis">Internal Timers</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="power.html" class="md-nav__link">
        <span class="md-ellipsis">Power Management and Multi-<wbr>Core Debug Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="interrupts.html" class="md-nav__link">
        <span class="md-ellipsis">External Interrupts</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="performance.html" class="md-nav__link">
        <span class="md-ellipsis">Performance Monitoring</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="cache.html" class="md-nav__link">
        <span class="md-ellipsis">Cache Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="debugging.html" class="md-nav__link">
        <span class="md-ellipsis">Debug Support</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="core-control.html" class="md-nav__link">
        <span class="md-ellipsis">Low-<wbr>Level Core Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="adaptations.html" class="md-nav__link">
        <span class="md-ellipsis">Standard RISC-<wbr>V CSRs with Core-<wbr>Specific Adaptations</span>
      </a>
    </li>
  

    
      
      
      

  
  
    
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      
      <input class="md-nav__toggle md-toggle" data-md-toggle="toc" type="checkbox" id="__toc">
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          <span class="md-ellipsis">CSR Address Map</span>
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="#" class="md-nav__link md-nav__link--active">
        <span class="md-ellipsis">CSR Address Map</span>
      </a>
      
        

<nav class="md-nav md-nav--secondary">
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#standard-risc-v-csrs" class="md-nav__link">
    <span class="md-ellipsis">Standard RISC-<wbr>V CSRs</span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#non-standard-risc-v-csrs" class="md-nav__link">
    <span class="md-ellipsis">Non-<wbr>Standard RISC-<wbr>V CSRs</span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="interrupt-priority.html" class="md-nav__link">
        <span class="md-ellipsis">Interrupt Priorities</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="clocks.html" class="md-nav__link">
        <span class="md-ellipsis">Clock And Reset</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="complex-ports.html" class="md-nav__link">
        <span class="md-ellipsis">Complex Port List</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="build-args.html" class="md-nav__link">
        <span class="md-ellipsis">Build Arguments</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="tests.html" class="md-nav__link">
        <span class="md-ellipsis">Compliance Test Suite Failures</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="errata.html" class="md-nav__link">
        <span class="md-ellipsis">Errata</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="physical-memory-protection.html" class="md-nav__link">
        <span class="md-ellipsis">Physical Memory Protection</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="user-mode.html" class="md-nav__link">
        <span class="md-ellipsis">User Mode</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="verification.html" class="md-nav__link">
        <span class="md-ellipsis">Verification</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="simulation-debugging.html" class="md-nav__link">
        <span class="md-ellipsis">Interactive Debugging in Simulation</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="tock.html" class="md-nav__link">
        <span class="md-ellipsis">Running Tock OS</span>
      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset" role="main">
                  


<h1 id="csr-address-map"><span class="section-number">14. </span>CSR Address Map<a class="headerlink" href="#csr-address-map" title="Link to this heading">Â¶</a></h1>
<h2 id="standard-risc-v-csrs"><span class="section-number">14.1. </span>Standard RISC-V CSRs<a class="headerlink" href="#standard-risc-v-csrs" title="Link to this heading">Â¶</a></h2>
<p><a class="reference internal" href="#tab-veer-el2-core-specific-std-rv-machine-information-csrs"><span class="std std-numref">Table 14.1</span></a> lists the VeeR EL2 core-specific standard RISC-V Machine Information CSRs.</p>
<table class="docutils data align-default" id="tab-veer-el2-core-specific-std-rv-machine-information-csrs">
<caption><span class="caption-number">Table 14.1 </span><span class="caption-text">VeeR EL2 Core-Specific Standard RISC-V Machine Information CSRs</span><a class="headerlink" href="#tab-veer-el2-core-specific-std-rv-machine-information-csrs" title="Link to this table">Â¶</a></caption>
<tbody>
<tr class="row-odd"><td><p><strong>Number</strong></p></td>
<td><p><strong>Privilege</strong></p></td>
<td><p><strong>Name</strong></p></td>
<td><p><strong>Description</strong></p></td>
<td><p><strong>Value</strong></p></td>
</tr>
<tr class="row-even"><td><p>0x301</p></td>
<td><p>MRW</p></td>
<td><p>misa</p></td>
<td><p>ISA and extensions</p>
<p><strong>Note</strong>: writes ignored</p>
</td>
<td><p>0x4000_1104</p></td>
</tr>
<tr class="row-odd"><td><p>0xF11</p></td>
<td><p>MRO</p></td>
<td><p>mvendorid</p></td>
<td><p>Vendor ID</p></td>
<td><p>0x0000_0045</p></td>
</tr>
<tr class="row-even"><td><p>0xF12</p></td>
<td><p>MRO</p></td>
<td><p>marchid</p></td>
<td><p>Architecture ID</p></td>
<td><p>0x0000_0010</p></td>
</tr>
<tr class="row-odd"><td><p>0xF13</p></td>
<td><p>MRO</p></td>
<td><p>mimpid</p></td>
<td><p>Implementation ID</p></td>
<td><p>0x0000_0004</p></td>
</tr>
<tr class="row-even"><td><p>0xF14</p></td>
<td><p>MRO</p></td>
<td><p>mhartid</p></td>
<td><p>Hardware thread ID</p></td>
<td><p>see <a class="reference internal" href="adaptations.html#machine-hardware-thread-id-register-mhartid"><span class="std std-ref">Machine Hardware Thread ID Register (mhartid)</span></a></p></td>
</tr>
</tbody>
</table>
<p><a class="reference internal" href="#tab-veer-el2-std-risc-v-csr-address-map"><span class="std std-numref">Table 14.2</span></a> lists the VeeR EL2 standard RISC-V CSR address map.</p>
<table class="docutils data align-default" id="tab-veer-el2-std-risc-v-csr-address-map">
<caption><span class="caption-number">Table 14.2 </span><span class="caption-text">VeeR EL2 Standard RISC-V CSR Address Map</span><a class="headerlink" href="#tab-veer-el2-std-risc-v-csr-address-map" title="Link to this table">Â¶</a></caption>
<tbody>
<tr class="row-odd"><td><p><strong>Number</strong></p></td>
<td><p><strong>Privilege</strong></p></td>
<td><p><strong>Name</strong></p></td>
<td><p><strong>Description</strong></p></td>
<td><p><strong>Section</strong></p></td>
</tr>
<tr class="row-even"><td><p>0x300</p></td>
<td><p>MRW</p></td>
<td><p>mstatus</p></td>
<td><p>Machine status</p></td>
<td><p>-</p></td>
</tr>
<tr class="row-odd"><td><p>0x304</p></td>
<td><p>MRW</p></td>
<td><p>mie</p></td>
<td><p>Machine interrupt enable</p></td>
<td><p><a class="reference internal" href="adaptations.html#machine-interrupt-enable-mie-and-machine-interrupt-pending-mip-registers"><span class="std std-ref">Machine Interrupt Enable (mie) and Machine Interrupt Pending (mip) Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x305</p></td>
<td><p>MRW</p></td>
<td><p>mtvec</p></td>
<td><p>Machine trap-handler base address</p></td>
<td><p>-</p></td>
</tr>
<tr class="row-odd"><td><p>0x320</p></td>
<td><p>MRW</p></td>
<td><p>mcountinhibit</p></td>
<td><p>Machine counter-inhibit register</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x323</p></td>
<td><p>MRW</p></td>
<td><p>mhpmevent3</p></td>
<td><p>Machine performance-monitoring event selector 3</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x324</p></td>
<td><p>MRW</p></td>
<td><p>mhpmevent4</p></td>
<td><p>Machine performance-monitoring event selector 4</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x325</p></td>
<td><p>MRW</p></td>
<td><p>mhpmevent5</p></td>
<td><p>Machine performance-monitoring event selector 5</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x326</p></td>
<td><p>MRW</p></td>
<td><p>mhpmevent6</p></td>
<td><p>Machine performance-monitoring event selector 6</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x340</p></td>
<td><p>MRW</p></td>
<td><p>mscratch</p></td>
<td><p>Scratch register for machine trap handlers</p></td>
<td><p>-</p></td>
</tr>
<tr class="row-odd"><td><p>0x341</p></td>
<td><p>MRW</p></td>
<td><p>mepc</p></td>
<td><p>Machine exception program counter</p></td>
<td><p>-</p></td>
</tr>
<tr class="row-even"><td><p>0x342</p></td>
<td><p>MRW</p></td>
<td><p>mcause</p></td>
<td><p>Machine trap cause</p></td>
<td><p><a class="reference internal" href="adaptations.html#machine-cause-register-mcause"><span class="std std-ref">Machine Cause Register (mcause)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x343</p></td>
<td><p>MRW</p></td>
<td><p>mtval</p></td>
<td><p>Machine bad address or instruction</p></td>
<td><p>-</p></td>
</tr>
<tr class="row-even"><td><p>0x344</p></td>
<td><p>MRW</p></td>
<td><p>mip</p></td>
<td><p>Machine interrupt pending</p></td>
<td><p><a class="reference internal" href="adaptations.html#machine-interrupt-enable-mie-and-machine-interrupt-pending-mip-registers"><span class="std std-ref">Machine Interrupt Enable (mie) and Machine Interrupt Pending (mip) Registers</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7A0</p></td>
<td><p>MRW</p></td>
<td><p>tselect</p></td>
<td><p>Debug/Trace trigger register select</p></td>
<td><p><a class="reference internal" href="debugging.html#trigger-select-register-tselect"><span class="std std-ref">Trigger Select Register (tselect)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7A1</p></td>
<td><p>MRW</p></td>
<td><p>tdata1</p></td>
<td><p>First Debug/Trace trigger data</p></td>
<td><p><a class="reference internal" href="debugging.html#trigger-data-1-register-tdata1"><span class="std std-ref">Trigger Data 1 Register (tdata1)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7A1</p></td>
<td><p>MRW</p></td>
<td><p>mcontrol</p></td>
<td><p>Match control</p></td>
<td><p><a class="reference internal" href="debugging.html#match-control-register-mcontrol"><span class="std std-ref">Match Control Register (mcontrol)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7A2</p></td>
<td><p>MRW</p></td>
<td><p>tdata2</p></td>
<td><p>Second Debug/Trace trigger data</p></td>
<td><p><a class="reference internal" href="debugging.html#trigger-data-2-register-tdata2"><span class="std std-ref">Trigger Data 2 Register (tdata2)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7B0</p></td>
<td><p>DRW</p></td>
<td><p>dcsr</p></td>
<td><p>Debug control and status register</p></td>
<td><p><a class="reference internal" href="debugging.html#debug-control-and-status-register-dcsr"><span class="std std-ref">Debug Control and Status Register (dcsr)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7B1</p></td>
<td><p>DRW</p></td>
<td><p>dpc</p></td>
<td><p>Debug PC</p></td>
<td><p><a class="reference internal" href="debugging.html#debug-pc-register-dpc"><span class="std std-ref">Debug PC Register (dpc)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0xB00</p></td>
<td><p>MRW</p></td>
<td><p>mcycle</p></td>
<td><p>Machine cycle counter</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0xB02</p></td>
<td><p>MRW</p></td>
<td><p>minstret</p></td>
<td><p>Machine instructions-retired counter</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0xB03</p></td>
<td><p>MRW</p></td>
<td><p>mhpmcounter3</p></td>
<td><p>Machine performance-monitoring counter 3</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0xB04</p></td>
<td><p>MRW</p></td>
<td><p>mhpmcounter4</p></td>
<td><p>Machine performance-monitoring counter 4</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0xB05</p></td>
<td><p>MRW</p></td>
<td><p>mhpmcounter5</p></td>
<td><p>Machine performance-monitoring counter 5</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0xB06</p></td>
<td><p>MRW</p></td>
<td><p>mhpmcounter6</p></td>
<td><p>Machine performance-monitoring counter 6</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0xB80</p></td>
<td><p>MRW</p></td>
<td><p>mcycleh</p></td>
<td><p>Upper 32 bits of mcycle, RV32I only</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0xB82</p></td>
<td><p>MRW</p></td>
<td><p>minstreth</p></td>
<td><p>Upper 32 bits of minstret, RV32I only</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0xB83</p></td>
<td><p>MRW</p></td>
<td><p>mhpmcounter3h</p></td>
<td><p>Upper 32 bits of mhpmcounter3, RV32I only</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0xB84</p></td>
<td><p>MRW</p></td>
<td><p>mhpmcounter4h</p></td>
<td><p>Upper 32 bits of mhpmcounter4, RV32I only</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0xB85</p></td>
<td><p>MRW</p></td>
<td><p>mhpmcounter5h</p></td>
<td><p>Upper 32 bits of mhpmcounter5, RV32I only</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0xB86</p></td>
<td><p>MRW</p></td>
<td><p>mhpmcounter6h</p></td>
<td><p>Upper 32 bits of mhpmcounter6, RV32I only</p></td>
<td><p><a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a></p></td>
</tr>
</tbody>
</table>
<h2 id="non-standard-risc-v-csrs"><span class="section-number">14.2. </span>Non-Standard RISC-V CSRs<a class="headerlink" href="#non-standard-risc-v-csrs" title="Link to this heading">Â¶</a></h2>
<p><a class="reference internal" href="#tab-veer-el2-non-std-risc-v-csr-address-map"><span class="std std-numref">Table 14.3</span></a> summarizes the VeeR EL2 non-standard RISC-V CSR address map.</p>
<table class="docutils data align-default" id="tab-veer-el2-non-std-risc-v-csr-address-map">
<caption><span class="caption-number">Table 14.3 </span><span class="caption-text">VeeR EL2 Non-Standard RISC-V CSR Address Map</span><a class="headerlink" href="#tab-veer-el2-non-std-risc-v-csr-address-map" title="Link to this table">Â¶</a></caption>
<tbody>
<tr class="row-odd"><td><p><strong>Number</strong></p></td>
<td><p><strong>Privilege</strong></p></td>
<td><p><strong>Name</strong></p></td>
<td><p><strong>Description</strong></p></td>
<td><p><strong>Section</strong></p></td>
</tr>
<tr class="row-even"><td><p>0x7C0</p></td>
<td><p>MRW</p></td>
<td><p>mrac</p></td>
<td><p>Region access control</p></td>
<td><p><a class="reference internal" href="memory-map.html#region-access-control-register-mrac"><span class="std std-ref">Region Access Control Register (mrac)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7C2</p></td>
<td><p>MRW</p></td>
<td><p>mcpc</p></td>
<td><p>Core pause control</p></td>
<td><p><a class="reference internal" href="power.html#core-pause-control-register-mcpc"><span class="std std-ref">Core Pause Control Register (mcpc)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7C4</p></td>
<td><p>DRW</p></td>
<td><p>dmst</p></td>
<td><p>Memory synchronization trigger (Debug Mode only)</p></td>
<td><p><a class="reference internal" href="memory-map.html#memory-synchronization-trigger-register-dmst"><span class="std std-ref">Memory Synchronization Trigger Register (dmst)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7C6</p></td>
<td><p>MRW</p></td>
<td><p>mpmc</p></td>
<td><p>Power management control</p></td>
<td><p><a class="reference internal" href="power.html#power-management-control-register-mpmc"><span class="std std-ref">Power Management Control Register (mpmc)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7C8</p></td>
<td><p>DRW</p></td>
<td><p>dicawics</p></td>
<td><p>I-cache array/way/index selection (Debug Mode only)</p></td>
<td><p><a class="reference internal" href="cache.html#i-cache-array-way-index-selection-register-dicawics"><span class="std std-ref">I-Cache Array/Way/Index Selection Register (dicawics)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7C9</p></td>
<td><p>DRW</p></td>
<td><p>dicad0</p></td>
<td><p>I-cache array data 0 (Debug Mode only)</p></td>
<td><p><a class="reference internal" href="cache.html#i-cache-array-data-0-register-dicad0"><span class="std std-ref">I-Cache Array Data 0 Register (dicad0)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7CA</p></td>
<td><p>DRW</p></td>
<td><p>dicad1</p></td>
<td><p>I-cache array data 1 (Debug Mode only)</p></td>
<td><p><a class="reference internal" href="cache.html#i-cache-array-data-1-register-dicad1"><span class="std std-ref">I-Cache Array Data 1 Register (dicad1)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7CB</p></td>
<td><p>DRW</p></td>
<td><p>dicago</p></td>
<td><p>I-cache array go (Debug Mode only)</p></td>
<td><p><a class="reference internal" href="cache.html#i-cache-array-go-register-dicago"><span class="std std-ref">I-Cache Array Go Register (dicago)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7CC</p></td>
<td><p>DRW</p></td>
<td><p>dicad0h</p></td>
<td><p>I-cache array data 0 high (Debug Mode only)</p></td>
<td><p><a class="reference internal" href="cache.html#i-cache-array-data-0-high-register-dicad0h"><span class="std std-ref">I-Cache Array Data 0 High Register (dicad0h)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7CE</p></td>
<td><p>MRW</p></td>
<td><p>mfdht</p></td>
<td><p>Force debug halt threshold</p></td>
<td><p><a class="reference internal" href="power.html#forced-debug-halt-threshold-register-mfdht"><span class="std std-ref">Forced Debug Halt Threshold Register (mfdht)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7CF</p></td>
<td><p>MRW</p></td>
<td><p>mfdhs</p></td>
<td><p>Force debug halt status</p></td>
<td><p><a class="reference internal" href="power.html#forced-debug-halt-status-register-mfdhs"><span class="std std-ref">Forced Debug Halt Status Register (mfdhs)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7D2</p></td>
<td><p>MRW</p></td>
<td><p>mitcnt0</p></td>
<td><p>Internal timer counter 0</p></td>
<td><p><a class="reference internal" href="timers.html#internal-timer-counter-0-1-register-mitcnt0-1"><span class="std std-ref">Internal Timer Counter 0 / 1 Register (mitcnt0/1)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7D3</p></td>
<td><p>MRW</p></td>
<td><p>mitb0</p></td>
<td><p>Internal timer bound 0</p></td>
<td><p><a class="reference internal" href="timers.html#internal-timer-bound-0-1-register-mitb0-1"><span class="std std-ref">Internal Timer Bound 0 / 1 Register (mitb0/1)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7D4</p></td>
<td><p>MRW</p></td>
<td><p>mitctl0</p></td>
<td><p>Internal timer control 0</p></td>
<td><p><a class="reference internal" href="timers.html#internal-timer-control-0-1-register-mitctl0-1"><span class="std std-ref">Internal Timer Control 0 / 1 Register (mitctl0/1)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7D5</p></td>
<td><p>MRW</p></td>
<td><p>mitcnt1</p></td>
<td><p>Internal timer counter 1</p></td>
<td><p><a class="reference internal" href="timers.html#internal-timer-counter-0-1-register-mitcnt0-1"><span class="std std-ref">Internal Timer Counter 0 / 1 Register (mitcnt0/1)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7D6</p></td>
<td><p>MRW</p></td>
<td><p>mitb1</p></td>
<td><p>Internal timer bound 1</p></td>
<td><p><a class="reference internal" href="timers.html#internal-timer-bound-0-1-register-mitb0-1"><span class="std std-ref">Internal Timer Bound 0 / 1 Register (mitb0/1)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7D7</p></td>
<td><p>MRW</p></td>
<td><p>mitctl1</p></td>
<td><p>Internal timer control 1</p></td>
<td><p><a class="reference internal" href="timers.html#internal-timer-control-0-1-register-mitctl0-1"><span class="std std-ref">Internal Timer Control 0 / 1 Register (mitctl0/1)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7F0</p></td>
<td><p>MRW</p></td>
<td><p>micect</p></td>
<td><p>I-cache error counter/threshold</p></td>
<td><p><a class="reference internal" href="error-protection.html#i-cache-error-counter-threshold-register-micect"><span class="std std-ref">I-Cache Error Counter/Threshold Register (micect)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7F1</p></td>
<td><p>MRW</p></td>
<td><p>miccmect</p></td>
<td><p>ICCM correctable error counter/threshold</p></td>
<td><p><a class="reference internal" href="error-protection.html#iccm-correctable-error-counter-threshold-register-miccmect"><span class="std std-ref">ICCM Correctable Error Counter/Threshold Register (miccmect)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7F2</p></td>
<td><p>MRW</p></td>
<td><p>mdccmect</p></td>
<td><p>DCCM correctable error counter/threshold</p></td>
<td><p><a class="reference internal" href="error-protection.html#dccm-correctable-error-counter-threshold-register-mdccmect"><span class="std std-ref">DCCM Correctable Error Counter/Threshold Register (mdccmect)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7F8</p></td>
<td><p>MRW</p></td>
<td><p>mcgc</p></td>
<td><p>Clock gating control</p></td>
<td><p><a class="reference internal" href="core-control.html#clock-gating-control-register-mcgc"><span class="std std-ref">Clock Gating Control Register (mcgc)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0x7F9</p></td>
<td><p>MRW</p></td>
<td><p>mfdc</p></td>
<td><p>Feature disable control</p></td>
<td><p><a class="reference internal" href="core-control.html#feature-disable-control-register-mfdc"><span class="std std-ref">Feature Disable Control Register (mfdc)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0x7FF</p></td>
<td><p>MRW</p></td>
<td><p>mscause</p></td>
<td><p>Machine secondary cause</p></td>
<td><p><a class="reference internal" href="memory-map.html#machine-secondary-cause-register-mscause"><span class="std std-ref">Machine Secondary Cause Register (mscause)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0xBC0</p></td>
<td><p>MRW</p></td>
<td><p>mdeau</p></td>
<td><p>D-Bus error address unlock</p></td>
<td><p><a class="reference internal" href="memory-map.html#d-bus-error-address-unlock-register-mdeau"><span class="std std-ref">D-Bus Error Address Unlock Register (mdeau)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0xBC8</p></td>
<td><p>MRW</p></td>
<td><p>meivt</p></td>
<td><p>External interrupt vector table</p></td>
<td><p><a class="reference internal" href="interrupts.html#external-interrupt-vector-table-register-meivt"><span class="std std-ref">External Interrupt Vector Table Register (meivt)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0xBC9</p></td>
<td><p>MRW</p></td>
<td><p>meipt</p></td>
<td><p>External interrupt priority threshold</p></td>
<td><p><a class="reference internal" href="interrupts.html#external-interrupt-priority-threshold-register-meipt"><span class="std std-ref">External Interrupt Priority Threshold Register (meipt)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0xBCA</p></td>
<td><p>MRW</p></td>
<td><p>meicpct</p></td>
<td><p>External interrupt claim ID / priority level capture trigger</p></td>
<td><p><a class="reference internal" href="interrupts.html#external-interrupt-claim-id-priority-level-capture-trigger-register-meicpct"><span class="std std-ref">External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0xBCB</p></td>
<td><p>MRW</p></td>
<td><p>meicidpl</p></td>
<td><p>External interrupt claim IDâ€™s priority level</p></td>
<td><p><a class="reference internal" href="interrupts.html#external-interrupt-claim-id-s-priority-level-register-meicidpl"><span class="std std-ref">External Interrupt Claim ID's Priority Level Register (meicidpl)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0xBCC</p></td>
<td><p>MRW</p></td>
<td><p>meicurpl</p></td>
<td><p>External interrupt current priority level</p></td>
<td><p><a class="reference internal" href="interrupts.html#external-interrupt-current-priority-level-register-meicurpl"><span class="std std-ref">External Interrupt Current Priority Level Register (meicurpl)</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>0xFC0</p></td>
<td><p>MRO</p></td>
<td><p>mdseac</p></td>
<td><p>D-bus first error address capture</p></td>
<td><p><a class="reference internal" href="memory-map.html#d-bus-first-error-address-capture-register-mdseac"><span class="std std-ref">D-Bus First Error Address Capture Register (mdseac)</span></a></p></td>
</tr>
<tr class="row-even"><td><p>0xFC8</p></td>
<td><p>MRO</p></td>
<td><p>meihap</p></td>
<td><p>External interrupt handler address pointer</p></td>
<td><p><a class="reference internal" href="interrupts.html#external-interrupt-handler-address-pointer-register-meihap"><span class="std std-ref">External Interrupt Handler Address Pointer Register (meihap)</span></a></p></td>
</tr>
</tbody>
</table>


  <hr>
<div class="md-source-file">
  <small>
    
      Last update:
      2025-05-21
    
  </small>
</div>





                
              </article>
            </div>
          
          
        </div>
        
      </main>
      
        <footer class="md-footer">
  
    
    <nav class="md-footer__inner md-grid" aria-label="Footer" >
      
        
        <a href="adaptations.html" class="md-footer__link md-footer__link--prev" aria-label="Previous: 13. Standard RISC-V CSRs with Core-Specific Adaptations" rel="prev">
          <div class="md-footer__button md-icon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
          </div>
          <div class="md-footer__title">
            <div class="md-ellipsis">
              <span class="md-footer__direction">
                Previous
              </span>
              13. Standard RISC-V CSRs with Core-Specific Adaptations
            </div>
          </div>
        </a>
      
      
        
        <a href="interrupt-priority.html" class="md-footer__link md-footer__link--next" aria-label="Next: 15. Interrupt Priorities" rel="next">
          <div class="md-footer__title">
            <div class="md-ellipsis">
              <span class="md-footer__direction">
                Next
              </span>
              15. Interrupt Priorities
            </div>
          </div>
          <div class="md-footer__button md-icon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
          </div>
        </a>
      
    </nav>
  
  
  
  <div class="md-footer-meta md-typeset">
    
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-footer-copyright__highlight">
        Copyright &#169; 2025 CHIPS Alliance The Linux FoundationÂ®.
        
    </div>
  
  
</div>
      
        <div class="md-social">
  
    
    
      
      
    
    <a href="https://github.com/antmicro" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
    
    
      
      
    
    <a href="https://twitter.com/antmicro" target="_blank" rel="noopener" title="twitter.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc.--><path d="M459.37 151.716c.325 4.548.325 9.097.325 13.645 0 138.72-105.583 298.558-298.558 298.558-59.452 0-114.68-17.219-161.137-47.106 8.447.974 16.568 1.299 25.34 1.299 49.055 0 94.213-16.568 130.274-44.832-46.132-.975-84.792-31.188-98.112-72.772 6.498.974 12.995 1.624 19.818 1.624 9.421 0 18.843-1.3 27.614-3.573-48.081-9.747-84.143-51.98-84.143-102.985v-1.299c13.969 7.797 30.214 12.67 47.431 13.319-28.264-18.843-46.781-51.005-46.781-87.391 0-19.492 5.197-37.36 14.294-52.954 51.655 63.675 129.3 105.258 216.365 109.807-1.624-7.797-2.599-15.918-2.599-24.04 0-57.828 46.782-104.934 104.934-104.934 30.213 0 57.502 12.67 76.67 33.137 23.715-4.548 46.456-13.32 66.599-25.34-7.798 24.366-24.366 44.833-46.132 57.827 21.117-2.273 41.584-8.122 60.426-16.243-14.292 20.791-32.161 39.308-52.628 54.253z"/></svg>
    </a>
  
</div>
      
    </div>
    
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": ".", "features": ["toc.integrate"], "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.config.lang": "en", "search.config.pipeline": "trimmer, stopWordFilter", "search.config.separator": "[\\s\\-]+", "search.placeholder": "Search", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version.title": "Select version"}}</script>
    
      
        <script src="_static/sphinx_immaterial_theme.f9d9eeeb247ace16c.min.js?v=8ec58cb5"></script>
    
  </body>
</html>