;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV 0, <-70
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 1
	SUB #0, 9
	SUB -7, <-420
	SUB -7, <-420
	SPL 0, 10
	SPL 0, 10
	SPL 0, 10
	DJN <-130, 209
	DJN <-130, 209
	SPL 0, <-123
	SLT @127, 200
	SLT 0, @2
	SUB 543, 0
	SUB @127, 100
	SUB @127, 100
	SUB @127, 106
	SUB 3, @-0
	JMP @72, #200
	SUB @127, 406
	MOV 200, 60
	SUB 34, <0
	SPL <127, 100
	SUB @345, 2
	SUB 3, @-0
	SUB 7, <-21
	SUB #0, 9
	SLT @127, 200
	SPL 0, 10
	MOV -7, <-20
	SLT @127, 200
	SUB 3, @-0
	SUB -7, <-420
	MOV -7, <-20
	MOV 0, <-70
	SPL 54, <200
	MOV 0, <-70
	SPL 54, <200
	JMN 0, <-54
	ADD 270, 1
	SPL 54, <200
	ADD 270, 1
	ADD 270, 1
	SUB -7, <-420
	SPL 0, <-54
	JMZ <130, 9
	CMP -7, <-420
	JMZ <130, 9
