// Seed: 2323569798
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_7;
  assign id_6 = id_7;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_24 = 32'd82,
    parameter id_29 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    _id_29,
    id_30[id_24 : 1],
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  output wire id_36;
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  output wire id_32;
  inout wire id_31;
  output logic [7:0] id_30;
  input wire _id_29;
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire _id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input logic [7:0] id_12;
  output wire id_11;
  input wire id_10;
  inout tri id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  nor primCall (
      id_25,
      id_22,
      id_26,
      id_13,
      id_7,
      id_33,
      id_23,
      id_4,
      id_6,
      id_12,
      id_16,
      id_9,
      id_18,
      id_27,
      id_19,
      id_10,
      id_8,
      id_35,
      id_31,
      id_14,
      id_5,
      id_17,
      id_3
  );
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_9 = 1 ? -1 : id_9;
  assign id_30[1'b0] = 1;
  assign id_2 = id_14;
  module_0 modCall_1 (
      id_35,
      id_13,
      id_33,
      id_22,
      id_23,
      id_32,
      id_17,
      id_25
  );
endmodule
