// Seed: 2795289317
module module_0 (
    input wand  id_0,
    input tri1  id_1,
    input uwire id_2
);
  wire id_4 = 1;
  module_2(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input uwire id_2,
    output wire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    input supply1 id_7,
    input wire id_8,
    output tri1 id_9
);
  assign id_9 = id_1;
  module_0(
      id_2, id_6, id_5
  );
  wire id_11;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always force id_4 = 1;
endmodule
