Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr 21 08:27:51 2020
| Host         : threadripper00 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.180        0.000                      0                11100        0.037        0.000                      0                10854        3.000        0.000                       0                  4351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_design_1_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             2.665        0.000                      0                 1968        0.054        0.000                      0                 1968        4.020        0.000                       0                  1137  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          0.180        0.000                      0                 8372        0.037        0.000                      0                 8372       24.020        0.000                       0                  3210  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0  clk_fpga_0                        28.417        0.000                      0                  144                                                                        
clk_fpga_0                   clk_out1_design_1_clk_wiz_0      148.078        0.000                      0                  102                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0       42.206        0.000                      0                  514        0.612        0.000                      0                  514  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 1.064ns (15.814%)  route 5.664ns (84.186%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.889     3.183    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456     3.639 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=23, routed)          1.409     5.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X31Y114        LUT4 (Prop_lut4_I2_O)        0.152     5.200 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2/O
                         net (fo=34, routed)          3.102     8.303    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.332     8.635 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_2/O
                         net (fo=1, routed)           0.460     9.095    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_2_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.219 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_1/O
                         net (fo=2, routed)           0.692     9.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[2]
    SLICE_X32Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.468    12.647    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X32Y79         FDRE (Setup_fdre_C_D)       -0.045    12.577    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 1.064ns (15.827%)  route 5.659ns (84.173%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.889     3.183    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456     3.639 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=23, routed)          1.409     5.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X31Y114        LUT4 (Prop_lut4_I2_O)        0.152     5.200 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2/O
                         net (fo=34, routed)          3.004     8.204    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I3_O)        0.332     8.536 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2/O
                         net (fo=1, routed)           0.615     9.152    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.276 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.630     9.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X32Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.464    12.643    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)       -0.028    12.590    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 1.064ns (15.893%)  route 5.631ns (84.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.889     3.183    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456     3.639 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=23, routed)          1.409     5.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X31Y114        LUT4 (Prop_lut4_I2_O)        0.152     5.200 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2/O
                         net (fo=34, routed)          3.050     8.251    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.332     8.583 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_2/O
                         net (fo=1, routed)           0.311     8.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_2_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.017 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.861     9.878    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X32Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.464    12.643    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)       -0.028    12.590    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.200ns (18.070%)  route 5.441ns (81.930%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.888     3.182    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y111        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.419     3.601 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=45, routed)          0.763     4.364    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X31Y110        LUT4 (Prop_lut4_I3_O)        0.325     4.689 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=34, routed)          3.353     8.042    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.332     8.374 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_2/O
                         net (fo=1, routed)           0.580     8.954    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_2_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124     9.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.745     9.823    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X35Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.466    12.645    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)       -0.061    12.559    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.200ns (18.116%)  route 5.424ns (81.884%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.888     3.182    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y111        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.419     3.601 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=45, routed)          0.763     4.364    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X31Y110        LUT4 (Prop_lut4_I3_O)        0.325     4.689 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=34, routed)          3.388     8.077    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.332     8.409 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2/O
                         net (fo=1, routed)           0.452     8.861    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.821     9.806    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X32Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.465    12.644    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)       -0.045    12.574    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.064ns (16.042%)  route 5.568ns (83.958%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.889     3.183    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456     3.639 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=23, routed)          1.409     5.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X31Y114        LUT4 (Prop_lut4_I2_O)        0.152     5.200 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2/O
                         net (fo=34, routed)          3.246     8.446    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.332     8.778 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2/O
                         net (fo=1, routed)           0.402     9.180    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.304 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.511     9.815    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X32Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.464    12.643    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)       -0.031    12.587    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 1.064ns (16.214%)  route 5.498ns (83.786%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.889     3.183    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456     3.639 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=23, routed)          1.409     5.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X31Y114        LUT4 (Prop_lut4_I2_O)        0.152     5.200 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2/O
                         net (fo=34, routed)          3.237     8.438    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.332     8.770 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_2/O
                         net (fo=1, routed)           0.151     8.921    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_2_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.045 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=2, routed)           0.700     9.745    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X35Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.466    12.645    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)       -0.047    12.573    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 1.064ns (16.292%)  route 5.467ns (83.708%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.889     3.183    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456     3.639 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=23, routed)          1.409     5.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X31Y114        LUT4 (Prop_lut4_I2_O)        0.152     5.200 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2/O
                         net (fo=34, routed)          2.855     8.055    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.332     8.387 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_2/O
                         net (fo=1, routed)           0.436     8.823    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_2_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.947 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=2, routed)           0.766     9.714    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X32Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.468    12.647    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X32Y79         FDRE (Setup_fdre_C_D)       -0.028    12.594    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 1.064ns (16.432%)  route 5.411ns (83.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.889     3.183    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456     3.639 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=23, routed)          1.409     5.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X31Y114        LUT4 (Prop_lut4_I2_O)        0.152     5.200 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2/O
                         net (fo=34, routed)          2.835     8.035    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I3_O)        0.332     8.367 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.469     8.837    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124     8.961 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.698     9.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X35Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.466    12.645    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)       -0.058    12.562    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 1.064ns (16.647%)  route 5.328ns (83.353%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.889     3.183    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456     3.639 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=23, routed)          1.409     5.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X31Y114        LUT4 (Prop_lut4_I2_O)        0.152     5.200 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2/O
                         net (fo=34, routed)          2.858     8.058    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.332     8.390 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2/O
                         net (fo=1, routed)           0.435     8.825    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.949 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1/O
                         net (fo=2, routed)           0.625     9.575    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X35Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.466    12.645    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)       -0.095    12.525    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.246ns (47.095%)  route 0.276ns (52.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X34Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.276     1.319    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[30]
    SLICE_X34Y105        LUT6 (Prop_lut6_I0_O)        0.098     1.417 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           0.000     1.417    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X34Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X34Y105        FDRE (Hold_fdre_C_D)         0.121     1.363    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.792%)  route 0.153ns (42.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.153     1.309    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X26Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.354 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.549     0.885    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.056     1.081    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.814     1.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.282     0.898    
    SLICE_X34Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.015    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.304%)  route 0.310ns (59.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X34Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.135     1.194    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[22]
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.239 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=2, routed)           0.174     1.413    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.070     1.313    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.548     0.884    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.119     1.131    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X34Y77         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.812     1.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y77         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.281     0.897    
    SLICE_X34Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.026    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.323    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.207ns (36.085%)  route 0.367ns (63.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.367     1.439    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X28Y101        LUT3 (Prop_lut3_I1_O)        0.043     1.482 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.107     1.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.206ns (35.771%)  route 0.370ns (64.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.370     1.442    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y101        LUT3 (Prop_lut3_I1_O)        0.042     1.484 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.484    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1_n_0
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_D)         0.107     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.206ns (35.709%)  route 0.371ns (64.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.371     1.443    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y101        LUT3 (Prop_lut3_I1_O)        0.042     1.485 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.485    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2_n_0
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_D)         0.107     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.059     1.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X30Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.063    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y123   design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y123   design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y123   design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y123   design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y123   design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y123   design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y123   design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y123   design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y113   design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.434ns  (logic 24.793ns (50.153%)  route 24.641ns (49.847%))
  Logic Levels:           84  (CARRY4=60 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 51.486 - 50.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.842     1.845    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=4, routed)           0.287     2.588    design_1_i/BohSME_export_0/tdata_1_len[0]
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.712 r  design_1_i/BohSME_export_0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.619     3.331    design_1_i/BohSME_export_0/acc[8][31]_i_129_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.813 f  design_1_i/BohSME_export_0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.854     4.668    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen6[0]
    SLICE_X37Y115        LUT3 (Prop_lut3_I1_O)        0.299     4.967 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.480     5.447    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.027 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.454 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/O[3]
                         net (fo=37, routed)          0.936     7.390    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[31]_34[3]
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.306     7.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.845     9.749    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen2[29]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.303    10.052 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.622 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.759    11.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/CO[0]
    SLICE_X37Y115        LUT4 (Prop_lut4_I0_O)        0.339    11.720 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.472    12.192    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.712    12.904 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.700    13.604    design_1_i/BohSME_export_0/U0_n_144
    SLICE_X43Y114        LUT5 (Prop_lut5_I1_O)        0.295    13.899 r  design_1_i/BohSME_export_0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.520    14.419    design_1_i/BohSME_export_0/acc[4][31]_i_204_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.999 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.999    design_1_i/BohSME_export_0/acc_reg[4][31]_i_132_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.113    design_1_i/BohSME_export_0/acc_reg[4][31]_i_202_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.227    design_1_i/BohSME_export_0/acc_reg[4][31]_i_140_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.341 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.341    design_1_i/BohSME_export_0/acc_reg[4][31]_i_115_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    15.455    design_1_i/BohSME_export_0/acc_reg[4][31]_i_179_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.789 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_108/O[1]
                         net (fo=21, routed)          1.057    16.846    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_223_0[1]
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.331    17.177 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146/O
                         net (fo=4, routed)           0.647    17.825    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146_n_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I3_O)        0.332    18.157 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303/O
                         net (fo=1, routed)           0.000    18.157    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.537 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.852 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/O[3]
                         net (fo=1, routed)           0.909    19.761    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_4
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.307    20.068 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.642 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         1.248    21.889    design_1_i/BohSME_export_0/BohSME/instr0/minLen13_in
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.310    22.199 r  design_1_i/BohSME_export_0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.471    22.670    design_1_i/BohSME_export_0/acc[2][31]_i_252_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.180 f  design_1_i/BohSME_export_0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.340    23.519    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I1_O)        0.295    23.814 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.330    24.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.626 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.493    25.119    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_151_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.299    25.418 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.825    26.243    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124    26.367 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.367    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.031    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.145    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.259 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.373 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.373    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.487    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.601 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.935 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.698    28.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X57Y117        LUT6 (Prop_lut6_I3_O)        0.303    28.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    28.936    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.506 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.699    30.204    design_1_i/BohSME_export_0/BohSME/instr0/minLen10_in
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.313    30.517 r  design_1_i/BohSME_export_0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.644    31.162    design_1_i/BohSME_export_0/acc[0][31]_i_423_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    31.672 f  design_1_i/BohSME_export_0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.766    32.438    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_0[0]
    SLICE_X58Y113        LUT3 (Prop_lut3_I1_O)        0.321    32.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.382    33.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    33.925 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.925    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.153 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.153    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_200/O[1]
                         net (fo=3, routed)           0.863    35.350    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_356_0[1]
    SLICE_X61Y115        LUT3 (Prop_lut3_I0_O)        0.331    35.681 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_45/O
                         net (fo=10, routed)          0.782    36.463    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_12
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.326    36.789 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579/O
                         net (fo=1, routed)           0.000    36.789    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.187 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.187    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.301 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.301    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X64Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.415    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X64Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.529    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           0.717    38.580    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.303    38.883 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    38.883    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.457 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.967    40.424    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_0[0]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.310    40.734 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.520    41.254    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    41.736 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.690    42.427    design_1_i/BohSME_export_0/BohSME/instr0/acc[0]5[1]
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.299    42.726 r  design_1_i/BohSME_export_0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.520    43.246    design_1_i/BohSME_export_0/acc[0][31]_i_673_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.841 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.841    design_1_i/BohSME_export_0/acc_reg[0][31]_i_613_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.958 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/BohSME_export_0/acc_reg[0][31]_i_525_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.075 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.075    design_1_i/BohSME_export_0/acc_reg[0][31]_i_521_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.192 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.192    design_1_i/BohSME_export_0/acc_reg[0][31]_i_390_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.309 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.309    design_1_i/BohSME_export_0/acc_reg[0][31]_i_386_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.426 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    44.426    design_1_i/BohSME_export_0/acc_reg[0][31]_i_232_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.645 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_227/O[0]
                         net (fo=1, routed)           0.468    45.113    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0]3[24]
    SLICE_X63Y122        LUT5 (Prop_lut5_I0_O)        0.295    45.408 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233/O
                         net (fo=2, routed)           0.609    46.017    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117/O
                         net (fo=1, routed)           0.622    46.763    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.289 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.289    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.901    49.412    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.299    49.711 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.711    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.261    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.375    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.489    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.603    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.717    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.831    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.945    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1_n_6
    SLICE_X35Y93         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.483    51.486    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X35Y93         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][29]/C
                         clock pessimism              0.014    51.500    
                         clock uncertainty           -0.103    51.397    
    SLICE_X35Y93         FDCE (Setup_fdce_C_D)        0.062    51.459    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][29]
  -------------------------------------------------------------------
                         required time                         51.459    
                         arrival time                         -51.279    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.413ns  (logic 24.772ns (50.132%)  route 24.641ns (49.868%))
  Logic Levels:           84  (CARRY4=60 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 51.486 - 50.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.842     1.845    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=4, routed)           0.287     2.588    design_1_i/BohSME_export_0/tdata_1_len[0]
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.712 r  design_1_i/BohSME_export_0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.619     3.331    design_1_i/BohSME_export_0/acc[8][31]_i_129_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.813 f  design_1_i/BohSME_export_0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.854     4.668    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen6[0]
    SLICE_X37Y115        LUT3 (Prop_lut3_I1_O)        0.299     4.967 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.480     5.447    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.027 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.454 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/O[3]
                         net (fo=37, routed)          0.936     7.390    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[31]_34[3]
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.306     7.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.845     9.749    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen2[29]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.303    10.052 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.622 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.759    11.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/CO[0]
    SLICE_X37Y115        LUT4 (Prop_lut4_I0_O)        0.339    11.720 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.472    12.192    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.712    12.904 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.700    13.604    design_1_i/BohSME_export_0/U0_n_144
    SLICE_X43Y114        LUT5 (Prop_lut5_I1_O)        0.295    13.899 r  design_1_i/BohSME_export_0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.520    14.419    design_1_i/BohSME_export_0/acc[4][31]_i_204_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.999 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.999    design_1_i/BohSME_export_0/acc_reg[4][31]_i_132_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.113    design_1_i/BohSME_export_0/acc_reg[4][31]_i_202_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.227    design_1_i/BohSME_export_0/acc_reg[4][31]_i_140_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.341 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.341    design_1_i/BohSME_export_0/acc_reg[4][31]_i_115_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    15.455    design_1_i/BohSME_export_0/acc_reg[4][31]_i_179_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.789 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_108/O[1]
                         net (fo=21, routed)          1.057    16.846    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_223_0[1]
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.331    17.177 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146/O
                         net (fo=4, routed)           0.647    17.825    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146_n_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I3_O)        0.332    18.157 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303/O
                         net (fo=1, routed)           0.000    18.157    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.537 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.852 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/O[3]
                         net (fo=1, routed)           0.909    19.761    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_4
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.307    20.068 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.642 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         1.248    21.889    design_1_i/BohSME_export_0/BohSME/instr0/minLen13_in
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.310    22.199 r  design_1_i/BohSME_export_0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.471    22.670    design_1_i/BohSME_export_0/acc[2][31]_i_252_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.180 f  design_1_i/BohSME_export_0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.340    23.519    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I1_O)        0.295    23.814 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.330    24.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.626 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.493    25.119    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_151_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.299    25.418 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.825    26.243    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124    26.367 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.367    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.031    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.145    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.259 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.373 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.373    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.487    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.601 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.935 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.698    28.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X57Y117        LUT6 (Prop_lut6_I3_O)        0.303    28.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    28.936    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.506 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.699    30.204    design_1_i/BohSME_export_0/BohSME/instr0/minLen10_in
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.313    30.517 r  design_1_i/BohSME_export_0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.644    31.162    design_1_i/BohSME_export_0/acc[0][31]_i_423_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    31.672 f  design_1_i/BohSME_export_0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.766    32.438    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_0[0]
    SLICE_X58Y113        LUT3 (Prop_lut3_I1_O)        0.321    32.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.382    33.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    33.925 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.925    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.153 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.153    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_200/O[1]
                         net (fo=3, routed)           0.863    35.350    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_356_0[1]
    SLICE_X61Y115        LUT3 (Prop_lut3_I0_O)        0.331    35.681 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_45/O
                         net (fo=10, routed)          0.782    36.463    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_12
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.326    36.789 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579/O
                         net (fo=1, routed)           0.000    36.789    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.187 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.187    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.301 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.301    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X64Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.415    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X64Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.529    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           0.717    38.580    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.303    38.883 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    38.883    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.457 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.967    40.424    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_0[0]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.310    40.734 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.520    41.254    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    41.736 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.690    42.427    design_1_i/BohSME_export_0/BohSME/instr0/acc[0]5[1]
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.299    42.726 r  design_1_i/BohSME_export_0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.520    43.246    design_1_i/BohSME_export_0/acc[0][31]_i_673_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.841 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.841    design_1_i/BohSME_export_0/acc_reg[0][31]_i_613_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.958 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/BohSME_export_0/acc_reg[0][31]_i_525_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.075 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.075    design_1_i/BohSME_export_0/acc_reg[0][31]_i_521_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.192 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.192    design_1_i/BohSME_export_0/acc_reg[0][31]_i_390_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.309 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.309    design_1_i/BohSME_export_0/acc_reg[0][31]_i_386_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.426 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    44.426    design_1_i/BohSME_export_0/acc_reg[0][31]_i_232_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.645 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_227/O[0]
                         net (fo=1, routed)           0.468    45.113    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0]3[24]
    SLICE_X63Y122        LUT5 (Prop_lut5_I0_O)        0.295    45.408 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233/O
                         net (fo=2, routed)           0.609    46.017    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117/O
                         net (fo=1, routed)           0.622    46.763    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.289 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.289    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.901    49.412    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.299    49.711 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.711    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.261    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.375    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.489    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.603    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.717    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.831    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.945    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.258 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.258    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1_n_4
    SLICE_X35Y93         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.483    51.486    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X35Y93         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]/C
                         clock pessimism              0.014    51.500    
                         clock uncertainty           -0.103    51.397    
    SLICE_X35Y93         FDCE (Setup_fdce_C_D)        0.062    51.459    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]
  -------------------------------------------------------------------
                         required time                         51.459    
                         arrival time                         -51.258    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.339ns  (logic 24.698ns (50.057%)  route 24.641ns (49.943%))
  Logic Levels:           84  (CARRY4=60 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 51.486 - 50.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.842     1.845    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=4, routed)           0.287     2.588    design_1_i/BohSME_export_0/tdata_1_len[0]
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.712 r  design_1_i/BohSME_export_0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.619     3.331    design_1_i/BohSME_export_0/acc[8][31]_i_129_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.813 f  design_1_i/BohSME_export_0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.854     4.668    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen6[0]
    SLICE_X37Y115        LUT3 (Prop_lut3_I1_O)        0.299     4.967 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.480     5.447    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.027 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.454 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/O[3]
                         net (fo=37, routed)          0.936     7.390    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[31]_34[3]
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.306     7.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.845     9.749    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen2[29]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.303    10.052 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.622 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.759    11.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/CO[0]
    SLICE_X37Y115        LUT4 (Prop_lut4_I0_O)        0.339    11.720 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.472    12.192    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.712    12.904 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.700    13.604    design_1_i/BohSME_export_0/U0_n_144
    SLICE_X43Y114        LUT5 (Prop_lut5_I1_O)        0.295    13.899 r  design_1_i/BohSME_export_0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.520    14.419    design_1_i/BohSME_export_0/acc[4][31]_i_204_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.999 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.999    design_1_i/BohSME_export_0/acc_reg[4][31]_i_132_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.113    design_1_i/BohSME_export_0/acc_reg[4][31]_i_202_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.227    design_1_i/BohSME_export_0/acc_reg[4][31]_i_140_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.341 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.341    design_1_i/BohSME_export_0/acc_reg[4][31]_i_115_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    15.455    design_1_i/BohSME_export_0/acc_reg[4][31]_i_179_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.789 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_108/O[1]
                         net (fo=21, routed)          1.057    16.846    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_223_0[1]
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.331    17.177 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146/O
                         net (fo=4, routed)           0.647    17.825    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146_n_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I3_O)        0.332    18.157 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303/O
                         net (fo=1, routed)           0.000    18.157    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.537 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.852 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/O[3]
                         net (fo=1, routed)           0.909    19.761    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_4
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.307    20.068 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.642 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         1.248    21.889    design_1_i/BohSME_export_0/BohSME/instr0/minLen13_in
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.310    22.199 r  design_1_i/BohSME_export_0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.471    22.670    design_1_i/BohSME_export_0/acc[2][31]_i_252_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.180 f  design_1_i/BohSME_export_0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.340    23.519    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I1_O)        0.295    23.814 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.330    24.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.626 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.493    25.119    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_151_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.299    25.418 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.825    26.243    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124    26.367 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.367    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.031    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.145    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.259 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.373 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.373    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.487    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.601 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.935 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.698    28.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X57Y117        LUT6 (Prop_lut6_I3_O)        0.303    28.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    28.936    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.506 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.699    30.204    design_1_i/BohSME_export_0/BohSME/instr0/minLen10_in
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.313    30.517 r  design_1_i/BohSME_export_0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.644    31.162    design_1_i/BohSME_export_0/acc[0][31]_i_423_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    31.672 f  design_1_i/BohSME_export_0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.766    32.438    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_0[0]
    SLICE_X58Y113        LUT3 (Prop_lut3_I1_O)        0.321    32.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.382    33.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    33.925 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.925    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.153 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.153    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_200/O[1]
                         net (fo=3, routed)           0.863    35.350    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_356_0[1]
    SLICE_X61Y115        LUT3 (Prop_lut3_I0_O)        0.331    35.681 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_45/O
                         net (fo=10, routed)          0.782    36.463    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_12
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.326    36.789 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579/O
                         net (fo=1, routed)           0.000    36.789    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.187 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.187    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.301 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.301    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X64Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.415    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X64Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.529    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           0.717    38.580    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.303    38.883 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    38.883    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.457 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.967    40.424    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_0[0]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.310    40.734 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.520    41.254    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    41.736 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.690    42.427    design_1_i/BohSME_export_0/BohSME/instr0/acc[0]5[1]
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.299    42.726 r  design_1_i/BohSME_export_0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.520    43.246    design_1_i/BohSME_export_0/acc[0][31]_i_673_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.841 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.841    design_1_i/BohSME_export_0/acc_reg[0][31]_i_613_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.958 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/BohSME_export_0/acc_reg[0][31]_i_525_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.075 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.075    design_1_i/BohSME_export_0/acc_reg[0][31]_i_521_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.192 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.192    design_1_i/BohSME_export_0/acc_reg[0][31]_i_390_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.309 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.309    design_1_i/BohSME_export_0/acc_reg[0][31]_i_386_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.426 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    44.426    design_1_i/BohSME_export_0/acc_reg[0][31]_i_232_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.645 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_227/O[0]
                         net (fo=1, routed)           0.468    45.113    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0]3[24]
    SLICE_X63Y122        LUT5 (Prop_lut5_I0_O)        0.295    45.408 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233/O
                         net (fo=2, routed)           0.609    46.017    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117/O
                         net (fo=1, routed)           0.622    46.763    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.289 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.289    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.901    49.412    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.299    49.711 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.711    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.261    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.375    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.489    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.603    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.717    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.831    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.945    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.184 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[2]
                         net (fo=1, routed)           0.000    51.184    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1_n_5
    SLICE_X35Y93         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.483    51.486    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X35Y93         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][30]/C
                         clock pessimism              0.014    51.500    
                         clock uncertainty           -0.103    51.397    
    SLICE_X35Y93         FDCE (Setup_fdce_C_D)        0.062    51.459    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][30]
  -------------------------------------------------------------------
                         required time                         51.459    
                         arrival time                         -51.184    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.323ns  (logic 24.682ns (50.041%)  route 24.641ns (49.959%))
  Logic Levels:           84  (CARRY4=60 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 51.486 - 50.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.842     1.845    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=4, routed)           0.287     2.588    design_1_i/BohSME_export_0/tdata_1_len[0]
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.712 r  design_1_i/BohSME_export_0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.619     3.331    design_1_i/BohSME_export_0/acc[8][31]_i_129_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.813 f  design_1_i/BohSME_export_0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.854     4.668    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen6[0]
    SLICE_X37Y115        LUT3 (Prop_lut3_I1_O)        0.299     4.967 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.480     5.447    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.027 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.454 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/O[3]
                         net (fo=37, routed)          0.936     7.390    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[31]_34[3]
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.306     7.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.845     9.749    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen2[29]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.303    10.052 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.622 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.759    11.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/CO[0]
    SLICE_X37Y115        LUT4 (Prop_lut4_I0_O)        0.339    11.720 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.472    12.192    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.712    12.904 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.700    13.604    design_1_i/BohSME_export_0/U0_n_144
    SLICE_X43Y114        LUT5 (Prop_lut5_I1_O)        0.295    13.899 r  design_1_i/BohSME_export_0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.520    14.419    design_1_i/BohSME_export_0/acc[4][31]_i_204_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.999 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.999    design_1_i/BohSME_export_0/acc_reg[4][31]_i_132_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.113    design_1_i/BohSME_export_0/acc_reg[4][31]_i_202_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.227    design_1_i/BohSME_export_0/acc_reg[4][31]_i_140_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.341 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.341    design_1_i/BohSME_export_0/acc_reg[4][31]_i_115_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    15.455    design_1_i/BohSME_export_0/acc_reg[4][31]_i_179_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.789 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_108/O[1]
                         net (fo=21, routed)          1.057    16.846    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_223_0[1]
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.331    17.177 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146/O
                         net (fo=4, routed)           0.647    17.825    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146_n_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I3_O)        0.332    18.157 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303/O
                         net (fo=1, routed)           0.000    18.157    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.537 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.852 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/O[3]
                         net (fo=1, routed)           0.909    19.761    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_4
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.307    20.068 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.642 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         1.248    21.889    design_1_i/BohSME_export_0/BohSME/instr0/minLen13_in
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.310    22.199 r  design_1_i/BohSME_export_0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.471    22.670    design_1_i/BohSME_export_0/acc[2][31]_i_252_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.180 f  design_1_i/BohSME_export_0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.340    23.519    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I1_O)        0.295    23.814 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.330    24.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.626 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.493    25.119    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_151_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.299    25.418 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.825    26.243    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124    26.367 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.367    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.031    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.145    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.259 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.373 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.373    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.487    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.601 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.935 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.698    28.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X57Y117        LUT6 (Prop_lut6_I3_O)        0.303    28.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    28.936    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.506 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.699    30.204    design_1_i/BohSME_export_0/BohSME/instr0/minLen10_in
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.313    30.517 r  design_1_i/BohSME_export_0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.644    31.162    design_1_i/BohSME_export_0/acc[0][31]_i_423_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    31.672 f  design_1_i/BohSME_export_0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.766    32.438    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_0[0]
    SLICE_X58Y113        LUT3 (Prop_lut3_I1_O)        0.321    32.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.382    33.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    33.925 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.925    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.153 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.153    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_200/O[1]
                         net (fo=3, routed)           0.863    35.350    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_356_0[1]
    SLICE_X61Y115        LUT3 (Prop_lut3_I0_O)        0.331    35.681 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_45/O
                         net (fo=10, routed)          0.782    36.463    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_12
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.326    36.789 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579/O
                         net (fo=1, routed)           0.000    36.789    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.187 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.187    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.301 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.301    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X64Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.415    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X64Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.529    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           0.717    38.580    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.303    38.883 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    38.883    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.457 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.967    40.424    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_0[0]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.310    40.734 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.520    41.254    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    41.736 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.690    42.427    design_1_i/BohSME_export_0/BohSME/instr0/acc[0]5[1]
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.299    42.726 r  design_1_i/BohSME_export_0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.520    43.246    design_1_i/BohSME_export_0/acc[0][31]_i_673_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.841 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.841    design_1_i/BohSME_export_0/acc_reg[0][31]_i_613_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.958 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/BohSME_export_0/acc_reg[0][31]_i_525_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.075 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.075    design_1_i/BohSME_export_0/acc_reg[0][31]_i_521_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.192 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.192    design_1_i/BohSME_export_0/acc_reg[0][31]_i_390_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.309 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.309    design_1_i/BohSME_export_0/acc_reg[0][31]_i_386_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.426 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    44.426    design_1_i/BohSME_export_0/acc_reg[0][31]_i_232_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.645 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_227/O[0]
                         net (fo=1, routed)           0.468    45.113    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0]3[24]
    SLICE_X63Y122        LUT5 (Prop_lut5_I0_O)        0.295    45.408 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233/O
                         net (fo=2, routed)           0.609    46.017    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117/O
                         net (fo=1, routed)           0.622    46.763    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.289 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.289    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.901    49.412    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.299    49.711 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.711    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.261    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.375    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.489    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.603    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.717    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.831    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.945    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    51.168 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[0]
                         net (fo=1, routed)           0.000    51.168    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1_n_7
    SLICE_X35Y93         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.483    51.486    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X35Y93         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][28]/C
                         clock pessimism              0.014    51.500    
                         clock uncertainty           -0.103    51.397    
    SLICE_X35Y93         FDCE (Setup_fdce_C_D)        0.062    51.459    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][28]
  -------------------------------------------------------------------
                         required time                         51.459    
                         arrival time                         -51.168    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.320ns  (logic 24.679ns (50.038%)  route 24.641ns (49.962%))
  Logic Levels:           83  (CARRY4=59 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 51.485 - 50.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.842     1.845    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=4, routed)           0.287     2.588    design_1_i/BohSME_export_0/tdata_1_len[0]
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.712 r  design_1_i/BohSME_export_0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.619     3.331    design_1_i/BohSME_export_0/acc[8][31]_i_129_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.813 f  design_1_i/BohSME_export_0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.854     4.668    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen6[0]
    SLICE_X37Y115        LUT3 (Prop_lut3_I1_O)        0.299     4.967 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.480     5.447    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.027 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.454 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/O[3]
                         net (fo=37, routed)          0.936     7.390    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[31]_34[3]
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.306     7.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.845     9.749    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen2[29]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.303    10.052 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.622 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.759    11.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/CO[0]
    SLICE_X37Y115        LUT4 (Prop_lut4_I0_O)        0.339    11.720 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.472    12.192    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.712    12.904 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.700    13.604    design_1_i/BohSME_export_0/U0_n_144
    SLICE_X43Y114        LUT5 (Prop_lut5_I1_O)        0.295    13.899 r  design_1_i/BohSME_export_0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.520    14.419    design_1_i/BohSME_export_0/acc[4][31]_i_204_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.999 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.999    design_1_i/BohSME_export_0/acc_reg[4][31]_i_132_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.113    design_1_i/BohSME_export_0/acc_reg[4][31]_i_202_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.227    design_1_i/BohSME_export_0/acc_reg[4][31]_i_140_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.341 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.341    design_1_i/BohSME_export_0/acc_reg[4][31]_i_115_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    15.455    design_1_i/BohSME_export_0/acc_reg[4][31]_i_179_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.789 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_108/O[1]
                         net (fo=21, routed)          1.057    16.846    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_223_0[1]
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.331    17.177 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146/O
                         net (fo=4, routed)           0.647    17.825    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146_n_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I3_O)        0.332    18.157 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303/O
                         net (fo=1, routed)           0.000    18.157    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.537 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.852 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/O[3]
                         net (fo=1, routed)           0.909    19.761    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_4
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.307    20.068 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.642 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         1.248    21.889    design_1_i/BohSME_export_0/BohSME/instr0/minLen13_in
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.310    22.199 r  design_1_i/BohSME_export_0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.471    22.670    design_1_i/BohSME_export_0/acc[2][31]_i_252_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.180 f  design_1_i/BohSME_export_0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.340    23.519    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I1_O)        0.295    23.814 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.330    24.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.626 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.493    25.119    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_151_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.299    25.418 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.825    26.243    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124    26.367 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.367    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.031    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.145    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.259 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.373 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.373    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.487    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.601 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.935 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.698    28.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X57Y117        LUT6 (Prop_lut6_I3_O)        0.303    28.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    28.936    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.506 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.699    30.204    design_1_i/BohSME_export_0/BohSME/instr0/minLen10_in
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.313    30.517 r  design_1_i/BohSME_export_0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.644    31.162    design_1_i/BohSME_export_0/acc[0][31]_i_423_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    31.672 f  design_1_i/BohSME_export_0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.766    32.438    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_0[0]
    SLICE_X58Y113        LUT3 (Prop_lut3_I1_O)        0.321    32.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.382    33.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    33.925 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.925    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.153 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.153    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_200/O[1]
                         net (fo=3, routed)           0.863    35.350    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_356_0[1]
    SLICE_X61Y115        LUT3 (Prop_lut3_I0_O)        0.331    35.681 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_45/O
                         net (fo=10, routed)          0.782    36.463    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_12
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.326    36.789 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579/O
                         net (fo=1, routed)           0.000    36.789    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.187 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.187    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.301 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.301    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X64Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.415    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X64Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.529    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           0.717    38.580    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.303    38.883 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    38.883    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.457 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.967    40.424    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_0[0]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.310    40.734 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.520    41.254    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    41.736 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.690    42.427    design_1_i/BohSME_export_0/BohSME/instr0/acc[0]5[1]
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.299    42.726 r  design_1_i/BohSME_export_0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.520    43.246    design_1_i/BohSME_export_0/acc[0][31]_i_673_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.841 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.841    design_1_i/BohSME_export_0/acc_reg[0][31]_i_613_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.958 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/BohSME_export_0/acc_reg[0][31]_i_525_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.075 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.075    design_1_i/BohSME_export_0/acc_reg[0][31]_i_521_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.192 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.192    design_1_i/BohSME_export_0/acc_reg[0][31]_i_390_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.309 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.309    design_1_i/BohSME_export_0/acc_reg[0][31]_i_386_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.426 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    44.426    design_1_i/BohSME_export_0/acc_reg[0][31]_i_232_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.645 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_227/O[0]
                         net (fo=1, routed)           0.468    45.113    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0]3[24]
    SLICE_X63Y122        LUT5 (Prop_lut5_I0_O)        0.295    45.408 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233/O
                         net (fo=2, routed)           0.609    46.017    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117/O
                         net (fo=1, routed)           0.622    46.763    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.289 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.289    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.901    49.412    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.299    49.711 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.711    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.261    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.375    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.489    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.603    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.717    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.831    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.165 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.165    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_6
    SLICE_X35Y92         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.482    51.485    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X35Y92         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][25]/C
                         clock pessimism              0.014    51.499    
                         clock uncertainty           -0.103    51.396    
    SLICE_X35Y92         FDCE (Setup_fdce_C_D)        0.062    51.458    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][25]
  -------------------------------------------------------------------
                         required time                         51.458    
                         arrival time                         -51.165    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.299ns  (logic 24.658ns (50.017%)  route 24.641ns (49.983%))
  Logic Levels:           83  (CARRY4=59 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 51.485 - 50.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.842     1.845    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=4, routed)           0.287     2.588    design_1_i/BohSME_export_0/tdata_1_len[0]
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.712 r  design_1_i/BohSME_export_0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.619     3.331    design_1_i/BohSME_export_0/acc[8][31]_i_129_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.813 f  design_1_i/BohSME_export_0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.854     4.668    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen6[0]
    SLICE_X37Y115        LUT3 (Prop_lut3_I1_O)        0.299     4.967 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.480     5.447    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.027 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.454 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/O[3]
                         net (fo=37, routed)          0.936     7.390    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[31]_34[3]
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.306     7.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.845     9.749    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen2[29]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.303    10.052 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.622 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.759    11.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/CO[0]
    SLICE_X37Y115        LUT4 (Prop_lut4_I0_O)        0.339    11.720 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.472    12.192    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.712    12.904 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.700    13.604    design_1_i/BohSME_export_0/U0_n_144
    SLICE_X43Y114        LUT5 (Prop_lut5_I1_O)        0.295    13.899 r  design_1_i/BohSME_export_0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.520    14.419    design_1_i/BohSME_export_0/acc[4][31]_i_204_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.999 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.999    design_1_i/BohSME_export_0/acc_reg[4][31]_i_132_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.113    design_1_i/BohSME_export_0/acc_reg[4][31]_i_202_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.227    design_1_i/BohSME_export_0/acc_reg[4][31]_i_140_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.341 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.341    design_1_i/BohSME_export_0/acc_reg[4][31]_i_115_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    15.455    design_1_i/BohSME_export_0/acc_reg[4][31]_i_179_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.789 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_108/O[1]
                         net (fo=21, routed)          1.057    16.846    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_223_0[1]
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.331    17.177 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146/O
                         net (fo=4, routed)           0.647    17.825    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146_n_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I3_O)        0.332    18.157 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303/O
                         net (fo=1, routed)           0.000    18.157    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.537 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.852 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/O[3]
                         net (fo=1, routed)           0.909    19.761    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_4
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.307    20.068 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.642 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         1.248    21.889    design_1_i/BohSME_export_0/BohSME/instr0/minLen13_in
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.310    22.199 r  design_1_i/BohSME_export_0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.471    22.670    design_1_i/BohSME_export_0/acc[2][31]_i_252_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.180 f  design_1_i/BohSME_export_0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.340    23.519    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I1_O)        0.295    23.814 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.330    24.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.626 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.493    25.119    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_151_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.299    25.418 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.825    26.243    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124    26.367 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.367    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.031    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.145    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.259 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.373 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.373    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.487    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.601 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.935 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.698    28.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X57Y117        LUT6 (Prop_lut6_I3_O)        0.303    28.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    28.936    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.506 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.699    30.204    design_1_i/BohSME_export_0/BohSME/instr0/minLen10_in
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.313    30.517 r  design_1_i/BohSME_export_0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.644    31.162    design_1_i/BohSME_export_0/acc[0][31]_i_423_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    31.672 f  design_1_i/BohSME_export_0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.766    32.438    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_0[0]
    SLICE_X58Y113        LUT3 (Prop_lut3_I1_O)        0.321    32.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.382    33.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    33.925 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.925    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.153 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.153    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_200/O[1]
                         net (fo=3, routed)           0.863    35.350    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_356_0[1]
    SLICE_X61Y115        LUT3 (Prop_lut3_I0_O)        0.331    35.681 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_45/O
                         net (fo=10, routed)          0.782    36.463    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_12
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.326    36.789 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579/O
                         net (fo=1, routed)           0.000    36.789    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.187 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.187    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.301 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.301    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X64Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.415    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X64Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.529    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           0.717    38.580    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.303    38.883 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    38.883    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.457 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.967    40.424    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_0[0]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.310    40.734 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.520    41.254    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    41.736 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.690    42.427    design_1_i/BohSME_export_0/BohSME/instr0/acc[0]5[1]
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.299    42.726 r  design_1_i/BohSME_export_0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.520    43.246    design_1_i/BohSME_export_0/acc[0][31]_i_673_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.841 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.841    design_1_i/BohSME_export_0/acc_reg[0][31]_i_613_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.958 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/BohSME_export_0/acc_reg[0][31]_i_525_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.075 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.075    design_1_i/BohSME_export_0/acc_reg[0][31]_i_521_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.192 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.192    design_1_i/BohSME_export_0/acc_reg[0][31]_i_390_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.309 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.309    design_1_i/BohSME_export_0/acc_reg[0][31]_i_386_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.426 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    44.426    design_1_i/BohSME_export_0/acc_reg[0][31]_i_232_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.645 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_227/O[0]
                         net (fo=1, routed)           0.468    45.113    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0]3[24]
    SLICE_X63Y122        LUT5 (Prop_lut5_I0_O)        0.295    45.408 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233/O
                         net (fo=2, routed)           0.609    46.017    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117/O
                         net (fo=1, routed)           0.622    46.763    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.289 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.289    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.901    49.412    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.299    49.711 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.711    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.261    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.375    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.489    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.603    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.717    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.831    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_4
    SLICE_X35Y92         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.482    51.485    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X35Y92         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]/C
                         clock pessimism              0.014    51.499    
                         clock uncertainty           -0.103    51.396    
    SLICE_X35Y92         FDCE (Setup_fdce_C_D)        0.062    51.458    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]
  -------------------------------------------------------------------
                         required time                         51.458    
                         arrival time                         -51.144    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.225ns  (logic 24.584ns (49.942%)  route 24.641ns (50.058%))
  Logic Levels:           83  (CARRY4=59 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 51.485 - 50.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.842     1.845    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=4, routed)           0.287     2.588    design_1_i/BohSME_export_0/tdata_1_len[0]
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.712 r  design_1_i/BohSME_export_0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.619     3.331    design_1_i/BohSME_export_0/acc[8][31]_i_129_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.813 f  design_1_i/BohSME_export_0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.854     4.668    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen6[0]
    SLICE_X37Y115        LUT3 (Prop_lut3_I1_O)        0.299     4.967 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.480     5.447    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.027 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.454 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/O[3]
                         net (fo=37, routed)          0.936     7.390    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[31]_34[3]
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.306     7.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.845     9.749    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen2[29]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.303    10.052 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.622 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.759    11.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/CO[0]
    SLICE_X37Y115        LUT4 (Prop_lut4_I0_O)        0.339    11.720 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.472    12.192    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.712    12.904 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.700    13.604    design_1_i/BohSME_export_0/U0_n_144
    SLICE_X43Y114        LUT5 (Prop_lut5_I1_O)        0.295    13.899 r  design_1_i/BohSME_export_0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.520    14.419    design_1_i/BohSME_export_0/acc[4][31]_i_204_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.999 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.999    design_1_i/BohSME_export_0/acc_reg[4][31]_i_132_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.113    design_1_i/BohSME_export_0/acc_reg[4][31]_i_202_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.227    design_1_i/BohSME_export_0/acc_reg[4][31]_i_140_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.341 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.341    design_1_i/BohSME_export_0/acc_reg[4][31]_i_115_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    15.455    design_1_i/BohSME_export_0/acc_reg[4][31]_i_179_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.789 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_108/O[1]
                         net (fo=21, routed)          1.057    16.846    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_223_0[1]
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.331    17.177 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146/O
                         net (fo=4, routed)           0.647    17.825    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146_n_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I3_O)        0.332    18.157 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303/O
                         net (fo=1, routed)           0.000    18.157    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.537 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.852 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/O[3]
                         net (fo=1, routed)           0.909    19.761    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_4
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.307    20.068 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.642 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         1.248    21.889    design_1_i/BohSME_export_0/BohSME/instr0/minLen13_in
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.310    22.199 r  design_1_i/BohSME_export_0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.471    22.670    design_1_i/BohSME_export_0/acc[2][31]_i_252_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.180 f  design_1_i/BohSME_export_0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.340    23.519    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I1_O)        0.295    23.814 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.330    24.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.626 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.493    25.119    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_151_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.299    25.418 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.825    26.243    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124    26.367 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.367    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.031    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.145    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.259 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.373 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.373    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.487    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.601 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.935 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.698    28.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X57Y117        LUT6 (Prop_lut6_I3_O)        0.303    28.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    28.936    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.506 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.699    30.204    design_1_i/BohSME_export_0/BohSME/instr0/minLen10_in
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.313    30.517 r  design_1_i/BohSME_export_0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.644    31.162    design_1_i/BohSME_export_0/acc[0][31]_i_423_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    31.672 f  design_1_i/BohSME_export_0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.766    32.438    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_0[0]
    SLICE_X58Y113        LUT3 (Prop_lut3_I1_O)        0.321    32.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.382    33.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    33.925 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.925    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.153 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.153    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_200/O[1]
                         net (fo=3, routed)           0.863    35.350    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_356_0[1]
    SLICE_X61Y115        LUT3 (Prop_lut3_I0_O)        0.331    35.681 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_45/O
                         net (fo=10, routed)          0.782    36.463    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_12
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.326    36.789 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579/O
                         net (fo=1, routed)           0.000    36.789    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.187 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.187    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.301 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.301    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X64Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.415    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X64Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.529    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           0.717    38.580    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.303    38.883 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    38.883    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.457 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.967    40.424    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_0[0]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.310    40.734 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.520    41.254    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    41.736 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.690    42.427    design_1_i/BohSME_export_0/BohSME/instr0/acc[0]5[1]
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.299    42.726 r  design_1_i/BohSME_export_0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.520    43.246    design_1_i/BohSME_export_0/acc[0][31]_i_673_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.841 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.841    design_1_i/BohSME_export_0/acc_reg[0][31]_i_613_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.958 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/BohSME_export_0/acc_reg[0][31]_i_525_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.075 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.075    design_1_i/BohSME_export_0/acc_reg[0][31]_i_521_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.192 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.192    design_1_i/BohSME_export_0/acc_reg[0][31]_i_390_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.309 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.309    design_1_i/BohSME_export_0/acc_reg[0][31]_i_386_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.426 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    44.426    design_1_i/BohSME_export_0/acc_reg[0][31]_i_232_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.645 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_227/O[0]
                         net (fo=1, routed)           0.468    45.113    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0]3[24]
    SLICE_X63Y122        LUT5 (Prop_lut5_I0_O)        0.295    45.408 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233/O
                         net (fo=2, routed)           0.609    46.017    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117/O
                         net (fo=1, routed)           0.622    46.763    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.289 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.289    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.901    49.412    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.299    49.711 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.711    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.261    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.375    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.489    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.603    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.717    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.831    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.070 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[2]
                         net (fo=1, routed)           0.000    51.070    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_5
    SLICE_X35Y92         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.482    51.485    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X35Y92         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][26]/C
                         clock pessimism              0.014    51.499    
                         clock uncertainty           -0.103    51.396    
    SLICE_X35Y92         FDCE (Setup_fdce_C_D)        0.062    51.458    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][26]
  -------------------------------------------------------------------
                         required time                         51.458    
                         arrival time                         -51.070    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.209ns  (logic 24.568ns (49.926%)  route 24.641ns (50.074%))
  Logic Levels:           83  (CARRY4=59 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 51.485 - 50.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.842     1.845    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=4, routed)           0.287     2.588    design_1_i/BohSME_export_0/tdata_1_len[0]
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.712 r  design_1_i/BohSME_export_0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.619     3.331    design_1_i/BohSME_export_0/acc[8][31]_i_129_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.813 f  design_1_i/BohSME_export_0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.854     4.668    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen6[0]
    SLICE_X37Y115        LUT3 (Prop_lut3_I1_O)        0.299     4.967 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.480     5.447    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.027 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.454 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/O[3]
                         net (fo=37, routed)          0.936     7.390    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[31]_34[3]
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.306     7.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.845     9.749    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen2[29]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.303    10.052 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.622 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.759    11.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/CO[0]
    SLICE_X37Y115        LUT4 (Prop_lut4_I0_O)        0.339    11.720 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.472    12.192    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.712    12.904 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.700    13.604    design_1_i/BohSME_export_0/U0_n_144
    SLICE_X43Y114        LUT5 (Prop_lut5_I1_O)        0.295    13.899 r  design_1_i/BohSME_export_0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.520    14.419    design_1_i/BohSME_export_0/acc[4][31]_i_204_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.999 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.999    design_1_i/BohSME_export_0/acc_reg[4][31]_i_132_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.113    design_1_i/BohSME_export_0/acc_reg[4][31]_i_202_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.227    design_1_i/BohSME_export_0/acc_reg[4][31]_i_140_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.341 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.341    design_1_i/BohSME_export_0/acc_reg[4][31]_i_115_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    15.455    design_1_i/BohSME_export_0/acc_reg[4][31]_i_179_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.789 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_108/O[1]
                         net (fo=21, routed)          1.057    16.846    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_223_0[1]
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.331    17.177 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146/O
                         net (fo=4, routed)           0.647    17.825    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146_n_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I3_O)        0.332    18.157 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303/O
                         net (fo=1, routed)           0.000    18.157    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.537 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.852 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/O[3]
                         net (fo=1, routed)           0.909    19.761    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_4
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.307    20.068 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.642 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         1.248    21.889    design_1_i/BohSME_export_0/BohSME/instr0/minLen13_in
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.310    22.199 r  design_1_i/BohSME_export_0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.471    22.670    design_1_i/BohSME_export_0/acc[2][31]_i_252_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.180 f  design_1_i/BohSME_export_0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.340    23.519    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I1_O)        0.295    23.814 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.330    24.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.626 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.493    25.119    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_151_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.299    25.418 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.825    26.243    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124    26.367 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.367    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.031    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.145    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.259 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.373 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.373    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.487    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.601 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.935 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.698    28.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X57Y117        LUT6 (Prop_lut6_I3_O)        0.303    28.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    28.936    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.506 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.699    30.204    design_1_i/BohSME_export_0/BohSME/instr0/minLen10_in
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.313    30.517 r  design_1_i/BohSME_export_0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.644    31.162    design_1_i/BohSME_export_0/acc[0][31]_i_423_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    31.672 f  design_1_i/BohSME_export_0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.766    32.438    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_0[0]
    SLICE_X58Y113        LUT3 (Prop_lut3_I1_O)        0.321    32.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.382    33.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    33.925 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.925    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.153 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.153    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_200/O[1]
                         net (fo=3, routed)           0.863    35.350    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_356_0[1]
    SLICE_X61Y115        LUT3 (Prop_lut3_I0_O)        0.331    35.681 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_45/O
                         net (fo=10, routed)          0.782    36.463    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_12
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.326    36.789 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579/O
                         net (fo=1, routed)           0.000    36.789    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.187 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.187    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.301 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.301    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X64Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.415    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X64Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.529    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           0.717    38.580    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.303    38.883 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    38.883    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.457 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.967    40.424    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_0[0]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.310    40.734 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.520    41.254    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    41.736 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.690    42.427    design_1_i/BohSME_export_0/BohSME/instr0/acc[0]5[1]
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.299    42.726 r  design_1_i/BohSME_export_0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.520    43.246    design_1_i/BohSME_export_0/acc[0][31]_i_673_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.841 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.841    design_1_i/BohSME_export_0/acc_reg[0][31]_i_613_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.958 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/BohSME_export_0/acc_reg[0][31]_i_525_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.075 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.075    design_1_i/BohSME_export_0/acc_reg[0][31]_i_521_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.192 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.192    design_1_i/BohSME_export_0/acc_reg[0][31]_i_390_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.309 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.309    design_1_i/BohSME_export_0/acc_reg[0][31]_i_386_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.426 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    44.426    design_1_i/BohSME_export_0/acc_reg[0][31]_i_232_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.645 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_227/O[0]
                         net (fo=1, routed)           0.468    45.113    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0]3[24]
    SLICE_X63Y122        LUT5 (Prop_lut5_I0_O)        0.295    45.408 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233/O
                         net (fo=2, routed)           0.609    46.017    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117/O
                         net (fo=1, routed)           0.622    46.763    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.289 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.289    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.901    49.412    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.299    49.711 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.711    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.261    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.375    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.489    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.603    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.717    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.831    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    51.054 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[0]
                         net (fo=1, routed)           0.000    51.054    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_7
    SLICE_X35Y92         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.482    51.485    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X35Y92         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][24]/C
                         clock pessimism              0.014    51.499    
                         clock uncertainty           -0.103    51.396    
    SLICE_X35Y92         FDCE (Setup_fdce_C_D)        0.062    51.458    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][24]
  -------------------------------------------------------------------
                         required time                         51.458    
                         arrival time                         -51.054    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.206ns  (logic 24.565ns (49.922%)  route 24.641ns (50.078%))
  Logic Levels:           82  (CARRY4=58 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 51.485 - 50.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.842     1.845    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=4, routed)           0.287     2.588    design_1_i/BohSME_export_0/tdata_1_len[0]
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.712 r  design_1_i/BohSME_export_0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.619     3.331    design_1_i/BohSME_export_0/acc[8][31]_i_129_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.813 f  design_1_i/BohSME_export_0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.854     4.668    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen6[0]
    SLICE_X37Y115        LUT3 (Prop_lut3_I1_O)        0.299     4.967 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.480     5.447    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.027 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.454 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/O[3]
                         net (fo=37, routed)          0.936     7.390    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[31]_34[3]
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.306     7.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.845     9.749    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen2[29]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.303    10.052 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.622 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.759    11.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/CO[0]
    SLICE_X37Y115        LUT4 (Prop_lut4_I0_O)        0.339    11.720 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.472    12.192    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.712    12.904 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.700    13.604    design_1_i/BohSME_export_0/U0_n_144
    SLICE_X43Y114        LUT5 (Prop_lut5_I1_O)        0.295    13.899 r  design_1_i/BohSME_export_0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.520    14.419    design_1_i/BohSME_export_0/acc[4][31]_i_204_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.999 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.999    design_1_i/BohSME_export_0/acc_reg[4][31]_i_132_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.113    design_1_i/BohSME_export_0/acc_reg[4][31]_i_202_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.227    design_1_i/BohSME_export_0/acc_reg[4][31]_i_140_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.341 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.341    design_1_i/BohSME_export_0/acc_reg[4][31]_i_115_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    15.455    design_1_i/BohSME_export_0/acc_reg[4][31]_i_179_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.789 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_108/O[1]
                         net (fo=21, routed)          1.057    16.846    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_223_0[1]
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.331    17.177 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146/O
                         net (fo=4, routed)           0.647    17.825    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146_n_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I3_O)        0.332    18.157 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303/O
                         net (fo=1, routed)           0.000    18.157    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.537 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.852 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/O[3]
                         net (fo=1, routed)           0.909    19.761    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_4
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.307    20.068 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.642 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         1.248    21.889    design_1_i/BohSME_export_0/BohSME/instr0/minLen13_in
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.310    22.199 r  design_1_i/BohSME_export_0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.471    22.670    design_1_i/BohSME_export_0/acc[2][31]_i_252_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.180 f  design_1_i/BohSME_export_0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.340    23.519    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I1_O)        0.295    23.814 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.330    24.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.626 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.493    25.119    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_151_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.299    25.418 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.825    26.243    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124    26.367 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.367    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.031    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.145    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.259 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.373 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.373    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.487    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.601 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.935 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.698    28.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X57Y117        LUT6 (Prop_lut6_I3_O)        0.303    28.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    28.936    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.506 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.699    30.204    design_1_i/BohSME_export_0/BohSME/instr0/minLen10_in
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.313    30.517 r  design_1_i/BohSME_export_0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.644    31.162    design_1_i/BohSME_export_0/acc[0][31]_i_423_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    31.672 f  design_1_i/BohSME_export_0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.766    32.438    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_0[0]
    SLICE_X58Y113        LUT3 (Prop_lut3_I1_O)        0.321    32.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.382    33.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    33.925 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.925    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.153 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.153    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_200/O[1]
                         net (fo=3, routed)           0.863    35.350    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_356_0[1]
    SLICE_X61Y115        LUT3 (Prop_lut3_I0_O)        0.331    35.681 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_45/O
                         net (fo=10, routed)          0.782    36.463    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_12
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.326    36.789 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579/O
                         net (fo=1, routed)           0.000    36.789    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.187 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.187    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.301 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.301    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X64Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.415    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X64Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.529    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           0.717    38.580    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.303    38.883 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    38.883    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.457 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.967    40.424    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_0[0]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.310    40.734 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.520    41.254    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    41.736 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.690    42.427    design_1_i/BohSME_export_0/BohSME/instr0/acc[0]5[1]
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.299    42.726 r  design_1_i/BohSME_export_0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.520    43.246    design_1_i/BohSME_export_0/acc[0][31]_i_673_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.841 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.841    design_1_i/BohSME_export_0/acc_reg[0][31]_i_613_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.958 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/BohSME_export_0/acc_reg[0][31]_i_525_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.075 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.075    design_1_i/BohSME_export_0/acc_reg[0][31]_i_521_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.192 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.192    design_1_i/BohSME_export_0/acc_reg[0][31]_i_390_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.309 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.309    design_1_i/BohSME_export_0/acc_reg[0][31]_i_386_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.426 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    44.426    design_1_i/BohSME_export_0/acc_reg[0][31]_i_232_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.645 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_227/O[0]
                         net (fo=1, routed)           0.468    45.113    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0]3[24]
    SLICE_X63Y122        LUT5 (Prop_lut5_I0_O)        0.295    45.408 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233/O
                         net (fo=2, routed)           0.609    46.017    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117/O
                         net (fo=1, routed)           0.622    46.763    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.289 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.289    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.901    49.412    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.299    49.711 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.711    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.261    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.375    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.489    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.603    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.717    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.051 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.051    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_6
    SLICE_X35Y91         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.482    51.485    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X35Y91         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][21]/C
                         clock pessimism              0.014    51.499    
                         clock uncertainty           -0.103    51.396    
    SLICE_X35Y91         FDCE (Setup_fdce_C_D)        0.062    51.458    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][21]
  -------------------------------------------------------------------
                         required time                         51.458    
                         arrival time                         -51.051    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.185ns  (logic 24.544ns (49.901%)  route 24.641ns (50.099%))
  Logic Levels:           82  (CARRY4=58 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 51.485 - 50.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.842     1.845    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=4, routed)           0.287     2.588    design_1_i/BohSME_export_0/tdata_1_len[0]
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.712 r  design_1_i/BohSME_export_0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.619     3.331    design_1_i/BohSME_export_0/acc[8][31]_i_129_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.813 f  design_1_i/BohSME_export_0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.854     4.668    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen6[0]
    SLICE_X37Y115        LUT3 (Prop_lut3_I1_O)        0.299     4.967 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.480     5.447    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.027 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.027    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.454 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/O[3]
                         net (fo=37, routed)          0.936     7.390    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[31]_34[3]
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.306     7.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_189_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_107/O[1]
                         net (fo=1, routed)           0.845     9.749    design_1_i/BohSME_export_0/U0/BohSME/instr0/minLen2[29]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.303    10.052 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.622 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.759    11.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/CO[0]
    SLICE_X37Y115        LUT4 (Prop_lut4_I0_O)        0.339    11.720 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.472    12.192    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.712    12.904 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.700    13.604    design_1_i/BohSME_export_0/U0_n_144
    SLICE_X43Y114        LUT5 (Prop_lut5_I1_O)        0.295    13.899 r  design_1_i/BohSME_export_0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.520    14.419    design_1_i/BohSME_export_0/acc[4][31]_i_204_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.999 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.999    design_1_i/BohSME_export_0/acc_reg[4][31]_i_132_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.113    design_1_i/BohSME_export_0/acc_reg[4][31]_i_202_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.227    design_1_i/BohSME_export_0/acc_reg[4][31]_i_140_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.341 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.341    design_1_i/BohSME_export_0/acc_reg[4][31]_i_115_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    15.455    design_1_i/BohSME_export_0/acc_reg[4][31]_i_179_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.789 r  design_1_i/BohSME_export_0/acc_reg[4][31]_i_108/O[1]
                         net (fo=21, routed)          1.057    16.846    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_223_0[1]
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.331    17.177 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146/O
                         net (fo=4, routed)           0.647    17.825    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_146_n_0
    SLICE_X46Y121        LUT4 (Prop_lut4_I3_O)        0.332    18.157 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303/O
                         net (fo=1, routed)           0.000    18.157    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_303_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.537 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/CO[3]
                         net (fo=1, routed)           0.000    18.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.852 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158/O[3]
                         net (fo=1, routed)           0.909    19.761    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_158_n_4
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.307    20.068 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_81_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.642 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=360, routed)         1.248    21.889    design_1_i/BohSME_export_0/BohSME/instr0/minLen13_in
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.310    22.199 r  design_1_i/BohSME_export_0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.471    22.670    design_1_i/BohSME_export_0/acc[2][31]_i_252_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    23.180 f  design_1_i/BohSME_export_0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.340    23.519    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I1_O)        0.295    23.814 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.330    24.144    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.626 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.493    25.119    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_151_0[0]
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.299    25.418 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.825    26.243    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124    26.367 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404/O
                         net (fo=1, routed)           0.000    26.367    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_404_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.031    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.145 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349/CO[3]
                         net (fo=1, routed)           0.000    27.145    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_349_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.259 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.259    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.373 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.373    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.487    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.601 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.935 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           0.698    28.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X57Y117        LUT6 (Prop_lut6_I3_O)        0.303    28.936 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    28.936    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.506 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.699    30.204    design_1_i/BohSME_export_0/BohSME/instr0/minLen10_in
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.313    30.517 r  design_1_i/BohSME_export_0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.644    31.162    design_1_i/BohSME_export_0/acc[0][31]_i_423_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    31.672 f  design_1_i/BohSME_export_0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.766    32.438    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_0[0]
    SLICE_X58Y113        LUT3 (Prop_lut3_I1_O)        0.321    32.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.382    33.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    33.925 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    33.925    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.039 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.153 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.153    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.487 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_200/O[1]
                         net (fo=3, routed)           0.863    35.350    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_356_0[1]
    SLICE_X61Y115        LUT3 (Prop_lut3_I0_O)        0.331    35.681 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_45/O
                         net (fo=10, routed)          0.782    36.463    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_105_12
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.326    36.789 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579/O
                         net (fo=1, routed)           0.000    36.789    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_579_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.187 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    37.187    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.301 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    37.301    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X64Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.415 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    37.415    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X64Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.529    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           0.717    38.580    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.303    38.883 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    38.883    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.457 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.967    40.424    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_138_0[0]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.310    40.734 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682/O
                         net (fo=1, routed)           0.520    41.254    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_682_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    41.736 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.690    42.427    design_1_i/BohSME_export_0/BohSME/instr0/acc[0]5[1]
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.299    42.726 r  design_1_i/BohSME_export_0/acc[0][31]_i_673/O
                         net (fo=1, routed)           0.520    43.246    design_1_i/BohSME_export_0/acc[0][31]_i_673_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.841 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.841    design_1_i/BohSME_export_0/acc_reg[0][31]_i_613_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.958 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/BohSME_export_0/acc_reg[0][31]_i_525_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.075 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    44.075    design_1_i/BohSME_export_0/acc_reg[0][31]_i_521_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.192 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.192    design_1_i/BohSME_export_0/acc_reg[0][31]_i_390_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.309 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.309    design_1_i/BohSME_export_0/acc_reg[0][31]_i_386_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.426 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    44.426    design_1_i/BohSME_export_0/acc_reg[0][31]_i_232_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.645 r  design_1_i/BohSME_export_0/acc_reg[0][31]_i_227/O[0]
                         net (fo=1, routed)           0.468    45.113    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0]3[24]
    SLICE_X63Y122        LUT5 (Prop_lut5_I0_O)        0.295    45.408 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233/O
                         net (fo=2, routed)           0.609    46.017    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_233_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117/O
                         net (fo=1, routed)           0.622    46.763    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_117_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.289 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.289    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.511 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.901    49.412    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.299    49.711 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.711    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.261    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.375    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.489    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.603    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.717    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.030 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.030    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_4
    SLICE_X35Y91         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.482    51.485    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X35Y91         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]/C
                         clock pessimism              0.014    51.499    
                         clock uncertainty           -0.103    51.396    
    SLICE_X35Y91         FDCE (Setup_fdce_C_D)        0.062    51.458    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]
  -------------------------------------------------------------------
                         required time                         51.458    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                  0.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.582     0.584    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.164     0.748 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/Q
                         net (fo=3, routed)           0.149     0.897    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9]_9[27]
    SLICE_X66Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.942 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[9][27]_i_6/O
                         net (fo=1, routed)           0.000     0.942    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[9][27]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.051 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]_i_1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.105 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.105    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]_i_1_n_7
    SLICE_X66Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.937     0.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][28]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.134     1.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][28]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.582     0.584    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.164     0.748 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/Q
                         net (fo=3, routed)           0.149     0.897    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9]_9[27]
    SLICE_X66Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.942 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[9][27]_i_6/O
                         net (fo=1, routed)           0.000     0.942    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[9][27]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.051 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]_i_1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.118 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.118    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]_i_1_n_5
    SLICE_X66Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.937     0.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][30]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.134     1.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][30]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.161%)  route 0.216ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.637     0.639    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y101        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.216     1.019    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[31]
    SLICE_X46Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.913     0.915    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X46Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.059     0.965    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.428%)  route 0.312ns (65.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.561     0.563    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y97         FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.312     1.039    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[21]
    SLICE_X34Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.912     0.914    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X34Y107        FDRE (Hold_fdre_C_D)         0.059     0.968    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.582     0.584    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.164     0.748 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/Q
                         net (fo=3, routed)           0.149     0.897    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9]_9[27]
    SLICE_X66Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.942 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[9][27]_i_6/O
                         net (fo=1, routed)           0.000     0.942    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[9][27]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.051 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]_i_1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.141 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.141    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]_i_1_n_6
    SLICE_X66Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.937     0.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][29]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.134     1.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][29]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.582     0.584    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.164     0.748 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/Q
                         net (fo=3, routed)           0.149     0.897    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9]_9[27]
    SLICE_X66Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.942 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[9][27]_i_6/O
                         net (fo=1, routed)           0.000     0.942    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[9][27]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.051 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.052    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]_i_1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.143 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.143    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]_i_1_n_4
    SLICE_X66Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.937     0.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.134     1.068    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][31]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.355ns (66.856%)  route 0.176ns (33.144%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.582     0.584    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X64Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][27]/Q
                         net (fo=2, routed)           0.175     0.900    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10]_11[27]
    SLICE_X64Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.945 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[10][27]_i_6/O
                         net (fo=1, routed)           0.000     0.945    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[10][27]_i_6_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.060 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.061    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][27]_i_1_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.115 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.115    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][31]_i_1_n_7
    SLICE_X64Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.937     0.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X64Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][28]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X64Y100        FDCE (Hold_fdce_C_D)         0.105     1.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][28]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.355ns (65.617%)  route 0.186ns (34.383%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.582     0.584    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X60Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][23]/Q
                         net (fo=3, routed)           0.185     0.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8]_8[23]
    SLICE_X60Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.955 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][23]_i_6/O
                         net (fo=1, routed)           0.000     0.955    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][23]_i_6_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.070 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.071    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][23]_i_1_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.125 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.125    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][27]_i_1_n_7
    SLICE_X60Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.937     0.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X60Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][24]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.105     1.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][24]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.366ns (67.529%)  route 0.176ns (32.471%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.582     0.584    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X64Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][27]/Q
                         net (fo=2, routed)           0.175     0.900    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10]_11[27]
    SLICE_X64Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.945 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[10][27]_i_6/O
                         net (fo=1, routed)           0.000     0.945    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[10][27]_i_6_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.060 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.061    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][27]_i_1_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.126 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.126    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][31]_i_1_n_5
    SLICE_X64Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.937     0.939    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X64Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][30]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X64Y100        FDCE (Hold_fdce_C_D)         0.105     1.039    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][30]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg5_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.710%)  route 0.249ns (60.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.546     0.548    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X42Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164     0.712 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]/Q
                         net (fo=32, routed)          0.249     0.961    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_wdata[13]
    SLICE_X50Y72         FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.809     0.811    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y72         FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg5_reg[13]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.063     0.869    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg5_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X29Y123    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X32Y91     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X32Y89     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X32Y89     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X66Y69     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X66Y69     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X66Y69     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X66Y69     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X29Y123    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X29Y123    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X38Y97     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.417ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.417ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.481ns  (logic 0.518ns (34.974%)  route 0.963ns (65.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.963     1.481    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[23]
    SLICE_X41Y123        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X41Y123        FDRE (Setup_fdre_C_D)       -0.102    29.898    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         29.898    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 28.417    

Slack (MET) :             28.456ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.439ns  (logic 0.456ns (31.694%)  route 0.983ns (68.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.983     1.439    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[18]
    SLICE_X41Y123        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X41Y123        FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                 28.456    

Slack (MET) :             28.472ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.423ns  (logic 0.456ns (32.051%)  route 0.967ns (67.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.967     1.423    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X41Y123        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X41Y123        FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                 28.472    

Slack (MET) :             28.502ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.393ns  (logic 0.456ns (32.734%)  route 0.937ns (67.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.937     1.393    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[15]
    SLICE_X37Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                 28.502    

Slack (MET) :             28.503ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.280ns  (logic 0.478ns (37.350%)  route 0.802ns (62.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.802     1.280    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X40Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)       -0.217    29.783    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 28.503    

Slack (MET) :             28.505ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.213ns  (logic 0.419ns (34.555%)  route 0.794ns (65.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.794     1.213    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[6]
    SLICE_X39Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X39Y73         FDRE (Setup_fdre_C_D)       -0.282    29.718    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         29.718    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 28.505    

Slack (MET) :             28.557ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.385ns  (logic 0.456ns (32.921%)  route 0.929ns (67.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.929     1.385    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[14]
    SLICE_X38Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)       -0.058    29.942    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.385    
  -------------------------------------------------------------------
                         slack                                 28.557    

Slack (MET) :             28.569ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.373ns  (logic 0.518ns (37.740%)  route 0.855ns (62.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.855     1.373    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[30]
    SLICE_X35Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)       -0.058    29.942    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 28.569    

Slack (MET) :             28.576ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.343ns  (logic 0.456ns (33.950%)  route 0.887ns (66.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.887     1.343    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[27]
    SLICE_X35Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)       -0.081    29.919    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                 28.576    

Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.184ns  (logic 0.478ns (40.356%)  route 0.706ns (59.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.706     1.184    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[7]
    SLICE_X35Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)       -0.234    29.766    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         29.766    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                 28.582    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      148.078ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             148.078ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.642ns  (logic 0.419ns (25.516%)  route 1.223ns (74.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           1.223     1.642    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X39Y115        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.280   149.720    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                        149.720    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                148.078    

Slack (MET) :             148.288ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.607ns  (logic 0.456ns (28.376%)  route 1.151ns (71.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           1.151     1.607    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[16]
    SLICE_X39Y115        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.105   149.895    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                        149.895    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                148.288    

Slack (MET) :             148.351ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.582ns  (logic 0.456ns (28.826%)  route 1.126ns (71.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]/C
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           1.126     1.582    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[34]
    SLICE_X43Y123        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)       -0.067   149.933    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         required time                        149.933    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                148.351    

Slack (MET) :             148.450ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.522ns  (logic 0.518ns (34.025%)  route 1.004ns (65.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y108                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]/C
    SLICE_X34Y108        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           1.004     1.522    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[27]
    SLICE_X34Y122        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X34Y122        FDRE (Setup_fdre_C_D)       -0.028   149.972    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                        149.972    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                148.450    

Slack (MET) :             148.462ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.457ns  (logic 0.456ns (31.305%)  route 1.001ns (68.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.001     1.457    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[4]
    SLICE_X41Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)       -0.081   149.919    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                        149.919    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                148.462    

Slack (MET) :             148.479ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.463ns  (logic 0.456ns (31.161%)  route 1.007ns (68.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           1.007     1.463    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[16]
    SLICE_X36Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.058   149.942    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                        149.942    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                148.479    

Slack (MET) :             148.483ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.463ns  (logic 0.518ns (35.399%)  route 0.945ns (64.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.945     1.463    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X32Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X32Y104        FDRE (Setup_fdre_C_D)       -0.054   149.946    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                        149.946    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                148.483    

Slack (MET) :             148.512ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.457ns  (logic 0.456ns (31.291%)  route 1.001ns (68.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]/C
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           1.001     1.457    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[24]
    SLICE_X34Y122        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X34Y122        FDRE (Setup_fdre_C_D)       -0.031   149.969    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                        149.969    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                148.512    

Slack (MET) :             148.525ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.259%)  route 0.958ns (67.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.958     1.414    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[20]
    SLICE_X42Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X42Y106        FDRE (Setup_fdre_C_D)       -0.061   149.939    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                        149.939    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                148.525    

Slack (MET) :             148.566ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.231ns  (logic 0.419ns (34.038%)  route 0.812ns (65.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.812     1.231    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[9]
    SLICE_X42Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X42Y73         FDRE (Setup_fdre_C_D)       -0.203   149.797    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                        149.797    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                148.566    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.206ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.456ns (6.223%)  route 6.871ns (93.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 51.548 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.704     1.707    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         6.871     9.034    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X66Y99         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.545    51.548    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][24]/C
                         clock pessimism              0.114    51.662    
                         clock uncertainty           -0.103    51.559    
    SLICE_X66Y99         FDCE (Recov_fdce_C_CLR)     -0.319    51.240    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][24]
  -------------------------------------------------------------------
                         required time                         51.240    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 42.206    

Slack (MET) :             42.206ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][25]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.456ns (6.223%)  route 6.871ns (93.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 51.548 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.704     1.707    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         6.871     9.034    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X66Y99         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.545    51.548    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][25]/C
                         clock pessimism              0.114    51.662    
                         clock uncertainty           -0.103    51.559    
    SLICE_X66Y99         FDCE (Recov_fdce_C_CLR)     -0.319    51.240    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][25]
  -------------------------------------------------------------------
                         required time                         51.240    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 42.206    

Slack (MET) :             42.206ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][26]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.456ns (6.223%)  route 6.871ns (93.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 51.548 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.704     1.707    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         6.871     9.034    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X66Y99         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.545    51.548    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][26]/C
                         clock pessimism              0.114    51.662    
                         clock uncertainty           -0.103    51.559    
    SLICE_X66Y99         FDCE (Recov_fdce_C_CLR)     -0.319    51.240    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][26]
  -------------------------------------------------------------------
                         required time                         51.240    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 42.206    

Slack (MET) :             42.206ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.456ns (6.223%)  route 6.871ns (93.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 51.548 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.704     1.707    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         6.871     9.034    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X66Y99         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.545    51.548    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X66Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]/C
                         clock pessimism              0.114    51.662    
                         clock uncertainty           -0.103    51.559    
    SLICE_X66Y99         FDCE (Recov_fdce_C_CLR)     -0.319    51.240    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[9][27]
  -------------------------------------------------------------------
                         required time                         51.240    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 42.206    

Slack (MET) :             42.351ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.456ns (6.360%)  route 6.713ns (93.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 51.721 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.704     1.707    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         6.713     8.876    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X60Y100        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.718    51.721    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X60Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][24]/C
                         clock pessimism              0.014    51.735    
                         clock uncertainty           -0.103    51.632    
    SLICE_X60Y100        FDCE (Recov_fdce_C_CLR)     -0.405    51.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][24]
  -------------------------------------------------------------------
                         required time                         51.227    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                 42.351    

Slack (MET) :             42.351ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][25]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.456ns (6.360%)  route 6.713ns (93.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 51.721 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.704     1.707    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         6.713     8.876    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X60Y100        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.718    51.721    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X60Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][25]/C
                         clock pessimism              0.014    51.735    
                         clock uncertainty           -0.103    51.632    
    SLICE_X60Y100        FDCE (Recov_fdce_C_CLR)     -0.405    51.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][25]
  -------------------------------------------------------------------
                         required time                         51.227    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                 42.351    

Slack (MET) :             42.351ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][26]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.456ns (6.360%)  route 6.713ns (93.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 51.721 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.704     1.707    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         6.713     8.876    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X60Y100        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.718    51.721    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X60Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][26]/C
                         clock pessimism              0.014    51.735    
                         clock uncertainty           -0.103    51.632    
    SLICE_X60Y100        FDCE (Recov_fdce_C_CLR)     -0.405    51.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][26]
  -------------------------------------------------------------------
                         required time                         51.227    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                 42.351    

Slack (MET) :             42.351ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][27]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.456ns (6.360%)  route 6.713ns (93.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 51.721 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.704     1.707    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         6.713     8.876    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X60Y100        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.718    51.721    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X60Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][27]/C
                         clock pessimism              0.014    51.735    
                         clock uncertainty           -0.103    51.632    
    SLICE_X60Y100        FDCE (Recov_fdce_C_CLR)     -0.405    51.227    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][27]
  -------------------------------------------------------------------
                         required time                         51.227    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                 42.351    

Slack (MET) :             42.436ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 0.456ns (6.504%)  route 6.555ns (93.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 51.548 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.704     1.707    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         6.555     8.718    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X64Y99         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.545    51.548    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X64Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][24]/C
                         clock pessimism              0.114    51.662    
                         clock uncertainty           -0.103    51.559    
    SLICE_X64Y99         FDCE (Recov_fdce_C_CLR)     -0.405    51.154    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][24]
  -------------------------------------------------------------------
                         required time                         51.154    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 42.436    

Slack (MET) :             42.436ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][25]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 0.456ns (6.504%)  route 6.555ns (93.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 51.548 - 50.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.704     1.707    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         6.555     8.718    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X64Y99         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        1.545    51.548    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X64Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][25]/C
                         clock pessimism              0.114    51.662    
                         clock uncertainty           -0.103    51.559    
    SLICE_X64Y99         FDCE (Recov_fdce_C_CLR)     -0.405    51.154    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[10][25]
  -------------------------------------------------------------------
                         required time                         51.154    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 42.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.090%)  route 0.379ns (72.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         0.379     1.094    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X53Y74         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.806     0.808    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X53Y74         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][0]/C
                         clock pessimism             -0.234     0.574    
    SLICE_X53Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.482    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.090%)  route 0.379ns (72.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         0.379     1.094    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X53Y74         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.806     0.808    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X53Y74         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][1]/C
                         clock pessimism             -0.234     0.574    
    SLICE_X53Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.482    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.090%)  route 0.379ns (72.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         0.379     1.094    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X53Y74         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.806     0.808    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X53Y74         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][2]/C
                         clock pessimism             -0.234     0.574    
    SLICE_X53Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.482    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.090%)  route 0.379ns (72.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         0.379     1.094    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X53Y74         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.806     0.808    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X53Y74         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][3]/C
                         clock pessimism             -0.234     0.574    
    SLICE_X53Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.482    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.622%)  route 0.659ns (82.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         0.659     1.374    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X49Y76         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.811     0.813    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X49Y76         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][4]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X49Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.716    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.622%)  route 0.659ns (82.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         0.659     1.374    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X49Y76         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.811     0.813    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X49Y76         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][5]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X49Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.716    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.622%)  route 0.659ns (82.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         0.659     1.374    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X49Y76         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.811     0.813    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X49Y76         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][6]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X49Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.716    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.622%)  route 0.659ns (82.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         0.659     1.374    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X49Y76         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.811     0.813    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X49Y76         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][7]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X49Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.716    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.563%)  route 0.457ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         0.457     1.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X53Y76         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.807     0.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X53Y76         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][10]/C
                         clock pessimism             -0.234     0.575    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.483    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][10]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.563%)  route 0.457ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.572     0.574    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X61Y70         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=534, routed)         0.457     1.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X53Y76         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3208, routed)        0.807     0.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X53Y76         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][11]/C
                         clock pessimism             -0.234     0.575    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.483    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[15][11]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.689    





