#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Sep  3 12:45:05 2022
# Process ID: 4220
# Current directory: C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13284 C:\Users\ANDRES ESCOBAR\Documents\5to Semestre\Circuitos Digitales\Laboratorios\project_lab4_Deco1\project_lab4_Deco\project_lab4_Deco.xpr
# Log file: C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco/vivado.log
# Journal file: C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco\vivado.jou
#-----------------------------------------------------------
sstart_guiopen_project {C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco/project_lab4_Deco.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco'
INFO: [Project 1-313] Project file moved from 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/lab circutos digitales/project_lab4_Deco' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 644.465 ; gain = 66.145
uupdate_compile_order -fileset sources_1eexit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  3 12:47:33 2022...
n 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco/project_lab4_Deco.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco/project_lab4_Deco.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab4_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco/project_lab4_Deco.srcs/sources_1/new/lab4_ds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab4_ds'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco/project_lab4_Deco.srcs/sim_1/new/lab4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab4_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 670.238 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco/project_lab4_Deco.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71f76eac9c7543209be7d7a7ce5d5909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab4_tb_behav xil_defaultlib.lab4_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.lab4_ds [lab4_ds_default]
Compiling architecture behavioral of entity xil_defaultlib.lab4_tb
Built simulation snapshot lab4_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 670.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/project_lab4_Deco1/project_lab4_Deco/project_lab4_Deco.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab4_tb_behav -key {Behavioral:sim_1:Functional:lab4_tb} -tclbatch {lab4_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab4_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 679.402 ; gain = 9.164
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab4_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 679.402 ; gain = 9.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  3 13:14:42 2022...
