# TCL File Generated by Component Editor 13.0sp1
# Mon Apr 20 16:28:59 EDT 2015
# DO NOT MODIFY


# 
# leap_profiler "Leap Profiler" v1.0
# U of T 2015.04.18.22:16:00
# Leap can profile code running on the Tiger MIPS processor
# 

# 
# request TCL package from ACDS 13.1
# 
#package require -exact qsys 13.1
package require -exact qsys 13.0


# 
# module leap_profiler
# 
set_module_property DESCRIPTION "Leap can profile code running on the Tiger MIPS processor"
set_module_property NAME leap_profiler
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "LegUp/Profilers"
set_module_property AUTHOR "University of Toronto - LegUp Group"
set_module_property DISPLAY_NAME "Leap Profiler"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL LeapTop
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file AddressHash.v VERILOG PATH hdl/AddressHash.v
add_fileset_file AddressStack.v VERILOG PATH hdl/AddressStack.v
add_fileset_file CounterStack.v VERILOG PATH hdl/CounterStack.v
add_fileset_file CounterStorage.v VERILOG PATH hdl/CounterStorage.v
add_fileset_file CountingBlock.v VERILOG PATH hdl/CountingBlock.v
add_fileset_file IncCounter.v VERILOG PATH hdl/IncCounter.v
add_fileset_file LeapProfiler.v VERILOG PATH hdl/LeapProfiler.v
add_fileset_file LeapTop.v VERILOG PATH hdl/LeapTop.v TOP_LEVEL_FILE
add_fileset_file OpDecode.v VERILOG PATH hdl/OpDecode.v
add_fileset_file tiger_leap_slave_handler.v VERILOG PATH hdl/tiger_leap_slave_handler.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL LeapTop
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file AddressHash.v VERILOG PATH hdl/AddressHash.v
add_fileset_file AddressStack.v VERILOG PATH hdl/AddressStack.v
add_fileset_file CounterStack.v VERILOG PATH hdl/CounterStack.v
add_fileset_file CounterStorage.v VERILOG PATH hdl/CounterStorage.v
add_fileset_file CountingBlock.v VERILOG PATH hdl/CountingBlock.v
add_fileset_file IncCounter.v VERILOG PATH hdl/IncCounter.v
add_fileset_file LeapProfiler.v VERILOG PATH hdl/LeapProfiler.v
add_fileset_file LeapTop.v VERILOG PATH hdl/LeapTop.v
add_fileset_file OpDecode.v VERILOG PATH hdl/OpDecode.v
add_fileset_file tiger_leap_slave_handler.v VERILOG PATH hdl/tiger_leap_slave_handler.v

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL LeapTop
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file AddressHash.v VERILOG PATH hdl/AddressHash.v
add_fileset_file AddressStack.v VERILOG PATH hdl/AddressStack.v
add_fileset_file CounterStack.v VERILOG PATH hdl/CounterStack.v
add_fileset_file CounterStorage.v VERILOG PATH hdl/CounterStorage.v
add_fileset_file CountingBlock.v VERILOG PATH hdl/CountingBlock.v
add_fileset_file IncCounter.v VERILOG PATH hdl/IncCounter.v
add_fileset_file LeapProfiler.v VERILOG PATH hdl/LeapProfiler.v
add_fileset_file LeapTop.v VERILOG PATH hdl/LeapTop.v
add_fileset_file OpDecode.v VERILOG PATH hdl/OpDecode.v
add_fileset_file tiger_leap_slave_handler.v VERILOG PATH hdl/tiger_leap_slave_handler.v


# 
# parameters
# 
add_parameter STARTING_PC INTEGER 0x00800020
set_parameter_property STARTING_PC DISPLAY_NAME "Program Start Address"
set_parameter_property STARTING_PC DISPLAY_HINT hexadecimal
set_parameter_property STARTING_PC UNITS None
set_parameter_property STARTING_PC DESCRIPTION "The starting address of programs"
set_parameter_property STARTING_PC HDL_PARAMETER true

add_parameter prof_param_N2 INTEGER 8
set_parameter_property prof_param_N2 DEFAULT_VALUE 8
set_parameter_property prof_param_N2 DISPLAY_NAME prof_param_N2
set_parameter_property prof_param_N2 TYPE INTEGER
set_parameter_property prof_param_N2 UNITS None
set_parameter_property prof_param_N2 HDL_PARAMETER true
set_parameter_property prof_param_N2 VISIBLE false
add_parameter prof_param_S2 INTEGER 5
set_parameter_property prof_param_S2 DEFAULT_VALUE 5
set_parameter_property prof_param_S2 DISPLAY_NAME prof_param_S2
set_parameter_property prof_param_S2 TYPE INTEGER
set_parameter_property prof_param_S2 UNITS None
set_parameter_property prof_param_S2 HDL_PARAMETER true
set_parameter_property prof_param_S2 VISIBLE false
add_parameter prof_param_CW INTEGER 32
set_parameter_property prof_param_CW DEFAULT_VALUE 32
set_parameter_property prof_param_CW DISPLAY_NAME prof_param_CW
set_parameter_property prof_param_CW TYPE INTEGER
set_parameter_property prof_param_CW UNITS None
set_parameter_property prof_param_CW HDL_PARAMETER true
set_parameter_property prof_param_CW VISIBLE false


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point leap_processor_reset
# 
add_interface leap_processor_reset reset start
set_interface_property leap_processor_reset associatedClock clock
set_interface_property leap_processor_reset associatedDirectReset ""
set_interface_property leap_processor_reset associatedResetSinks reset
set_interface_property leap_processor_reset synchronousEdges DEASSERT
set_interface_property leap_processor_reset ENABLED true
set_interface_property leap_processor_reset EXPORT_OF ""
set_interface_property leap_processor_reset PORT_NAME_MAP ""
set_interface_property leap_processor_reset SVD_ADDRESS_GROUP ""

add_interface_port leap_processor_reset tiger_soft_reset reset Output 1


# 
# connection point from_cpu
# 
add_interface from_cpu avalon end
set_interface_property from_cpu addressUnits SYMBOLS
set_interface_property from_cpu associatedClock clock
set_interface_property from_cpu associatedReset reset
set_interface_property from_cpu bitsPerSymbol 8
set_interface_property from_cpu burstOnBurstBoundariesOnly false
set_interface_property from_cpu burstcountUnits WORDS
set_interface_property from_cpu explicitAddressSpan 0
set_interface_property from_cpu holdTime 0
set_interface_property from_cpu linewrapBursts false
set_interface_property from_cpu maximumPendingReadTransactions 4
set_interface_property from_cpu readLatency 0
set_interface_property from_cpu readWaitTime 1
set_interface_property from_cpu setupTime 0
set_interface_property from_cpu timingUnits Cycles
set_interface_property from_cpu writeWaitTime 0
set_interface_property from_cpu ENABLED true
set_interface_property from_cpu EXPORT_OF ""
set_interface_property from_cpu PORT_NAME_MAP ""
set_interface_property from_cpu SVD_ADDRESS_GROUP ""

add_interface_port from_cpu avs_from_cpu_address address Input 32
add_interface_port from_cpu avs_from_cpu_read read Input 1
add_interface_port from_cpu avs_from_cpu_write write Input 1
add_interface_port from_cpu avs_from_cpu_writedata writedata Input 32
add_interface_port from_cpu avs_from_cpu_byteenable byteenable Input 4
add_interface_port from_cpu avs_from_cpu_readdata readdata Output 32
add_interface_port from_cpu avs_from_cpu_waitrequest waitrequest Output 1
add_interface_port from_cpu avs_from_cpu_readdatavalid readdatavalid Output 1
set_interface_assignment from_cpu embeddedsw.configuration.isFlash 0
set_interface_assignment from_cpu embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment from_cpu embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment from_cpu embeddedsw.configuration.isPrintableDevice 0


# 
# connection point to_memory
# 
add_interface to_memory avalon start
set_interface_property to_memory addressUnits SYMBOLS
set_interface_property to_memory associatedClock clock
set_interface_property to_memory associatedReset reset
set_interface_property to_memory bitsPerSymbol 8
set_interface_property to_memory burstOnBurstBoundariesOnly false
set_interface_property to_memory burstcountUnits WORDS
set_interface_property to_memory doStreamReads false
set_interface_property to_memory doStreamWrites false
set_interface_property to_memory holdTime 0
set_interface_property to_memory linewrapBursts false
set_interface_property to_memory maximumPendingReadTransactions 0
set_interface_property to_memory readLatency 0
set_interface_property to_memory readWaitTime 1
set_interface_property to_memory setupTime 0
set_interface_property to_memory timingUnits Cycles
set_interface_property to_memory writeWaitTime 0
set_interface_property to_memory ENABLED true
set_interface_property to_memory EXPORT_OF ""
set_interface_property to_memory PORT_NAME_MAP ""
set_interface_property to_memory SVD_ADDRESS_GROUP ""

add_interface_port to_memory avs_to_memory_address address Output 32
add_interface_port to_memory avs_to_memory_read read Output 1
add_interface_port to_memory avs_to_memory_write write Output 1
add_interface_port to_memory avs_to_memory_writedata writedata Output 32
add_interface_port to_memory avs_to_memory_byteenable byteenable Output 4
add_interface_port to_memory avs_to_memory_readdata readdata Input 32
add_interface_port to_memory avs_to_memory_waitrequest waitrequest Input 1
add_interface_port to_memory avs_to_memory_readdatavalid readdatavalid Input 1


# 
# connection point leapslave
# 
add_interface leapslave avalon end
set_interface_property leapslave addressUnits WORDS
set_interface_property leapslave associatedClock clock
set_interface_property leapslave associatedReset reset
set_interface_property leapslave bitsPerSymbol 8
set_interface_property leapslave burstOnBurstBoundariesOnly false
set_interface_property leapslave burstcountUnits WORDS
set_interface_property leapslave explicitAddressSpan 0
set_interface_property leapslave holdTime 0
set_interface_property leapslave linewrapBursts false
set_interface_property leapslave maximumPendingReadTransactions 0
set_interface_property leapslave readLatency 0
set_interface_property leapslave readWaitTime 1
set_interface_property leapslave setupTime 0
set_interface_property leapslave timingUnits Cycles
set_interface_property leapslave writeWaitTime 0
set_interface_property leapslave ENABLED true
set_interface_property leapslave EXPORT_OF ""
set_interface_property leapslave PORT_NAME_MAP ""
set_interface_property leapslave SVD_ADDRESS_GROUP ""

add_interface_port leapslave avs_leapSlave_address address Input 30
add_interface_port leapslave avs_leapSlave_read read Input 1
add_interface_port leapslave avs_leapSlave_write write Input 1
add_interface_port leapslave avs_leapSlave_writedata writedata Input 32
add_interface_port leapslave avs_leapSlave_readdata readdata Output 32
set_interface_assignment leapslave embeddedsw.configuration.isFlash 0
set_interface_assignment leapslave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment leapslave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment leapslave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point profiling_signals
# 
add_interface profiling_signals conduit end
set_interface_property profiling_signals associatedClock clock
set_interface_property profiling_signals associatedReset reset
set_interface_property profiling_signals ENABLED true
set_interface_property profiling_signals EXPORT_OF ""
set_interface_property profiling_signals PORT_NAME_MAP ""
set_interface_property profiling_signals SVD_ADDRESS_GROUP ""

add_interface_port profiling_signals coe_exe_start export Output 1
add_interface_port profiling_signals coe_exe_end export Output 1


# 
# connection point debug_port
# 
add_interface debug_port conduit end
set_interface_property debug_port associatedClock clock
set_interface_property debug_port associatedReset reset
set_interface_property debug_port ENABLED true
set_interface_property debug_port EXPORT_OF ""
set_interface_property debug_port PORT_NAME_MAP ""
set_interface_property debug_port SVD_ADDRESS_GROUP ""

add_interface_port debug_port coe_debug_select export Input 3
add_interface_port debug_port coe_debug_lights export Output 18

