
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source H:/4540/lab1/pa.fromNetlist.tcl
# create_project -name lab1 -dir "H:/4540/lab1/planAhead_run_1" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "H:/4540/lab1/ProcessorToLevel.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {H:/4540/lab1} }
# set_property target_constrs_file "inputUCF.ucf" [current_fileset -constrset]
Adding file 'H:/4540/lab1/inputUCF.ucf' to fileset 'constrs_1'
# add_files [list {inputUCF.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ProcessorToLevel.ngc ...
WARNING:NetListWriters:298 - No output is written to ProcessorToLevel.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ProcessorToLevel.edif ...
ngc2edif: Total memory usage is 77456 kilobytes

Parsing EDIF File [./planAhead_run_1/lab1.data/cache/ProcessorToLevel_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/lab1.data/cache/ProcessorToLevel_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [H:/4540/lab1/inputUCF.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site T17 [H:/4540/lab1/inputUCF.ucf:3]
Finished Parsing UCF File [H:/4540/lab1/inputUCF.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FD => FDCE: 18 instances
  FDE => FDCE: 16 instances
  FDS => FDSE: 1 instances

Phase 0 | Netlist Checksum: 4693dddb
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 740.723 ; gain = 321.754
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jan 25 11:55:41 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
