<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='152' type='void llvm::SIScheduleBlock::schedule(MachineBasicBlock::iterator BeginBlock, MachineBasicBlock::iterator EndBlock)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='147'>// Complete schedule that will try to minimize reg pressure and
  // low latencies, and will fill liveins and liveouts.
  // Needs all MIs to be grouped between BeginBlock and EndBlock.
  // The MIs can be moved after the scheduling,
  // it is just used to allow correct track of live registers.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='398' ll='438' type='void llvm::SIScheduleBlock::schedule(MachineBasicBlock::iterator BeginBlock, MachineBasicBlock::iterator EndBlock)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1391' u='c' c='_ZN4llvm22SIScheduleBlockCreator20scheduleInsideBlocksEv'/>
