From 7652079507af7f7c9a49e3db842527eed3246950 Mon Sep 17 00:00:00 2001
From: Jayachandran C <jchandra@broadcom.com>
Date: Wed, 11 Sep 2013 16:18:50 +0530
Subject: uart: Better workaround for the XLP9xx UART

Set the frequency to 125MHz so that the divisor is calculated correctly.
[Based on SDK 3.2]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
Signed-off-by: Nam Ninh <nam.ninh@windriver.com>

diff --git a/arch/mips/boot/dts/xlp9xx-linux-tmpl.dts b/arch/mips/boot/dts/xlp9xx-linux-tmpl.dts
index cbf1f4a..6654f2b 100644
--- a/arch/mips/boot/dts/xlp9xx-linux-tmpl.dts
+++ b/arch/mips/boot/dts/xlp9xx-linux-tmpl.dts
@@ -28,7 +28,7 @@
 			reg = <0 0x112100 0xa00>;
 			reg-shift = <2>;
 			reg-io-width = <4>;
-			clock-frequency = <133333333>;
+			clock-frequency = <125000000>;
 			interrupt-parent = <&pic>;
 			interrupts = <17>;
 		};
-- 
1.7.1

