Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 18 20:10:16 2021
| Host         : DESKTOP-RD2OQRJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_DAW_wrapper_timing_summary_routed.rpt -pb bd_DAW_wrapper_timing_summary_routed.pb -rpx bd_DAW_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_DAW_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btnD (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnU (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.078        0.000                      0                 1690        0.039        0.000                      0                 1646        3.000        0.000                       0                   794  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clock                      {0.000 5.000}      10.000          100.000         
  clk_out1_bd_DAW_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_out2_bd_DAW_clk_wiz_0_0  {0.000 7.778}      15.556          64.286          
  clkfbout_bd_DAW_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_bd_DAW_clk_wiz_0_0        0.078        0.000                      0                 1030        0.039        0.000                      0                 1030        4.020        0.000                       0                   513  
  clk_out2_bd_DAW_clk_wiz_0_0       11.661        0.000                      0                  525        0.093        0.000                      0                  525        6.798        0.000                       0                   277  
  clkfbout_bd_DAW_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_bd_DAW_clk_wiz_0_0  clk_out1_bd_DAW_clk_wiz_0_0       14.119        0.000                      0                   22                                                                        
clk_out1_bd_DAW_clk_wiz_0_0  clk_out2_bd_DAW_clk_wiz_0_0        8.401        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_bd_DAW_clk_wiz_0_0  clk_out1_bd_DAW_clk_wiz_0_0        5.284        0.000                      0                   70        0.667        0.000                      0                   70  
**async_default**            clk_out2_bd_DAW_clk_wiz_0_0  clk_out2_bd_DAW_clk_wiz_0_0       12.681        0.000                      0                   21        0.580        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 4.378ns (44.223%)  route 5.522ns (55.777%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 8.007 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.638    -2.381    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X3Y44          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/Q
                         net (fo=182, routed)         0.970    -0.955    bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30]_2[15]
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.124    -0.831 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.831    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    -0.257 f  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry/CO[2]
                         net (fo=20, routed)          1.001     0.744    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_n_1
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.339     1.083 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1/O
                         net (fo=35, routed)          0.843     1.926    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1_n_0
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.327     2.253 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.253    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.803 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.230 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2/O[3]
                         net (fo=3, routed)           0.922     4.152    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2_n_4
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.306     4.458 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_12/O
                         net (fo=2, routed)           0.384     4.842    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_12_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.124     4.966 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3_i_4/O
                         net (fo=2, routed)           0.681     5.646    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3_i_4_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.770 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3_i_8/O
                         net (fo=1, routed)           0.000     5.770    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3_i_8_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.283 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.283    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.502 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__4/O[0]
                         net (fo=1, routed)           0.722     7.224    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__4_n_7
    SLICE_X2Y49          LUT5 (Prop_lut5_I2_O)        0.295     7.519 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[15]_i_2/O
                         net (fo=1, routed)           0.000     7.519    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[15]_i_2_n_0
    SLICE_X2Y49          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.520     8.007    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X2Y49          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[15]/C
                         clock pessimism             -0.411     7.595    
                         clock uncertainty           -0.077     7.518    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.079     7.597    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                          7.597    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 4.197ns (43.185%)  route 5.522ns (56.815%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.638    -2.381    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X3Y44          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/Q
                         net (fo=182, routed)         0.970    -0.955    bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30]_2[15]
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.124    -0.831 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.831    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    -0.257 f  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry/CO[2]
                         net (fo=20, routed)          1.001     0.744    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_n_1
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.339     1.083 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1/O
                         net (fo=35, routed)          0.843     1.926    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1_n_0
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.327     2.253 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.253    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.803 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.139 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2/O[0]
                         net (fo=3, routed)           1.013     4.152    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2_n_7
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.299     4.451 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_11/O
                         net (fo=2, routed)           0.331     4.783    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_11_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.124     4.907 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_3/O
                         net (fo=2, routed)           0.533     5.440    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_3_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.564    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_7_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.207 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2/O[3]
                         net (fo=1, routed)           0.830     7.037    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_n_4
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.301     7.338 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000     7.338    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[10]_i_1_n_0
    SLICE_X7Y48          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.518     8.005    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X7Y48          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[10]/C
                         clock pessimism             -0.425     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.075     7.577    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 4.415ns (45.714%)  route 5.243ns (54.286%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.638    -2.381    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X3Y44          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/Q
                         net (fo=182, routed)         0.970    -0.955    bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30]_2[15]
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.124    -0.831 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.831    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    -0.257 f  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry/CO[2]
                         net (fo=20, routed)          1.001     0.744    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_n_1
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.339     1.083 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1/O
                         net (fo=35, routed)          0.843     1.926    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1_n_0
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.327     2.253 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.253    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.803 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.139 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2/O[0]
                         net (fo=3, routed)           1.013     4.152    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2_n_7
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.299     4.451 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_11/O
                         net (fo=2, routed)           0.331     4.783    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_11_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.124     4.907 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_3/O
                         net (fo=2, routed)           0.533     5.440    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_3_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.564    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_7_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.097 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.097    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.420 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3/O[1]
                         net (fo=1, routed)           0.551     6.971    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3_n_6
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.306     7.277 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000     7.277    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[12]_i_1_n_0
    SLICE_X7Y48          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.518     8.005    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X7Y48          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[12]/C
                         clock pessimism             -0.425     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.031     7.533    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                          7.533    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.628ns  (logic 4.117ns (42.763%)  route 5.511ns (57.237%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.638    -2.381    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X3Y44          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/Q
                         net (fo=182, routed)         0.934    -0.990    bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30]_2[15]
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    -0.439 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__82_carry/O[1]
                         net (fo=2, routed)           1.004     0.565    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__82_carry_n_6
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332     0.897 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__230_carry_i_2/O
                         net (fo=2, routed)           0.965     1.862    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__230_carry_i_2_n_0
    SLICE_X9Y39          LUT4 (Prop_lut4_I0_O)        0.332     2.194 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__230_carry_i_4/O
                         net (fo=1, routed)           0.000     2.194    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__230_carry_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.592 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__230_carry/CO[3]
                         net (fo=1, routed)           0.000     2.592    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__230_carry_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.814 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__230_carry__0/O[0]
                         net (fo=3, routed)           1.025     3.839    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__230_carry__0_n_7
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.299     4.138 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__0_i_11/O
                         net (fo=2, routed)           0.164     4.302    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__0_i_11_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I1_O)        0.124     4.426 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__0_i_3/O
                         net (fo=2, routed)           0.668     5.094    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.218 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.218    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__0_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.751 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.751    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__0_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.868    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__1_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.191 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2/O[1]
                         net (fo=1, routed)           0.750     6.941    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_n_6
    SLICE_X5Y49          LUT5 (Prop_lut5_I2_O)        0.306     7.247 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.000     7.247    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[8]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.518     8.005    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X5Y49          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[8]/C
                         clock pessimism             -0.425     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.031     7.533    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                          7.533    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 3.594ns (37.710%)  route 5.937ns (62.290%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.636    -2.383    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y49          FDPE                                         r  bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.518    -1.865 r  bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/Q
                         net (fo=98, routed)          0.930    -0.935    bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]
    SLICE_X6Y49          LUT4 (Prop_lut4_I1_O)        0.124    -0.811 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_1__1/O
                         net (fo=1, routed)           0.475    -0.336    bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT3[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.259 r  bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.259    bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.376 r  bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.376    bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry__0_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.630 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_21__0/CO[0]
                         net (fo=11, routed)          0.682     1.312    bd_DAW_i/volume_controller_0/U0/i__carry_i_21__0_n_3
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.367     1.679 r  bd_DAW_i/volume_controller_0/U0/i__carry__0_i_5__0/O
                         net (fo=6, routed)           0.896     2.575    bd_DAW_i/volume_controller_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.124     2.699 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_16/O
                         net (fo=1, routed)           0.303     3.002    bd_DAW_i/volume_controller_0/U0/i__carry_i_16_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.126 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_2/O
                         net (fo=1, routed)           0.494     3.620    bd_DAW_i/volume_controller_0/U0/i__carry_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.024 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.024    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.181 f  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry__0/CO[1]
                         net (fo=23, routed)          0.752     4.933    bd_DAW_i/volume_controller_0/U0/amplified_data1
    SLICE_X7Y52          LUT6 (Prop_lut6_I4_O)        0.332     5.265 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[11]_i_8/O
                         net (fo=4, routed)           0.971     6.237    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[11]_i_8_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.152     6.389 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[7]_i_2/O
                         net (fo=1, routed)           0.433     6.822    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[7]_i_2_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I0_O)        0.326     7.148 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[7]_i_1/O
                         net (fo=1, routed)           0.000     7.148    bd_DAW_i/volume_controller_0/U0/amplified_data[7]
    SLICE_X7Y51          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.508     7.994    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X7Y51          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]/C
                         clock pessimism             -0.505     7.489    
                         clock uncertainty           -0.077     7.411    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)        0.031     7.442    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 3.560ns (37.565%)  route 5.917ns (62.435%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.636    -2.383    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y49          FDPE                                         r  bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.518    -1.865 r  bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/Q
                         net (fo=98, routed)          0.930    -0.935    bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]
    SLICE_X6Y49          LUT4 (Prop_lut4_I1_O)        0.124    -0.811 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_1__1/O
                         net (fo=1, routed)           0.475    -0.336    bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT3[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.259 r  bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.259    bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.376 r  bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.376    bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry__0_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.630 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_21__0/CO[0]
                         net (fo=11, routed)          0.682     1.312    bd_DAW_i/volume_controller_0/U0/i__carry_i_21__0_n_3
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.367     1.679 r  bd_DAW_i/volume_controller_0/U0/i__carry__0_i_5__0/O
                         net (fo=6, routed)           0.896     2.575    bd_DAW_i/volume_controller_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.124     2.699 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_16/O
                         net (fo=1, routed)           0.303     3.002    bd_DAW_i/volume_controller_0/U0/i__carry_i_16_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.126 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_2/O
                         net (fo=1, routed)           0.494     3.620    bd_DAW_i/volume_controller_0/U0/i__carry_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.024 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.024    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.181 f  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry__0/CO[1]
                         net (fo=23, routed)          0.873     5.054    bd_DAW_i/volume_controller_0/U0/amplified_data1
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.326     5.380 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_8/O
                         net (fo=11, routed)          0.644     6.024    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_8_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.326     6.350 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[9]_i_2/O
                         net (fo=1, routed)           0.620     6.970    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[9]_i_2_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     7.094 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.094    bd_DAW_i/volume_controller_0/U0/amplified_data[9]
    SLICE_X5Y53          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.507     7.993    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X5Y53          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[9]/C
                         clock pessimism             -0.505     7.488    
                         clock uncertainty           -0.077     7.410    
    SLICE_X5Y53          FDRE (Setup_fdre_C_D)        0.031     7.441    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 4.408ns (45.931%)  route 5.189ns (54.069%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.638    -2.381    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X3Y44          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/Q
                         net (fo=182, routed)         0.970    -0.955    bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30]_2[15]
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.124    -0.831 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.831    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    -0.257 f  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry/CO[2]
                         net (fo=20, routed)          1.001     0.744    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_n_1
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.339     1.083 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1/O
                         net (fo=35, routed)          0.843     1.926    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1_n_0
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.327     2.253 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.253    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.803 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.139 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2/O[0]
                         net (fo=3, routed)           1.013     4.152    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2_n_7
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.299     4.451 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_11/O
                         net (fo=2, routed)           0.331     4.783    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_11_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.124     4.907 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_3/O
                         net (fo=2, routed)           0.533     5.440    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_3_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.564    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_7_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.097 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.097    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.412 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3/O[3]
                         net (fo=1, routed)           0.497     6.909    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3_n_4
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.307     7.216 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=1, routed)           0.000     7.216    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[14]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.518     8.005    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X6Y47          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[14]/C
                         clock pessimism             -0.425     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.081     7.583    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 4.128ns (43.100%)  route 5.450ns (56.900%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.638    -2.381    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X3Y44          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/Q
                         net (fo=182, routed)         0.970    -0.955    bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30]_2[15]
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.124    -0.831 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.831    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    -0.257 f  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry/CO[2]
                         net (fo=20, routed)          1.001     0.744    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_n_1
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.339     1.083 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1/O
                         net (fo=35, routed)          0.843     1.926    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1_n_0
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.327     2.253 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.253    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.803 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.139 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2/O[0]
                         net (fo=3, routed)           1.013     4.152    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2_n_7
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.299     4.451 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_11/O
                         net (fo=2, routed)           0.331     4.783    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_11_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.124     4.907 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_3/O
                         net (fo=2, routed)           0.533     5.440    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_3_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.564    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_7_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.142 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2/O[2]
                         net (fo=1, routed)           0.758     6.900    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_n_5
    SLICE_X5Y49          LUT5 (Prop_lut5_I2_O)        0.297     7.197 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.197    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[9]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.518     8.005    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X5Y49          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[9]/C
                         clock pessimism             -0.425     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.075     7.577    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 3.560ns (37.839%)  route 5.848ns (62.161%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.636    -2.383    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y49          FDPE                                         r  bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.518    -1.865 r  bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/Q
                         net (fo=98, routed)          0.930    -0.935    bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]
    SLICE_X6Y49          LUT4 (Prop_lut4_I1_O)        0.124    -0.811 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_1__1/O
                         net (fo=1, routed)           0.475    -0.336    bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT3[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.259 r  bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.259    bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.376 r  bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.376    bd_DAW_i/volume_controller_0/U0/SHIFT_RIGHT2_inferred__0/i__carry__0_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.630 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_21__0/CO[0]
                         net (fo=11, routed)          0.682     1.312    bd_DAW_i/volume_controller_0/U0/i__carry_i_21__0_n_3
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.367     1.679 r  bd_DAW_i/volume_controller_0/U0/i__carry__0_i_5__0/O
                         net (fo=6, routed)           0.896     2.575    bd_DAW_i/volume_controller_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.124     2.699 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_16/O
                         net (fo=1, routed)           0.303     3.002    bd_DAW_i/volume_controller_0/U0/i__carry_i_16_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.126 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_2/O
                         net (fo=1, routed)           0.494     3.620    bd_DAW_i/volume_controller_0/U0/i__carry_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.024 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.024    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.181 f  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry__0/CO[1]
                         net (fo=23, routed)          0.873     5.054    bd_DAW_i/volume_controller_0/U0/amplified_data1
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.326     5.380 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_8/O
                         net (fo=11, routed)          0.607     5.987    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_8_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I4_O)        0.326     6.313 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_2/O
                         net (fo=1, routed)           0.588     6.902    bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_2_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.124     7.026 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata[14]_i_1/O
                         net (fo=1, routed)           0.000     7.026    bd_DAW_i/volume_controller_0/U0/amplified_data[14]
    SLICE_X1Y52          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.510     7.996    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X1Y52          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[14]/C
                         clock pessimism             -0.505     7.491    
                         clock uncertainty           -0.077     7.413    
    SLICE_X1Y52          FDRE (Setup_fdre_C_D)        0.031     7.444    bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 4.295ns (45.034%)  route 5.242ns (54.966%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.638    -2.381    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X3Y44          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30][15]/Q
                         net (fo=182, routed)         0.970    -0.955    bd_DAW_i/moving_average_filter_0/U0/filter_buffer_L_reg[30]_2[15]
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.124    -0.831 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.831    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    -0.257 f  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry/CO[2]
                         net (fo=20, routed)          1.001     0.744    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__50_carry_n_1
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.339     1.083 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1/O
                         net (fo=35, routed)          0.843     1.926    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry_i_1_n_0
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.327     2.253 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.253    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.803 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.139 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2/O[0]
                         net (fo=3, routed)           1.013     4.152    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__140_carry__2_n_7
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.299     4.451 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_11/O
                         net (fo=2, routed)           0.331     4.783    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_11_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.124     4.907 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_3/O
                         net (fo=2, routed)           0.533     5.440    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_3_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.564    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_i_7_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.097 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.097    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.316 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3/O[0]
                         net (fo=1, routed)           0.551     6.867    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata1__277_carry__3_n_7
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.290     7.157 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[11]_i_1/O
                         net (fo=1, routed)           0.000     7.157    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata[11]_i_1_n_0
    SLICE_X7Y48          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.518     8.005    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X7Y48          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[11]/C
                         clock pessimism             -0.425     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.075     7.577    bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  0.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.565    -0.564    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X9Y40          FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][4]/Q
                         net (fo=1, routed)           0.117    -0.307    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][4]
    SLICE_X10Y40         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.835    -0.334    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y40         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30/CLK
                         clock pessimism             -0.195    -0.528    
    SLICE_X10Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.345    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/tdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.255%)  route 0.207ns (61.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.594    -0.535    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X5Y49          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[9]/Q
                         net (fo=1, routed)           0.207    -0.201    bd_DAW_i/volume_controller_0/U0/s_axis_tdata[9]
    SLICE_X4Y50          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.863    -0.306    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y50          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[9]/C
                         clock pessimism              0.039    -0.266    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.017    -0.249    bd_DAW_i/volume_controller_0/U0/tdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/tdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.309%)  route 0.253ns (60.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.594    -0.535    bd_DAW_i/moving_average_filter_0/U0/aclk
    SLICE_X6Y47          FDRE                                         r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  bd_DAW_i/moving_average_filter_0/U0/m_axis_tdata_reg[14]/Q
                         net (fo=1, routed)           0.253    -0.118    bd_DAW_i/volume_controller_0/U0/s_axis_tdata[14]
    SLICE_X6Y51          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.863    -0.306    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y51          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/tdata_int_reg[14]/C
                         clock pessimism              0.039    -0.266    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.063    -0.203    bd_DAW_i/volume_controller_0/U0/tdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][12]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.564    -0.565    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X9Y38          FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][12]/Q
                         net (fo=1, routed)           0.114    -0.310    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][12]
    SLICE_X10Y39         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][12]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.834    -0.335    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y39         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][12]_srl30/CLK
                         clock pessimism             -0.195    -0.529    
    SLICE_X10Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.412    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][12]_srl30
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][6]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.565    -0.564    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X9Y40          FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][6]/Q
                         net (fo=1, routed)           0.117    -0.307    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][6]
    SLICE_X10Y41         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][6]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.835    -0.334    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y41         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][6]_srl30/CLK
                         clock pessimism             -0.195    -0.528    
    SLICE_X10Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.413    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][6]_srl30
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.531%)  route 0.142ns (46.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.564    -0.565    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y38         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][0]/Q
                         net (fo=1, routed)           0.142    -0.259    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][0]
    SLICE_X10Y39         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.834    -0.335    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y39         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
                         clock pessimism             -0.215    -0.549    
    SLICE_X10Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.366    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/mute_controller_0/U0/tdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.931%)  route 0.301ns (68.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.594    -0.535    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X1Y50          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[1]/Q
                         net (fo=1, routed)           0.301    -0.094    bd_DAW_i/mute_controller_0/U0/s_axis_tdata[1]
    SLICE_X2Y40          FDRE                                         r  bd_DAW_i/mute_controller_0/U0/tdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.865    -0.304    bd_DAW_i/mute_controller_0/U0/aclk
    SLICE_X2Y40          FDRE                                         r  bd_DAW_i/mute_controller_0/U0/tdata_int_reg[1]/C
                         clock pessimism              0.039    -0.264    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.060    -0.204    bd_DAW_i/mute_controller_0/U0/tdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/mute_controller_0/U0/tdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.036%)  route 0.313ns (68.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.594    -0.535    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X3Y50          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  bd_DAW_i/volume_controller_0/U0/m_axis_tdata_reg[8]/Q
                         net (fo=1, routed)           0.313    -0.081    bd_DAW_i/mute_controller_0/U0/s_axis_tdata[8]
    SLICE_X3Y40          FDRE                                         r  bd_DAW_i/mute_controller_0/U0/tdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.865    -0.304    bd_DAW_i/mute_controller_0/U0/aclk
    SLICE_X3Y40          FDRE                                         r  bd_DAW_i/mute_controller_0/U0/tdata_int_reg[8]/C
                         clock pessimism              0.039    -0.264    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.071    -0.193    bd_DAW_i/mute_controller_0/U0/tdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][3]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.565    -0.564    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X9Y40          FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][3]/Q
                         net (fo=1, routed)           0.117    -0.307    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][3]
    SLICE_X10Y40         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][3]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.835    -0.334    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y40         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][3]_srl30/CLK
                         clock pessimism             -0.195    -0.528    
    SLICE_X10Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.419    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][3]_srl30
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/rx_bytes_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/rx_bytes_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.564    -0.565    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X13Y38         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/rx_bytes_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bd_DAW_i/depacketizer_0/U0/rx_bytes_counter_reg[3]/Q
                         net (fo=3, routed)           0.064    -0.360    bd_DAW_i/depacketizer_0/U0/rx_bytes_counter_reg_n_0_[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  bd_DAW_i/depacketizer_0/U0/rx_bytes_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    bd_DAW_i/depacketizer_0/U0/rx_bytes_counter[4]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/rx_bytes_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.834    -0.335    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X12Y38         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/rx_bytes_counter_reg[4]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.121    -0.431    bd_DAW_i/depacketizer_0/U0/rx_bytes_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   bd_DAW_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y34     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y34     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y32     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y34     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y34     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y32     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y39    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][8]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y39    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y39    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][12]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][13]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y40    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][14]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y40    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][1]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y40    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][3]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y40    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y39    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][8]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y39    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][8]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][9]_srl30/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y34    bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y34    bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y39    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y39    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.798ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.661ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.299ns (34.022%)  route 2.519ns (65.978%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 13.542 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.617    -2.402    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X6Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518    -1.884 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/Q
                         net (fo=5, routed)           1.345    -0.539    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_reg_i_3_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.415 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_10/O
                         net (fo=1, routed)           0.000    -0.415    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_10_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.118 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_reg_i_3/CO[3]
                         net (fo=1, routed)           1.174     1.293    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/leaving_empty
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.417 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     1.417    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/ram_empty_i0
    SLICE_X4Y25          FDSE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.500    13.542    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X4Y25          FDSE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism             -0.412    13.130    
                         clock uncertainty           -0.083    13.047    
    SLICE_X4Y25          FDSE (Setup_fdse_C_D)        0.031    13.078    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                 11.661    

Slack (MET) :             11.837ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.900ns (24.357%)  route 2.795ns (75.643%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 13.478 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.551    -2.468    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.990 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=2, routed)           1.182    -0.808    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298    -0.510 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=6, routed)           1.613     1.103    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]
    SLICE_X8Y27          LUT5 (Prop_lut5_I2_O)        0.124     1.227 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.227    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[1]
    SLICE_X8Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.436    13.478    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X8Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.411    13.067    
                         clock uncertainty           -0.083    12.984    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.081    13.065    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                 11.837    

Slack (MET) :             11.850ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.900ns (24.453%)  route 2.780ns (75.547%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 13.478 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.551    -2.468    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.990 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=2, routed)           1.182    -0.808    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298    -0.510 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=6, routed)           1.599     1.089    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]
    SLICE_X8Y27          LUT4 (Prop_lut4_I2_O)        0.124     1.213 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.213    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[2]
    SLICE_X8Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.436    13.478    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X8Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.411    13.067    
                         clock uncertainty           -0.083    12.984    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.079    13.063    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         13.063    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 11.850    

Slack (MET) :             12.034ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.900ns (25.759%)  route 2.594ns (74.241%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 13.478 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.551    -2.468    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.990 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=2, routed)           1.182    -0.808    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298    -0.510 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=6, routed)           1.412     0.902    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.000     1.026    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[0]
    SLICE_X8Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.436    13.478    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X8Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.411    13.067    
                         clock uncertainty           -0.083    12.984    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.077    13.061    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                 12.034    

Slack (MET) :             12.137ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.518ns (18.564%)  route 2.272ns (81.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 13.532 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.562    -2.457    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y34          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -1.939 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           2.272     0.334    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[2]
    RAMB18_X0Y14         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.490    13.532    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y14         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.411    13.121    
                         clock uncertainty           -0.083    13.037    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.471    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 12.137    

Slack (MET) :             12.182ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.806%)  route 2.208ns (79.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 13.518 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.615    -2.404    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X7Y25          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/Q
                         net (fo=8, routed)           1.106    -0.842    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I1_O)        0.124    -0.718 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          1.102     0.384    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X0Y12         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.476    13.518    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y12         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.425    13.092    
                         clock uncertainty           -0.083    13.009    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.566    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 12.182    

Slack (MET) :             12.184ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.236ns (37.670%)  route 2.045ns (62.330%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 13.482 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.556    -2.463    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X9Y29          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456    -2.007 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/Q
                         net (fo=2, routed)           1.433    -0.574    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg_n_0_[0]
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    -0.450 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11/O
                         net (fo=1, routed)           0.000    -0.450    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.082 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3/CO[3]
                         net (fo=1, routed)           0.613     0.695    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/leaving_full
    SLICE_X11Y29         LUT5 (Prop_lut5_I4_O)        0.124     0.819 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     0.819    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/ram_full_i0
    SLICE_X11Y29         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.440    13.482    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X11Y29         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                         clock pessimism             -0.425    13.057    
                         clock uncertainty           -0.083    12.974    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.029    13.003    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 12.184    

Slack (MET) :             12.226ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.900ns (27.221%)  route 2.406ns (72.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 13.542 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.551    -2.468    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.990 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=2, routed)           1.182    -0.808    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298    -0.510 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=6, routed)           1.224     0.715    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.839 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.839    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[4]
    SLICE_X7Y25          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.500    13.542    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X7Y25          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
                         clock pessimism             -0.425    13.117    
                         clock uncertainty           -0.083    13.034    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)        0.031    13.065    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                 12.226    

Slack (MET) :             12.227ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.900ns (27.230%)  route 2.405ns (72.770%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 13.542 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.551    -2.468    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.990 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=2, routed)           1.182    -0.808    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298    -0.510 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=6, routed)           1.223     0.714    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]
    SLICE_X7Y25          LUT3 (Prop_lut3_I1_O)        0.124     0.838 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.838    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[3]
    SLICE_X7Y25          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.500    13.542    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X7Y25          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.425    13.117    
                         clock uncertainty           -0.083    13.034    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)        0.031    13.065    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 12.227    

Slack (MET) :             12.330ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.580ns (22.111%)  route 2.043ns (77.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 13.532 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.557    -2.462    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X11Y30         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456    -2.006 f  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=5, routed)           0.830    -1.175    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X11Y31         LUT4 (Prop_lut4_I3_O)        0.124    -1.051 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.213     0.162    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X0Y14         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.490    13.532    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y14         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.425    13.107    
                         clock uncertainty           -0.083    13.023    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.491    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                 12.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.778%)  route 0.172ns (51.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.562    -0.567    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y35          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=4, routed)           0.172    -0.231    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.876    -0.292    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y14         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.324    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.558    -0.571    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.364    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X14Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.319 r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.319    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X14Y30         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.826    -0.343    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X14Y30         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.216    -0.558    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.121    -0.437    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.586    -0.543    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.346    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X7Y31          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.855    -0.314    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.078    -0.465    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.586    -0.543    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.346    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X7Y31          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.855    -0.314    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.076    -0.467    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.581    -0.548    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.351    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X5Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.849    -0.320    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.229    -0.548    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.076    -0.472    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.586    -0.543    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.346    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X7Y31          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.855    -0.314    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.075    -0.468    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y32          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.372    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X9Y32          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.828    -0.341    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y32          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.075    -0.494    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.556    -0.573    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.376    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X9Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.823    -0.346    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.228    -0.573    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.075    -0.498    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.585    -0.544    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y30          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.347    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X5Y30          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.854    -0.315    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y30          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.075    -0.469    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.558    -0.571    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X13Y30         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.374    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X13Y30         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.826    -0.343    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X13Y30         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.229    -0.571    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.075    -0.496    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 7.778 }
Period(ns):         15.556
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.556      12.980     RAMB18_X0Y12    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.556      12.980     RAMB18_X0Y14    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.556      13.400     BUFGCTRL_X0Y1   bd_DAW_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         15.556      14.307     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X7Y31     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X10Y32    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X7Y31     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X6Y30     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X6Y30     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.556      14.556     SLICE_X7Y31     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       15.556      144.444    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.778       6.798      SLICE_X14Y31    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.778       6.798      SLICE_X14Y31    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y32    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X8Y32     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X9Y32     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X9Y32     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y32    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X8Y32     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X9Y32     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X9Y32     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.778       6.798      SLICE_X14Y31    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.778       6.798      SLICE_X14Y31    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X7Y31     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X10Y32    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X7Y31     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X6Y30     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X6Y30     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X7Y31     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X7Y31     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.778       7.278      SLICE_X6Y31     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_DAW_clk_wiz_0_0
  To Clock:  clkfbout_bd_DAW_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   bd_DAW_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.119ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.119ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.170ns  (logic 0.419ns (35.815%)  route 0.751ns (64.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.751     1.170    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)       -0.267    15.289    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                 14.119    

Slack (MET) :             14.154ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.133ns  (logic 0.478ns (42.197%)  route 0.655ns (57.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.655     1.133    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y33          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)       -0.269    15.287    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                 14.154    

Slack (MET) :             14.197ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.359%)  route 0.798ns (63.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.798     1.254    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X7Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)       -0.105    15.451    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.451    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 14.197    

Slack (MET) :             14.262ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.853%)  route 0.607ns (59.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.607     1.026    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X5Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)       -0.268    15.288    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                 14.262    

Slack (MET) :             14.278ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.481%)  route 0.591ns (58.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.591     1.010    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)       -0.268    15.288    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 14.278    

Slack (MET) :             14.278ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.043%)  route 0.775ns (62.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.775     1.231    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X6Y29          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)       -0.047    15.509    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 14.278    

Slack (MET) :             14.291ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.001ns  (logic 0.478ns (47.773%)  route 0.523ns (52.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.523     1.001    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X5Y33          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)       -0.264    15.292    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 14.291    

Slack (MET) :             14.292ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        0.998ns  (logic 0.419ns (41.992%)  route 0.579ns (58.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.579     0.998    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X3Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)       -0.266    15.290    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 14.292    

Slack (MET) :             14.314ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        1.147ns  (logic 0.518ns (45.149%)  route 0.629ns (54.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.629     1.147    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X5Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)       -0.095    15.461    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         15.461    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                 14.314    

Slack (MET) :             14.319ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.556ns  (MaxDelay Path 15.556ns)
  Data Path Delay:        0.967ns  (logic 0.419ns (43.347%)  route 0.548ns (56.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.548     0.967    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y35          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.556    15.556    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.270    15.286    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                 14.319    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.401ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.382ns  (logic 0.478ns (34.599%)  route 0.904ns (65.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.904     1.382    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X8Y25          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)       -0.217     9.783    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.181ns  (logic 0.419ns (35.467%)  route 0.762ns (64.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.762     1.181    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X7Y31          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)       -0.267     9.733    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.578ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.204ns  (logic 0.419ns (34.809%)  route 0.785ns (65.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.785     1.204    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y30          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)       -0.218     9.782    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  8.578    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.061ns  (logic 0.478ns (45.033%)  route 0.583ns (54.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.583     1.061    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X5Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)       -0.270     9.730    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.649%)  route 0.617ns (56.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.617     1.095    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X8Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.214     9.786    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.945ns  (logic 0.478ns (50.593%)  route 0.467ns (49.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.467     0.945    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y27          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)       -0.270     9.730    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.102ns  (logic 0.518ns (46.998%)  route 0.584ns (53.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.584     1.102    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X5Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)       -0.093     9.907    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.507%)  route 0.544ns (56.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.544     0.963    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X8Y32          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.219     9.781    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.081%)  route 0.606ns (53.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.606     1.124    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X8Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.045     9.955    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  8.831    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.114ns  (logic 0.518ns (46.502%)  route 0.596ns (53.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.596     1.114    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X8Y26          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.045     9.955    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  8.841    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_0/U0/debounced_int_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.642ns (15.630%)  route 3.466ns (84.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.564    -2.455    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          2.904     0.968    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.092 f  bd_DAW_i/debouncer_0/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.561     1.653    bd_DAW_i/debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X13Y57         FDCE                                         f  bd_DAW_i/debouncer_0/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.439     7.925    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X13Y57         FDCE                                         r  bd_DAW_i/debouncer_0/U0/debounced_int_reg_C/C
                         clock pessimism             -0.505     7.420    
                         clock uncertainty           -0.077     7.342    
    SLICE_X13Y57         FDCE (Recov_fdce_C_CLR)     -0.405     6.937    bd_DAW_i/debouncer_0/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/current_volume_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.672ns (17.627%)  route 3.140ns (82.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.564    -2.455    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.914    -0.022    bd_DAW_i/volume_controller_0/U0/aresetn
    SLICE_X5Y39          LUT1 (Prop_lut1_I0_O)        0.154     0.132 f  bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3/O
                         net (fo=8, routed)           1.226     1.358    bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3_n_0
    SLICE_X7Y49          FDCE                                         f  bd_DAW_i/volume_controller_0/U0/current_volume_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.518     8.005    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X7Y49          FDCE                                         r  bd_DAW_i/volume_controller_0/U0/current_volume_reg[3]/C
                         clock pessimism             -0.425     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.608     6.894    bd_DAW_i/volume_controller_0/U0/current_volume_reg[3]
  -------------------------------------------------------------------
                         required time                          6.894    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.672ns (17.627%)  route 3.140ns (82.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.564    -2.455    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.914    -0.022    bd_DAW_i/volume_controller_0/U0/aresetn
    SLICE_X5Y39          LUT1 (Prop_lut1_I0_O)        0.154     0.132 f  bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3/O
                         net (fo=8, routed)           1.226     1.358    bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3_n_0
    SLICE_X6Y49          FDPE                                         f  bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.518     8.005    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y49          FDPE                                         r  bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]/C
                         clock pessimism             -0.425     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X6Y49          FDPE (Recov_fdpe_C_PRE)     -0.564     6.938    bd_DAW_i/volume_controller_0/U0/current_volume_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/current_volume_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.672ns (17.627%)  route 3.140ns (82.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.564    -2.455    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.914    -0.022    bd_DAW_i/volume_controller_0/U0/aresetn
    SLICE_X5Y39          LUT1 (Prop_lut1_I0_O)        0.154     0.132 f  bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3/O
                         net (fo=8, routed)           1.226     1.358    bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3_n_0
    SLICE_X6Y49          FDPE                                         f  bd_DAW_i/volume_controller_0/U0/current_volume_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.518     8.005    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X6Y49          FDPE                                         r  bd_DAW_i/volume_controller_0/U0/current_volume_reg[2]/C
                         clock pessimism             -0.425     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X6Y49          FDPE (Recov_fdpe_C_PRE)     -0.564     6.938    bd_DAW_i/volume_controller_0/U0/current_volume_reg[2]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/current_volume_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.672ns (17.627%)  route 3.140ns (82.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.564    -2.455    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.914    -0.022    bd_DAW_i/volume_controller_0/U0/aresetn
    SLICE_X5Y39          LUT1 (Prop_lut1_I0_O)        0.154     0.132 f  bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3/O
                         net (fo=8, routed)           1.226     1.358    bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3_n_0
    SLICE_X7Y49          FDPE                                         f  bd_DAW_i/volume_controller_0/U0/current_volume_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.518     8.005    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X7Y49          FDPE                                         r  bd_DAW_i/volume_controller_0/U0/current_volume_reg[0]/C
                         clock pessimism             -0.425     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X7Y49          FDPE (Recov_fdpe_C_PRE)     -0.562     6.940    bd_DAW_i/volume_controller_0/U0/current_volume_reg[0]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_0/U0/debounced_int_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.642ns (16.767%)  route 3.187ns (83.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.564    -2.455    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          2.599     0.663    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.124     0.787 f  bd_DAW_i/debouncer_0/U0/debounced_int_reg_LDC_i_1/O
                         net (fo=2, routed)           0.588     1.374    bd_DAW_i/debouncer_0/U0/debounced_int_reg_LDC_i_1_n_0
    SLICE_X14Y57         FDPE                                         f  bd_DAW_i/debouncer_0/U0/debounced_int_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.439     7.925    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X14Y57         FDPE                                         r  bd_DAW_i/debouncer_0/U0/debounced_int_reg_P/C
                         clock pessimism             -0.505     7.420    
                         clock uncertainty           -0.077     7.342    
    SLICE_X14Y57         FDPE (Recov_fdpe_C_PRE)     -0.361     6.981    bd_DAW_i/debouncer_0/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/edge_detector_0/U0/edge_detected_reg/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.518ns (15.608%)  route 2.801ns (84.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.564    -2.455    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          2.801     0.864    bd_DAW_i/edge_detector_0/U0/reset
    SLICE_X9Y55          FDCE                                         f  bd_DAW_i/edge_detector_0/U0/edge_detected_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.440     7.926    bd_DAW_i/edge_detector_0/U0/clk
    SLICE_X9Y55          FDCE                                         r  bd_DAW_i/edge_detector_0/U0/edge_detected_reg/C
                         clock pessimism             -0.505     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X9Y55          FDCE (Recov_fdce_C_CLR)     -0.405     6.938    bd_DAW_i/edge_detector_0/U0/edge_detected_reg
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/edge_detector_0/U0/input_signal_previous_reg/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.518ns (15.608%)  route 2.801ns (84.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.564    -2.455    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          2.801     0.864    bd_DAW_i/edge_detector_0/U0/reset
    SLICE_X9Y55          FDCE                                         f  bd_DAW_i/edge_detector_0/U0/input_signal_previous_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.440     7.926    bd_DAW_i/edge_detector_0/U0/clk
    SLICE_X9Y55          FDCE                                         r  bd_DAW_i/edge_detector_0/U0/input_signal_previous_reg/C
                         clock pessimism             -0.505     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X9Y55          FDCE (Recov_fdce_C_CLR)     -0.405     6.938    bd_DAW_i/edge_detector_0/U0/input_signal_previous_reg
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.672ns (21.169%)  route 2.503ns (78.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.564    -2.455    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.914    -0.022    bd_DAW_i/volume_controller_0/U0/aresetn
    SLICE_X5Y39          LUT1 (Prop_lut1_I0_O)        0.154     0.132 f  bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3/O
                         net (fo=8, routed)           0.588     0.720    bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3_n_0
    SLICE_X5Y39          FDCE                                         f  bd_DAW_i/volume_controller_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.515     8.002    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X5Y39          FDCE                                         r  bd_DAW_i/volume_controller_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.425     7.576    
                         clock uncertainty           -0.077     7.499    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.608     6.891    bd_DAW_i/volume_controller_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@10.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.672ns (21.169%)  route 2.503ns (78.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.564    -2.455    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.914    -0.022    bd_DAW_i/volume_controller_0/U0/aresetn
    SLICE_X5Y39          LUT1 (Prop_lut1_I0_O)        0.154     0.132 f  bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3/O
                         net (fo=8, routed)           0.588     0.720    bd_DAW_i/volume_controller_0/U0/FSM_onehot_state[1]_i_3_n_0
    SLICE_X5Y39          FDCE                                         f  bd_DAW_i/volume_controller_0/U0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.515     8.002    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X5Y39          FDCE                                         r  bd_DAW_i/volume_controller_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.425     7.576    
                         clock uncertainty           -0.077     7.499    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.608     6.891    bd_DAW_i/volume_controller_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  6.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.164ns (19.336%)  route 0.684ns (80.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.562    -0.567    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.684     0.281    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X15Y51         FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.834    -0.334    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X15Y51         FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[17]/C
                         clock pessimism              0.039    -0.294    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.386    bd_DAW_i/debouncer_1/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.164ns (19.336%)  route 0.684ns (80.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.562    -0.567    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.684     0.281    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X15Y51         FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.834    -0.334    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X15Y51         FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[18]/C
                         clock pessimism              0.039    -0.294    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.386    bd_DAW_i/debouncer_1/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.164ns (19.336%)  route 0.684ns (80.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.562    -0.567    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.684     0.281    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X15Y51         FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.834    -0.334    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X15Y51         FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[19]/C
                         clock pessimism              0.039    -0.294    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.386    bd_DAW_i/debouncer_1/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.511%)  route 0.415ns (66.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.562    -0.567    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.296    -0.108    bd_DAW_i/depacketizer_0/U0/aresetn
    SLICE_X11Y37         LUT1 (Prop_lut1_I0_O)        0.045    -0.063 f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.119     0.056    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X11Y37         FDCE                                         f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.832    -0.337    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X11Y37         FDCE                                         r  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X11Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.511%)  route 0.415ns (66.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.562    -0.567    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.296    -0.108    bd_DAW_i/depacketizer_0/U0/aresetn
    SLICE_X11Y37         LUT1 (Prop_lut1_I0_O)        0.045    -0.063 f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.119     0.056    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X11Y37         FDCE                                         f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.832    -0.337    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X11Y37         FDCE                                         r  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X11Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.511%)  route 0.415ns (66.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.562    -0.567    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.296    -0.108    bd_DAW_i/depacketizer_0/U0/aresetn
    SLICE_X11Y37         LUT1 (Prop_lut1_I0_O)        0.045    -0.063 f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.119     0.056    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X11Y37         FDCE                                         f  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.832    -0.337    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X11Y37         FDCE                                         r  bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X11Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    bd_DAW_i/depacketizer_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.839%)  route 0.496ns (75.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.562    -0.567    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.496     0.093    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X14Y47         FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.837    -0.332    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X14Y47         FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[0]/C
                         clock pessimism             -0.215    -0.546    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.613    bd_DAW_i/debouncer_1/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.839%)  route 0.496ns (75.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.562    -0.567    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.496     0.093    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X15Y47         FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.837    -0.332    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X15Y47         FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[1]/C
                         clock pessimism             -0.215    -0.546    
    SLICE_X15Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.638    bd_DAW_i/debouncer_1/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.839%)  route 0.496ns (75.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.562    -0.567    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.496     0.093    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X15Y47         FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.837    -0.332    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X15Y47         FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[2]/C
                         clock pessimism             -0.215    -0.546    
    SLICE_X15Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.638    bd_DAW_i/debouncer_1/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.839%)  route 0.496ns (75.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.562    -0.567    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.496     0.093    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X15Y47         FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.837    -0.332    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X15Y47         FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[3]/C
                         clock pessimism             -0.215    -0.546    
    SLICE_X15Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.638    bd_DAW_i/debouncer_1/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.731    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.681ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.419ns (18.705%)  route 1.821ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 13.551 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.560    -2.459    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.821    -0.219    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y31          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.509    13.551    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y31          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism             -0.425    13.126    
                         clock uncertainty           -0.083    13.043    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.580    12.463    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                 12.681    

Slack (MET) :             12.681ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.419ns (18.705%)  route 1.821ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 13.551 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.560    -2.459    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.821    -0.219    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y31          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.509    13.551    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y31          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism             -0.425    13.126    
                         clock uncertainty           -0.083    13.043    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.580    12.463    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                 12.681    

Slack (MET) :             12.681ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.419ns (18.705%)  route 1.821ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 13.551 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.560    -2.459    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.821    -0.219    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y31          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.509    13.551    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y31          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism             -0.425    13.126    
                         clock uncertainty           -0.083    13.043    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.580    12.463    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                 12.681    

Slack (MET) :             12.681ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.419ns (18.705%)  route 1.821ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 13.551 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.560    -2.459    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.821    -0.219    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y31          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.509    13.551    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y31          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism             -0.425    13.126    
                         clock uncertainty           -0.083    13.043    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.580    12.463    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                 12.681    

Slack (MET) :             12.681ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.419ns (18.705%)  route 1.821ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 13.551 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.560    -2.459    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.821    -0.219    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y31          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.509    13.551    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y31          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                         clock pessimism             -0.425    13.126    
                         clock uncertainty           -0.083    13.043    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.580    12.463    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                 12.681    

Slack (MET) :             12.681ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.419ns (18.705%)  route 1.821ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 13.551 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.560    -2.459    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.821    -0.219    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y31          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.509    13.551    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y31          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/C
                         clock pessimism             -0.425    13.126    
                         clock uncertainty           -0.083    13.043    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.580    12.463    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                 12.681    

Slack (MET) :             12.681ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.419ns (18.705%)  route 1.821ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 13.551 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.560    -2.459    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.821    -0.219    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y31          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.509    13.551    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y31          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/C
                         clock pessimism             -0.425    13.126    
                         clock uncertainty           -0.083    13.043    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.580    12.463    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                 12.681    

Slack (MET) :             12.681ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.419ns (18.705%)  route 1.821ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 13.551 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.560    -2.459    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.821    -0.219    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y31          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.509    13.551    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y31          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/C
                         clock pessimism             -0.425    13.126    
                         clock uncertainty           -0.083    13.043    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.580    12.463    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                 12.681    

Slack (MET) :             12.725ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.419ns (18.705%)  route 1.821ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 13.551 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.560    -2.459    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.821    -0.219    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y31          FDPE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.509    13.551    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y31          FDPE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism             -0.425    13.126    
                         clock uncertainty           -0.083    13.043    
    SLICE_X2Y31          FDPE (Recov_fdpe_C_PRE)     -0.536    12.507    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                 12.725    

Slack (MET) :             12.725ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.556ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@15.556ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.419ns (18.705%)  route 1.821ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 13.551 - 15.556 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.560    -2.459    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.821    -0.219    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y31          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.556    15.556 r  
    W5                                                0.000    15.556 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.556    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.944 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.124    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    10.375 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    11.951    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.042 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         1.509    13.551    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y31          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism             -0.425    13.126    
                         clock uncertainty           -0.083    13.043    
    SLICE_X2Y31          FDCE (Recov_fdce_C_CLR)     -0.536    12.507    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                 12.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.182%)  route 0.343ns (72.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.441 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.343    -0.098    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y36          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.831    -0.338    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y36          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.146    -0.678    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.182%)  route 0.343ns (72.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.441 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.343    -0.098    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y36          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.831    -0.338    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y36          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.146    -0.678    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.182%)  route 0.343ns (72.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.441 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.343    -0.098    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y36          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.831    -0.338    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y36          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.146    -0.678    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.182%)  route 0.343ns (72.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.441 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.343    -0.098    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y36          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.831    -0.338    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y36          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.146    -0.678    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.182%)  route 0.343ns (72.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.441 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.343    -0.098    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y36          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.831    -0.338    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y36          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.146    -0.678    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.182%)  route 0.343ns (72.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.441 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.343    -0.098    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y36          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.831    -0.338    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y36          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.146    -0.678    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.182%)  route 0.343ns (72.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.441 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.343    -0.098    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y36          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.831    -0.338    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y36          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.146    -0.678    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.182%)  route 0.343ns (72.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.441 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.343    -0.098    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y36          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.831    -0.338    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y36          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.146    -0.678    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.128ns (24.313%)  route 0.398ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.441 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.398    -0.043    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y34         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.830    -0.339    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y34         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.121    -0.654    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.778ns period=15.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.128ns (13.646%)  route 0.810ns (86.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.560    -0.569    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X13Y32         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.441 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.810     0.369    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y31          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=275, routed)         0.857    -0.312    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y31          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism             -0.195    -0.506    
    SLICE_X2Y31          FDCE (Remov_fdce_C_CLR)     -0.121    -0.627    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.996    





