;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	MOV -11, <-20
	ADD 910, <30
	ADD 910, <30
	SUB <0, @2
	SUB -10, <410
	SUB -10, <410
	ADD 210, 30
	ADD 210, 30
	DJN -1, @-20
	SUB 1, <-1
	SUB 12, 10
	CMP <0, @2
	SUB #2, @0
	ADD <-30, 9
	SLT @121, 103
	SUB 12, @10
	JMN @2, #0
	JMP 0, #2
	CMP #2, @0
	SUB @121, 103
	SUB @131, @106
	SPL 0, <332
	SUB #2, @0
	JMN @12, #200
	JMN @12, #200
	SUB 12, 10
	DJN -1, @-20
	JMN 12, 10
	SUB @121, 103
	SUB #2, @0
	SUB #2, @0
	DJN -1, @-20
	SUB #2, @0
	SUB #2, @0
	SUB #102, 101
	SLT -802, -10
	SPL 10, 332
	DJN @0, 7
	CMP #20, @100
	MOV -1, <-20
	SUB 12, 10
	SLT 210, 30
	SPL 0, <332
	CMP -207, <-120
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
