Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-12-12 03:08:04	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	3498	233	7	false	0	0		0	
2019-12-12 03:08:08	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	3570	274	7	false	0	0		0	
2019-12-12 03:08:10	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	398	9	2	false	0	0		0	
2019-12-12 03:08:14	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	398	9	2	false	0	0		0	
2019-12-12 03:08:17	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	398	9	2	false	0	0		0	
2019-12-12 03:08:20	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	398	9	2	false	0	0		0	
2019-12-12 03:08:23	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2436	55	2	false	0	0		0	
2019-12-12 03:08:26	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2384	52	2	false	0	0		0	
2019-12-12 03:08:29	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	3886	160	1	false	0	0		0	
2019-12-12 03:08:33	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2356	202	2	false	0	0		0	
2019-12-12 03:08:36	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2244	93	2	false	0	0		0	
2019-12-12 03:08:39	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	804	9	2	false	0	0		0	
2019-12-12 03:08:42	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	702	12	2	false	0	0		0	
2019-12-12 03:08:45	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	598	9	4	false	0	0		0	
2019-12-12 03:08:48	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	750	12	2	false	0	0		0	
2019-12-12 03:08:51	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2024	232	1	false	0	0		0	
2019-12-12 03:08:54	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2214	95	1	false	0	0		0	
2019-12-12 03:08:57	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	398	9	2	false	0	0		0	
2019-12-12 03:09:00	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	398	9	2	false	0	0		0	
2019-12-12 03:09:03	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	398	9	2	false	0	0		0	
2019-12-12 03:09:06	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	6502	141	2	false	0	0		0	
2019-12-12 03:09:09	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	1170	10	1	false	0	0		0	
2019-12-12 03:09:13	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	4240	236	6	false	0	0		0	
2019-12-12 03:09:16	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2322	162	6	false	0	0		0	
2019-12-12 03:09:20	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2226	156	6	false	0	0		0	
2019-12-12 03:09:23	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	3610	234	7	false	0	0		0	
2019-12-12 03:09:27	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	3554	234	6	false	0	0		0	
2019-12-12 03:09:30	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2134	163	6	false	0	0		0	
2019-12-12 03:09:33	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2436	55	2	false	0	0		0	
2019-12-12 03:09:36	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.6	2384	52	2	false	0	0		0	
2019-12-12 03:09:43	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	3474	233	5	false	0	0		0	
2019-12-12 03:09:47	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	3546	274	5	false	0	0		0	
2019-12-12 03:09:51	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	398	9	2	false	0	0		0	
2019-12-12 03:09:54	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	398	9	2	false	0	0		0	
2019-12-12 03:09:58	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	398	9	2	false	0	0		0	
2019-12-12 03:10:01	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	398	9	2	false	0	0		0	
2019-12-12 03:10:05	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2428	55	2	false	0	0		0	
2019-12-12 03:10:09	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2376	52	2	false	0	0		0	
2019-12-12 03:10:12	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	3886	160	1	false	0	0		0	
2019-12-12 03:10:16	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2352	202	2	false	0	0		0	
2019-12-12 03:10:19	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2238	93	2	false	0	0		0	
2019-12-12 03:10:23	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	804	9	2	false	0	0		0	
2019-12-12 03:10:27	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	702	12	2	false	0	0		0	
2019-12-12 03:10:30	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	598	9	4	false	0	0		0	
2019-12-12 03:10:34	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	750	12	2	false	0	0		0	
2019-12-12 03:10:37	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2022	232	1	false	0	0		0	
2019-12-12 03:10:41	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2208	95	1	false	0	0		0	
2019-12-12 03:10:44	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	398	9	2	false	0	0		0	
2019-12-12 03:10:48	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	398	9	2	false	0	0		0	
2019-12-12 03:10:51	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	398	9	2	false	0	0		0	
2019-12-12 03:10:55	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	6474	141	2	false	0	0		0	
2019-12-12 03:10:59	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	1170	10	1	false	0	0		0	
2019-12-12 03:11:03	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	4202	236	6	false	0	0		0	
2019-12-12 03:11:07	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2314	162	6	false	0	0		0	
2019-12-12 03:11:10	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2218	156	6	false	0	0		0	
2019-12-12 03:11:14	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	3584	234	7	false	0	0		0	
2019-12-12 03:11:18	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	3526	234	6	false	0	0		0	
2019-12-12 03:11:22	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2128	163	6	false	0	0		0	
2019-12-12 03:11:26	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2428	55	2	false	0	0		0	
2019-12-12 03:11:30	257	257.117	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939223	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.10	2376	52	2	false	0	0		0	
