$date
	Sun Oct 29 23:16:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder38_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module decoder38_1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var reg 8 % out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
0$
0#
0"
b1 !
$end
#100
b10 !
b10 %
1$
#200
b100 !
b100 %
0$
1#
#300
b1000 !
b1000 %
1$
#400
b10000 !
b10000 %
0$
0#
1"
#500
b100000 !
b100000 %
1$
#600
b1000000 !
b1000000 %
0$
1#
#700
b10000000 !
b10000000 %
1$
#800
