#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 24 11:28:17 2022
# Process ID: 23764
# Current directory: D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.runs/synth_1
# Command line: vivado.exe -log axi_full_master_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_full_master_v1_0.tcl
# Log file: D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.runs/synth_1/axi_full_master_v1_0.vds
# Journal file: D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source axi_full_master_v1_0.tcl -notrace
Command: synth_design -top axi_full_master_v1_0 -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23600 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_full_master_v1_0_M00_AXI with formal parameter declaration list [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:192]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.652 ; gain = 111.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_full_master_v1_0' [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0.v:4]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_full_master_v1_0_M00_AXI' [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 6 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
INFO: [Synth 8-226] default block is never used [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:753]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_full_master_v1_0_M00_AXI' (1#1) [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_full_master_v1_0' (2#1) [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/sources_1/new/axi_full_master_v1_0.v:4]
WARNING: [Synth 8-3331] design axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BUSER[-1]
WARNING: [Synth 8-3331] design axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RUSER[-1]
WARNING: [Synth 8-3331] design axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 478.027 ; gain = 145.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 478.027 ; gain = 145.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 478.027 ; gain = 145.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/constrs_1/new/clock.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/constrs_1/new/clock.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/constrs_1/new/clock.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 's00_axi_aclk'. [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/constrs_1/new/clock.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s00_axi_aclk]'. [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/constrs_1/new/clock.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.527 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 851.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 851.527 ; gain = 519.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 851.527 ; gain = 519.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 851.527 ; gain = 519.199
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axi_full_master_v1_0_M00_AXI'
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
            INIT_COMPARE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'axi_full_master_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 851.527 ; gain = 519.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_full_master_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awid[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awlen[7] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awlen[6] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awlen[5] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awlen[4] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awlen[3] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awlen[2] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awlen[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awlen[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awsize[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awsize[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awsize[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awburst[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awburst[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awlock driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awcache[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awcache[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awcache[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awcache[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awqos[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awqos[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awqos[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awqos[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awuser[-1] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_awuser[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_wstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_wstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_wstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_wstrb[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_wuser[-1] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_wuser[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arid[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arlen[7] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arlen[6] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arlen[5] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arlen[4] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arlen[3] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arlen[2] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arlen[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arlen[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arsize[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arsize[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arsize[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arburst[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arburst[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arlock driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arcache[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arcache[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arcache[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arcache[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arqos[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arqos[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arqos[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_arqos[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_aruser[-1] driven by constant 0
WARNING: [Synth 8-3917] design axi_full_master_v1_0 has port m00_axi_aruser[0] driven by constant 1
WARNING: [Synth 8-3331] design axi_full_master_v1_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design axi_full_master_v1_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design axi_full_master_v1_0 has unconnected port m00_axi_buser[-1]
WARNING: [Synth 8-3331] design axi_full_master_v1_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design axi_full_master_v1_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design axi_full_master_v1_0 has unconnected port m00_axi_rresp[0]
WARNING: [Synth 8-3331] design axi_full_master_v1_0 has unconnected port m00_axi_ruser[-1]
WARNING: [Synth 8-3331] design axi_full_master_v1_0 has unconnected port m00_axi_ruser[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 851.527 ; gain = 519.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 851.527 ; gain = 519.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 866.340 ; gain = 534.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 867.621 ; gain = 535.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 867.621 ; gain = 535.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 867.621 ; gain = 535.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 867.621 ; gain = 535.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 867.621 ; gain = 535.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 867.621 ; gain = 535.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 867.621 ; gain = 535.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |    11|
|4     |LUT2   |    11|
|5     |LUT3   |    11|
|6     |LUT4   |    12|
|7     |LUT5   |     7|
|8     |LUT6   |    22|
|9     |FDRE   |   158|
|10    |FDSE   |     2|
|11    |IBUF   |    43|
|12    |OBUF   |   166|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   479|
|2     |  axi_full_master_v1_0_M00_AXI_inst |axi_full_master_v1_0_M00_AXI |   269|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 867.621 ; gain = 535.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 867.621 ; gain = 161.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 867.621 ; gain = 535.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 105 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 870.527 ; gain = 551.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/interface_none/interface_none.runs/synth_1/axi_full_master_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_full_master_v1_0_utilization_synth.rpt -pb axi_full_master_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 11:28:38 2022...
