Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (win64) Build 2615518 Fri Aug  9 15:55:25 MDT 2019
| Date         : Tue Dec  1 18:13:15 2020
| Host         : LAPTOP-KSVOJTV9 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 23
+--------+----------+--------------------+------------+
| Rule   | Severity | Description        | Violations |
+--------+----------+--------------------+------------+
| DPIP-1 | Warning  | Input pipelining   | 22         |
| ZPS7-1 | Warning  | PS7 block required | 1          |
+--------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[17].acc_reg[17] input design_1_i/fir_sync_0/inst/tap[17].acc_reg[17]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[17].acc_reg[17] input design_1_i/fir_sync_0/inst/tap[17].acc_reg[17]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[18].acc_reg[18] input design_1_i/fir_sync_0/inst/tap[18].acc_reg[18]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[18].acc_reg[18] input design_1_i/fir_sync_0/inst/tap[18].acc_reg[18]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[19].acc_reg[19] input design_1_i/fir_sync_0/inst/tap[19].acc_reg[19]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[19].acc_reg[19] input design_1_i/fir_sync_0/inst/tap[19].acc_reg[19]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[20].acc_reg[20] input design_1_i/fir_sync_0/inst/tap[20].acc_reg[20]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[20].acc_reg[20] input design_1_i/fir_sync_0/inst/tap[20].acc_reg[20]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[21].acc_reg[21] input design_1_i/fir_sync_0/inst/tap[21].acc_reg[21]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[21].acc_reg[21] input design_1_i/fir_sync_0/inst/tap[21].acc_reg[21]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[22].acc_reg[22] input design_1_i/fir_sync_0/inst/tap[22].acc_reg[22]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[22].acc_reg[22] input design_1_i/fir_sync_0/inst/tap[22].acc_reg[22]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[23].acc_reg[23] input design_1_i/fir_sync_0/inst/tap[23].acc_reg[23]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[23].acc_reg[23] input design_1_i/fir_sync_0/inst/tap[23].acc_reg[23]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[25].acc_reg[25] input design_1_i/fir_sync_0/inst/tap[25].acc_reg[25]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[25].acc_reg[25] input design_1_i/fir_sync_0/inst/tap[25].acc_reg[25]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[26].acc_reg[26] input design_1_i/fir_sync_0/inst/tap[26].acc_reg[26]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[26].acc_reg[26] input design_1_i/fir_sync_0/inst/tap[26].acc_reg[26]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[27].acc_reg[27] input design_1_i/fir_sync_0/inst/tap[27].acc_reg[27]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[27].acc_reg[27] input design_1_i/fir_sync_0/inst/tap[27].acc_reg[27]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[29].acc_reg[29] input design_1_i/fir_sync_0/inst/tap[29].acc_reg[29]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/fir_sync_0/inst/tap[29].acc_reg[29] input design_1_i/fir_sync_0/inst/tap[29].acc_reg[29]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


