<html><body><samp><pre>
<!@TC:1393389168>
#Build: Synplify Pro C-2009.06, Build 063R, May 19 2009
#install: C:\Program Files (x86)\Synplicity\fpga_C200906
#OS:  6.1
#Hostname: SELF

#Implementation: liaison

#Wed Feb 26 05:32:48 2014

<a name=compilerReport1>$ Start of Compile</a>
#Wed Feb 26 05:32:48 2014

Synopsys VHDL Compiler, version comp400rc, Build 020R, built May 20 2009
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files (x86)\Synplicity\fpga_C200906\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1393389168> | Setting time resolution to ns
Top entity isn't set yet!
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\liaison.vhd:4:7:4:14:@N:CD630:@XP_MSG">liaison.vhd(4)</a><!@TM:1393389168> | Synthesizing liaison.liaison.liaison 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\liaison.vhd:75:1:75:8:@W:CG296:@XP_MSG">liaison.vhd(75)</a><!@TM:1393389168> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\liaison.vhd:101:18:101:25:@W:CG290:@XP_MSG">liaison.vhd(101)</a><!@TM:1393389168> | Referenced variable ecc_out is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\liaison.vhd:95:18:95:28:@W:CG290:@XP_MSG">liaison.vhd(95)</a><!@TM:1393389168> | Referenced variable status_out is not in sensitivity list</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\ECC.vhd:4:7:4:10:@N:CD630:@XP_MSG">ECC.vhd(4)</a><!@TM:1393389168> | Synthesizing liaison.ecc.ecc 
Post processing for liaison.ecc.ecc
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\registers.vhd:4:7:4:16:@N:CD630:@XP_MSG">registers.vhd(4)</a><!@TM:1393389168> | Synthesizing liaison.registers.registers 
Post processing for liaison.registers.registers
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:28:7:28:17:@N:CD630:@XP_MSG">controller.vhd(28)</a><!@TM:1393389168> | Synthesizing liaison.controller.controller 
Post processing for liaison.controller.controller
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:113:1:113:3:@W:CL117:@XP_MSG">controller.vhd(113)</a><!@TM:1393389168> | Latch generated from process for signal next_do_counter(4 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:91:1:91:3:@W:CL117:@XP_MSG">controller.vhd(91)</a><!@TM:1393389168> | Latch generated from process for signal next_di_counter(3 downto 0), probably caused by a missing assignment in an if or case stmt</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:74:1:74:3:@N:CL177:@XP_MSG">controller.vhd(74)</a><!@TM:1393389168> | Sharing sequential element do_ready_internal.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd:14:7:14:18:@N:CD630:@XP_MSG">onebitvoter.vhd(14)</a><!@TM:1393389168> | Synthesizing liaison.onebitvoter.behavioral 
<a name=error2><font color=red>@E:<a href="@E:CD716:@XP_HELP">CD716</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd:71:26:71:30:@E:CD716:@XP_MSG">onebitvoter.vhd(71)</a><!@TM:1393389168> | Expression has ambiguous type</font>
<a name=error3><font color=red>@E:<a href="@E:CD716:@XP_HELP">CD716</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd:126:39:126:43:@E:CD716:@XP_MSG">onebitvoter.vhd(126)</a><!@TM:1393389168> | Expression has ambiguous type</font>
 CONCAT("00", AND(input:a,signal:state_a))
<a name=error4><font color=red>@E:<a href="@E:CD308:@XP_HELP">CD308</a> : <a href="C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd:68:26:68:47:@E:CD308:@XP_MSG">onebitvoter.vhd(68)</a><!@TM:1393389168> | Unable to evaluate expression type</font>

<a name=error5><font color=red>@E: : <!@TM:1393389168> | Internal Error in c_vhdl.exe</font> 
Stack trace
===========
005045DF
005045DF

Please open a web case about this problem. A Synopsys CAE will then contact you.
Instructions to open a web-case:
	1.  Go to the Synopsys support web site, https://solvnet.synopsys.com.
	2.  Login with you user name and  password. If you do not have an account, please register and set it up.
	3.  Click the  'Enter A Call' link.
	4.  Provide a detailed description of the problem, and fill in all  required fields.
	5.  Attach any test cases or archived project files required to reproduce the problem.
