ARM GAS  /tmp/ccZegPfl.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  /tmp/ccZegPfl.s 			page 2


  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * All rights reserved.
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * the root directory of this software component.
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
ARM GAS  /tmp/ccZegPfl.s 			page 3


  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
ARM GAS  /tmp/ccZegPfl.s 			page 4


 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/ccZegPfl.s 			page 5


  29              		.loc 1 201 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  34              		.loc 1 202 3 view .LVU1
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  35              		.loc 1 203 1 is_stmt 0 view .LVU2
  36 0000 0020     		movs	r0, #0
  37 0002 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE130:
  41              		.section	.rodata.HAL_RCC_OscConfig.str1.4,"aMS",%progbits,1
  42              		.align	2
  43              	.LC0:
  44 0000 44726976 		.ascii	"Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc."
  44      6572732F 
  44      53544D33 
  44      32463478 
  44      785F4841 
  45 0033 6300     		.ascii	"c\000"
  46              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  47              		.align	1
  48              		.weak	HAL_RCC_OscConfig
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu fpv4-sp-d16
  54              	HAL_RCC_OscConfig:
  55              	.LVL0:
  56              	.LFB131:
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  57              		.loc 1 220 1 is_stmt 1 view -0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 8
  60              		@ frame_needed = 0, uses_anonymous_args = 0
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
  61              		.loc 1 221 3 view .LVU4
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
ARM GAS  /tmp/ccZegPfl.s 			page 6


 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
  62              		.loc 1 224 3 view .LVU5
  63              		.loc 1 224 5 is_stmt 0 view .LVU6
  64 0000 0028     		cmp	r0, #0
  65 0002 00F05D82 		beq	.L64
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
  66              		.loc 1 220 1 view .LVU7
  67 0006 70B5     		push	{r4, r5, r6, lr}
  68              	.LCFI0:
  69              		.cfi_def_cfa_offset 16
  70              		.cfi_offset 4, -16
  71              		.cfi_offset 5, -12
  72              		.cfi_offset 6, -8
  73              		.cfi_offset 14, -4
  74 0008 82B0     		sub	sp, sp, #8
  75              	.LCFI1:
  76              		.cfi_def_cfa_offset 24
  77 000a 0446     		mov	r4, r0
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  78              		.loc 1 230 3 is_stmt 1 view .LVU8
  79 000c 0368     		ldr	r3, [r0]
  80 000e 0F2B     		cmp	r3, #15
  81 0010 39D8     		bhi	.L91
  82              	.LVL1:
  83              	.L4:
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  84              		.loc 1 232 3 view .LVU9
  85              		.loc 1 232 25 is_stmt 0 view .LVU10
  86 0012 2368     		ldr	r3, [r4]
  87              		.loc 1 232 5 view .LVU11
  88 0014 13F0010F 		tst	r3, #1
  89 0018 4DD0     		beq	.L5
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  90              		.loc 1 235 5 is_stmt 1 view .LVU12
  91 001a 6368     		ldr	r3, [r4, #4]
  92 001c 2BB1     		cbz	r3, .L6
  93              		.loc 1 235 5 is_stmt 0 discriminator 1 view .LVU13
  94 001e B3F5803F 		cmp	r3, #65536
  95 0022 02D0     		beq	.L6
  96              		.loc 1 235 5 discriminator 2 view .LVU14
  97 0024 B3F5A02F 		cmp	r3, #327680
  98 0028 32D1     		bne	.L92
  99              	.L6:
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 100              		.loc 1 237 5 is_stmt 1 view .LVU15
 101              		.loc 1 237 9 is_stmt 0 view .LVU16
 102 002a 804B     		ldr	r3, .L116
 103 002c 9B68     		ldr	r3, [r3, #8]
ARM GAS  /tmp/ccZegPfl.s 			page 7


 104 002e 03F00C03 		and	r3, r3, #12
 105              		.loc 1 237 7 view .LVU17
 106 0032 042B     		cmp	r3, #4
 107 0034 36D0     		beq	.L7
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 108              		.loc 1 238 9 discriminator 1 view .LVU18
 109 0036 7D4B     		ldr	r3, .L116
 110 0038 9B68     		ldr	r3, [r3, #8]
 111 003a 03F00C03 		and	r3, r3, #12
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 112              		.loc 1 237 60 discriminator 1 view .LVU19
 113 003e 082B     		cmp	r3, #8
 114 0040 2BD0     		beq	.L93
 115              	.L8:
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 116              		.loc 1 248 7 is_stmt 1 view .LVU20
 117              		.loc 1 248 7 view .LVU21
 118 0042 6368     		ldr	r3, [r4, #4]
 119 0044 B3F5803F 		cmp	r3, #65536
 120 0048 5FD0     		beq	.L94
 121              		.loc 1 248 7 discriminator 2 view .LVU22
 122 004a B3F5A02F 		cmp	r3, #327680
 123 004e 62D0     		beq	.L95
 124              		.loc 1 248 7 discriminator 5 view .LVU23
 125 0050 764B     		ldr	r3, .L116
 126 0052 1A68     		ldr	r2, [r3]
 127 0054 22F48032 		bic	r2, r2, #65536
 128 0058 1A60     		str	r2, [r3]
 129              		.loc 1 248 7 discriminator 5 view .LVU24
 130 005a 1A68     		ldr	r2, [r3]
 131 005c 22F48022 		bic	r2, r2, #262144
 132 0060 1A60     		str	r2, [r3]
 133              	.L10:
 134              		.loc 1 248 7 discriminator 7 view .LVU25
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 135              		.loc 1 251 7 discriminator 7 view .LVU26
 136              		.loc 1 251 28 is_stmt 0 discriminator 7 view .LVU27
 137 0062 6368     		ldr	r3, [r4, #4]
 138              		.loc 1 251 9 discriminator 7 view .LVU28
 139 0064 002B     		cmp	r3, #0
 140 0066 60D0     		beq	.L12
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 141              		.loc 1 254 9 is_stmt 1 view .LVU29
 142              		.loc 1 254 21 is_stmt 0 view .LVU30
ARM GAS  /tmp/ccZegPfl.s 			page 8


 143 0068 FFF7FEFF 		bl	HAL_GetTick
 144              	.LVL2:
 145 006c 0546     		mov	r5, r0
 146              	.LVL3:
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 147              		.loc 1 257 9 is_stmt 1 view .LVU31
 148              	.L13:
 149              		.loc 1 257 14 view .LVU32
 150              		.loc 1 257 15 is_stmt 0 view .LVU33
 151 006e 6F4B     		ldr	r3, .L116
 152 0070 1B68     		ldr	r3, [r3]
 153              		.loc 1 257 14 view .LVU34
 154 0072 13F4003F 		tst	r3, #131072
 155 0076 1ED1     		bne	.L5
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 156              		.loc 1 259 11 is_stmt 1 view .LVU35
 157              		.loc 1 259 15 is_stmt 0 view .LVU36
 158 0078 FFF7FEFF 		bl	HAL_GetTick
 159              	.LVL4:
 160              		.loc 1 259 29 view .LVU37
 161 007c 401B     		subs	r0, r0, r5
 162              		.loc 1 259 13 view .LVU38
 163 007e 6428     		cmp	r0, #100
 164 0080 F5D9     		bls	.L13
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 165              		.loc 1 261 20 view .LVU39
 166 0082 0320     		movs	r0, #3
 167 0084 23E2     		b	.L3
 168              	.LVL5:
 169              	.L91:
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 170              		.loc 1 230 3 discriminator 1 view .LVU40
 171 0086 E621     		movs	r1, #230
 172 0088 6948     		ldr	r0, .L116+4
 173              	.LVL6:
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 174              		.loc 1 230 3 discriminator 1 view .LVU41
 175 008a FFF7FEFF 		bl	assert_failed
 176              	.LVL7:
 177 008e C0E7     		b	.L4
 178              	.L92:
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 179              		.loc 1 235 5 discriminator 3 view .LVU42
 180 0090 EB21     		movs	r1, #235
 181 0092 6748     		ldr	r0, .L116+4
 182 0094 FFF7FEFF 		bl	assert_failed
 183              	.LVL8:
 184 0098 C7E7     		b	.L6
 185              	.L93:
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 186              		.loc 1 238 68 view .LVU43
 187 009a 644B     		ldr	r3, .L116
 188 009c 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccZegPfl.s 			page 9


 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 189              		.loc 1 238 60 view .LVU44
 190 009e 13F4800F 		tst	r3, #4194304
 191 00a2 CED0     		beq	.L8
 192              	.L7:
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 193              		.loc 1 240 7 is_stmt 1 view .LVU45
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 194              		.loc 1 240 11 is_stmt 0 view .LVU46
 195 00a4 614B     		ldr	r3, .L116
 196 00a6 1B68     		ldr	r3, [r3]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 197              		.loc 1 240 9 view .LVU47
 198 00a8 13F4003F 		tst	r3, #131072
 199 00ac 03D0     		beq	.L5
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 200              		.loc 1 240 78 discriminator 1 view .LVU48
 201 00ae 6368     		ldr	r3, [r4, #4]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 202              		.loc 1 240 57 discriminator 1 view .LVU49
 203 00b0 002B     		cmp	r3, #0
 204 00b2 00F00782 		beq	.L96
 205              	.L5:
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 206              		.loc 1 282 3 is_stmt 1 view .LVU50
 207              		.loc 1 282 25 is_stmt 0 view .LVU51
 208 00b6 2368     		ldr	r3, [r4]
 209              		.loc 1 282 5 view .LVU52
 210 00b8 13F0020F 		tst	r3, #2
 211 00bc 66D0     		beq	.L17
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 212              		.loc 1 285 5 is_stmt 1 view .LVU53
 213 00be E368     		ldr	r3, [r4, #12]
 214 00c0 012B     		cmp	r3, #1
 215 00c2 41D8     		bhi	.L97
ARM GAS  /tmp/ccZegPfl.s 			page 10


 216              	.L18:
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 217              		.loc 1 286 5 view .LVU54
 218 00c4 2369     		ldr	r3, [r4, #16]
 219 00c6 1F2B     		cmp	r3, #31
 220 00c8 44D8     		bhi	.L98
 221              	.L19:
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 222              		.loc 1 289 5 view .LVU55
 223              		.loc 1 289 9 is_stmt 0 view .LVU56
 224 00ca 584B     		ldr	r3, .L116
 225 00cc 9B68     		ldr	r3, [r3, #8]
 226              		.loc 1 289 7 view .LVU57
 227 00ce 13F00C0F 		tst	r3, #12
 228 00d2 4AD0     		beq	.L20
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 229              		.loc 1 290 9 discriminator 1 view .LVU58
 230 00d4 554B     		ldr	r3, .L116
 231 00d6 9B68     		ldr	r3, [r3, #8]
 232 00d8 03F00C03 		and	r3, r3, #12
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 233              		.loc 1 289 60 discriminator 1 view .LVU59
 234 00dc 082B     		cmp	r3, #8
 235 00de 3FD0     		beq	.L99
 236              	.L21:
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 237              		.loc 1 307 7 is_stmt 1 view .LVU60
 238              		.loc 1 307 28 is_stmt 0 view .LVU61
 239 00e0 E368     		ldr	r3, [r4, #12]
 240              		.loc 1 307 9 view .LVU62
 241 00e2 002B     		cmp	r3, #0
 242 00e4 77D0     		beq	.L23
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 243              		.loc 1 310 9 is_stmt 1 view .LVU63
 244 00e6 534B     		ldr	r3, .L116+8
 245 00e8 0122     		movs	r2, #1
 246 00ea 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccZegPfl.s 			page 11


 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 247              		.loc 1 313 9 view .LVU64
 248              		.loc 1 313 21 is_stmt 0 view .LVU65
 249 00ec FFF7FEFF 		bl	HAL_GetTick
 250              	.LVL9:
 251 00f0 0546     		mov	r5, r0
 252              	.LVL10:
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 253              		.loc 1 316 9 is_stmt 1 view .LVU66
 254              	.L24:
 255              		.loc 1 316 14 view .LVU67
 256              		.loc 1 316 15 is_stmt 0 view .LVU68
 257 00f2 4E4B     		ldr	r3, .L116
 258 00f4 1B68     		ldr	r3, [r3]
 259              		.loc 1 316 14 view .LVU69
 260 00f6 13F0020F 		tst	r3, #2
 261 00fa 63D1     		bne	.L100
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 262              		.loc 1 318 11 is_stmt 1 view .LVU70
 263              		.loc 1 318 15 is_stmt 0 view .LVU71
 264 00fc FFF7FEFF 		bl	HAL_GetTick
 265              	.LVL11:
 266              		.loc 1 318 29 view .LVU72
 267 0100 401B     		subs	r0, r0, r5
 268              		.loc 1 318 13 view .LVU73
 269 0102 0228     		cmp	r0, #2
 270 0104 F5D9     		bls	.L24
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 271              		.loc 1 320 20 view .LVU74
 272 0106 0320     		movs	r0, #3
 273 0108 E1E1     		b	.L3
 274              	.LVL12:
 275              	.L94:
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 276              		.loc 1 248 7 is_stmt 1 discriminator 1 view .LVU75
 277 010a 484A     		ldr	r2, .L116
 278 010c 1368     		ldr	r3, [r2]
 279 010e 43F48033 		orr	r3, r3, #65536
 280 0112 1360     		str	r3, [r2]
 281 0114 A5E7     		b	.L10
 282              	.L95:
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 283              		.loc 1 248 7 discriminator 4 view .LVU76
 284 0116 454B     		ldr	r3, .L116
 285 0118 1A68     		ldr	r2, [r3]
 286 011a 42F48022 		orr	r2, r2, #262144
 287 011e 1A60     		str	r2, [r3]
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 288              		.loc 1 248 7 discriminator 4 view .LVU77
 289 0120 1A68     		ldr	r2, [r3]
 290 0122 42F48032 		orr	r2, r2, #65536
ARM GAS  /tmp/ccZegPfl.s 			page 12


 291 0126 1A60     		str	r2, [r3]
 292 0128 9BE7     		b	.L10
 293              	.L12:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 294              		.loc 1 268 9 view .LVU78
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 295              		.loc 1 268 21 is_stmt 0 view .LVU79
 296 012a FFF7FEFF 		bl	HAL_GetTick
 297              	.LVL13:
 298 012e 0546     		mov	r5, r0
 299              	.LVL14:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 300              		.loc 1 271 9 is_stmt 1 view .LVU80
 301              	.L15:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 302              		.loc 1 271 14 view .LVU81
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 303              		.loc 1 271 15 is_stmt 0 view .LVU82
 304 0130 3E4B     		ldr	r3, .L116
 305 0132 1B68     		ldr	r3, [r3]
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 306              		.loc 1 271 14 view .LVU83
 307 0134 13F4003F 		tst	r3, #131072
 308 0138 BDD0     		beq	.L5
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 309              		.loc 1 273 11 is_stmt 1 view .LVU84
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 310              		.loc 1 273 15 is_stmt 0 view .LVU85
 311 013a FFF7FEFF 		bl	HAL_GetTick
 312              	.LVL15:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 313              		.loc 1 273 29 view .LVU86
 314 013e 401B     		subs	r0, r0, r5
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 315              		.loc 1 273 13 view .LVU87
 316 0140 6428     		cmp	r0, #100
 317 0142 F5D9     		bls	.L15
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 318              		.loc 1 275 20 view .LVU88
 319 0144 0320     		movs	r0, #3
 320 0146 C2E1     		b	.L3
 321              	.LVL16:
 322              	.L97:
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 323              		.loc 1 285 5 discriminator 1 view .LVU89
 324 0148 40F21D11 		movw	r1, #285
 325 014c 3848     		ldr	r0, .L116+4
 326 014e FFF7FEFF 		bl	assert_failed
 327              	.LVL17:
 328 0152 B7E7     		b	.L18
 329              	.L98:
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 330              		.loc 1 286 5 discriminator 1 view .LVU90
 331 0154 4FF48F71 		mov	r1, #286
 332 0158 3548     		ldr	r0, .L116+4
 333 015a FFF7FEFF 		bl	assert_failed
 334              	.LVL18:
ARM GAS  /tmp/ccZegPfl.s 			page 13


 335 015e B4E7     		b	.L19
 336              	.L99:
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 337              		.loc 1 290 68 view .LVU91
 338 0160 324B     		ldr	r3, .L116
 339 0162 5B68     		ldr	r3, [r3, #4]
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 340              		.loc 1 290 60 view .LVU92
 341 0164 13F4800F 		tst	r3, #4194304
 342 0168 BAD1     		bne	.L21
 343              	.L20:
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 344              		.loc 1 293 7 is_stmt 1 view .LVU93
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 345              		.loc 1 293 11 is_stmt 0 view .LVU94
 346 016a 304B     		ldr	r3, .L116
 347 016c 1B68     		ldr	r3, [r3]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 348              		.loc 1 293 9 view .LVU95
 349 016e 13F0020F 		tst	r3, #2
 350 0172 03D0     		beq	.L22
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 351              		.loc 1 293 78 discriminator 1 view .LVU96
 352 0174 E368     		ldr	r3, [r4, #12]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 353              		.loc 1 293 57 discriminator 1 view .LVU97
 354 0176 012B     		cmp	r3, #1
 355 0178 40F0A681 		bne	.L68
 356              	.L22:
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 357              		.loc 1 301 9 is_stmt 1 view .LVU98
 358 017c 2B4A     		ldr	r2, .L116
 359 017e 1368     		ldr	r3, [r2]
 360 0180 23F0F803 		bic	r3, r3, #248
 361 0184 2169     		ldr	r1, [r4, #16]
 362 0186 43EAC103 		orr	r3, r3, r1, lsl #3
 363 018a 1360     		str	r3, [r2]
 364              	.L17:
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
ARM GAS  /tmp/ccZegPfl.s 			page 14


 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 365              		.loc 1 347 3 view .LVU99
 366              		.loc 1 347 25 is_stmt 0 view .LVU100
 367 018c 2368     		ldr	r3, [r4]
 368              		.loc 1 347 5 view .LVU101
 369 018e 13F0080F 		tst	r3, #8
 370 0192 51D0     		beq	.L28
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 371              		.loc 1 350 5 is_stmt 1 view .LVU102
 372 0194 6369     		ldr	r3, [r4, #20]
 373 0196 012B     		cmp	r3, #1
 374 0198 2FD8     		bhi	.L101
 375              	.L29:
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 376              		.loc 1 353 5 view .LVU103
 377              		.loc 1 353 26 is_stmt 0 view .LVU104
 378 019a 6369     		ldr	r3, [r4, #20]
 379              		.loc 1 353 7 view .LVU105
 380 019c 9BB3     		cbz	r3, .L30
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 381              		.loc 1 356 7 is_stmt 1 view .LVU106
 382 019e 254B     		ldr	r3, .L116+8
 383 01a0 0122     		movs	r2, #1
 384 01a2 C3F8802E 		str	r2, [r3, #3712]
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 385              		.loc 1 359 7 view .LVU107
 386              		.loc 1 359 19 is_stmt 0 view .LVU108
 387 01a6 FFF7FEFF 		bl	HAL_GetTick
 388              	.LVL19:
 389 01aa 0546     		mov	r5, r0
 390              	.LVL20:
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 391              		.loc 1 362 7 is_stmt 1 view .LVU109
 392              	.L31:
 393              		.loc 1 362 12 view .LVU110
 394              		.loc 1 362 13 is_stmt 0 view .LVU111
 395 01ac 1F4B     		ldr	r3, .L116
 396 01ae 5B6F     		ldr	r3, [r3, #116]
 397              		.loc 1 362 12 view .LVU112
 398 01b0 13F0020F 		tst	r3, #2
ARM GAS  /tmp/ccZegPfl.s 			page 15


 399 01b4 40D1     		bne	.L28
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 400              		.loc 1 364 9 is_stmt 1 view .LVU113
 401              		.loc 1 364 13 is_stmt 0 view .LVU114
 402 01b6 FFF7FEFF 		bl	HAL_GetTick
 403              	.LVL21:
 404              		.loc 1 364 27 view .LVU115
 405 01ba 401B     		subs	r0, r0, r5
 406              		.loc 1 364 11 view .LVU116
 407 01bc 0228     		cmp	r0, #2
 408 01be F5D9     		bls	.L31
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 409              		.loc 1 366 18 view .LVU117
 410 01c0 0320     		movs	r0, #3
 411 01c2 84E1     		b	.L3
 412              	.L100:
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 413              		.loc 1 325 9 is_stmt 1 view .LVU118
 414 01c4 194A     		ldr	r2, .L116
 415 01c6 1368     		ldr	r3, [r2]
 416 01c8 23F0F803 		bic	r3, r3, #248
 417 01cc 2169     		ldr	r1, [r4, #16]
 418 01ce 43EAC103 		orr	r3, r3, r1, lsl #3
 419 01d2 1360     		str	r3, [r2]
 420 01d4 DAE7     		b	.L17
 421              	.LVL22:
 422              	.L23:
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 423              		.loc 1 330 9 view .LVU119
 424 01d6 174B     		ldr	r3, .L116+8
 425 01d8 0022     		movs	r2, #0
 426 01da 1A60     		str	r2, [r3]
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 427              		.loc 1 333 9 view .LVU120
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 428              		.loc 1 333 21 is_stmt 0 view .LVU121
 429 01dc FFF7FEFF 		bl	HAL_GetTick
 430              	.LVL23:
 431 01e0 0546     		mov	r5, r0
 432              	.LVL24:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 433              		.loc 1 336 9 is_stmt 1 view .LVU122
 434              	.L26:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 435              		.loc 1 336 14 view .LVU123
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 436              		.loc 1 336 15 is_stmt 0 view .LVU124
 437 01e2 124B     		ldr	r3, .L116
 438 01e4 1B68     		ldr	r3, [r3]
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 439              		.loc 1 336 14 view .LVU125
 440 01e6 13F0020F 		tst	r3, #2
 441 01ea CFD0     		beq	.L17
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 442              		.loc 1 338 11 is_stmt 1 view .LVU126
ARM GAS  /tmp/ccZegPfl.s 			page 16


 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 443              		.loc 1 338 15 is_stmt 0 view .LVU127
 444 01ec FFF7FEFF 		bl	HAL_GetTick
 445              	.LVL25:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 446              		.loc 1 338 29 view .LVU128
 447 01f0 401B     		subs	r0, r0, r5
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 448              		.loc 1 338 13 view .LVU129
 449 01f2 0228     		cmp	r0, #2
 450 01f4 F5D9     		bls	.L26
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 451              		.loc 1 340 20 view .LVU130
 452 01f6 0320     		movs	r0, #3
 453 01f8 69E1     		b	.L3
 454              	.LVL26:
 455              	.L101:
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 456              		.loc 1 350 5 discriminator 1 view .LVU131
 457 01fa 4FF4AF71 		mov	r1, #350
 458 01fe 0C48     		ldr	r0, .L116+4
 459 0200 FFF7FEFF 		bl	assert_failed
 460              	.LVL27:
 461 0204 C9E7     		b	.L29
 462              	.L30:
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 463              		.loc 1 373 7 is_stmt 1 view .LVU132
 464 0206 0B4B     		ldr	r3, .L116+8
 465 0208 0022     		movs	r2, #0
 466 020a C3F8802E 		str	r2, [r3, #3712]
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 467              		.loc 1 376 7 view .LVU133
 468              		.loc 1 376 19 is_stmt 0 view .LVU134
 469 020e FFF7FEFF 		bl	HAL_GetTick
 470              	.LVL28:
 471 0212 0546     		mov	r5, r0
 472              	.LVL29:
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 473              		.loc 1 379 7 is_stmt 1 view .LVU135
 474              	.L33:
 475              		.loc 1 379 12 view .LVU136
 476              		.loc 1 379 13 is_stmt 0 view .LVU137
 477 0214 054B     		ldr	r3, .L116
 478 0216 5B6F     		ldr	r3, [r3, #116]
 479              		.loc 1 379 12 view .LVU138
 480 0218 13F0020F 		tst	r3, #2
 481 021c 0CD0     		beq	.L28
ARM GAS  /tmp/ccZegPfl.s 			page 17


 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 482              		.loc 1 381 9 is_stmt 1 view .LVU139
 483              		.loc 1 381 13 is_stmt 0 view .LVU140
 484 021e FFF7FEFF 		bl	HAL_GetTick
 485              	.LVL30:
 486              		.loc 1 381 27 view .LVU141
 487 0222 401B     		subs	r0, r0, r5
 488              		.loc 1 381 11 view .LVU142
 489 0224 0228     		cmp	r0, #2
 490 0226 F5D9     		bls	.L33
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 491              		.loc 1 383 18 view .LVU143
 492 0228 0320     		movs	r0, #3
 493 022a 50E1     		b	.L3
 494              	.L117:
 495              		.align	2
 496              	.L116:
 497 022c 00380240 		.word	1073887232
 498 0230 00000000 		.word	.LC0
 499 0234 00004742 		.word	1111949312
 500              	.LVL31:
 501              	.L28:
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 502              		.loc 1 389 3 is_stmt 1 view .LVU144
 503              		.loc 1 389 25 is_stmt 0 view .LVU145
 504 0238 2368     		ldr	r3, [r4]
 505              		.loc 1 389 5 view .LVU146
 506 023a 13F0040F 		tst	r3, #4
 507 023e 7CD0     		beq	.L35
 508              	.LBB2:
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 509              		.loc 1 391 5 is_stmt 1 view .LVU147
 510              	.LVL32:
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 511              		.loc 1 394 5 view .LVU148
 512 0240 A368     		ldr	r3, [r4, #8]
 513 0242 012B     		cmp	r3, #1
 514 0244 01D9     		bls	.L36
 515              		.loc 1 394 5 is_stmt 0 discriminator 1 view .LVU149
 516 0246 052B     		cmp	r3, #5
 517 0248 38D1     		bne	.L102
 518              	.L36:
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 519              		.loc 1 398 5 is_stmt 1 view .LVU150
ARM GAS  /tmp/ccZegPfl.s 			page 18


 520              		.loc 1 398 8 is_stmt 0 view .LVU151
 521 024a A44B     		ldr	r3, .L118
 522 024c 1B6C     		ldr	r3, [r3, #64]
 523              		.loc 1 398 7 view .LVU152
 524 024e 13F0805F 		tst	r3, #268435456
 525 0252 39D1     		bne	.L73
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 526              		.loc 1 400 7 is_stmt 1 view .LVU153
 527              	.LBB3:
 528              		.loc 1 400 7 view .LVU154
 529 0254 0023     		movs	r3, #0
 530 0256 0193     		str	r3, [sp, #4]
 531              		.loc 1 400 7 view .LVU155
 532 0258 A04B     		ldr	r3, .L118
 533 025a 1A6C     		ldr	r2, [r3, #64]
 534 025c 42F08052 		orr	r2, r2, #268435456
 535 0260 1A64     		str	r2, [r3, #64]
 536              		.loc 1 400 7 view .LVU156
 537 0262 1B6C     		ldr	r3, [r3, #64]
 538 0264 03F08053 		and	r3, r3, #268435456
 539 0268 0193     		str	r3, [sp, #4]
 540              		.loc 1 400 7 view .LVU157
 541 026a 019B     		ldr	r3, [sp, #4]
 542              	.LBE3:
 543              		.loc 1 400 7 view .LVU158
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
 544              		.loc 1 401 7 view .LVU159
 545              	.LVL33:
 546              		.loc 1 401 21 is_stmt 0 view .LVU160
 547 026c 0125     		movs	r5, #1
 548              	.LVL34:
 549              	.L37:
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 550              		.loc 1 404 5 is_stmt 1 view .LVU161
 551              		.loc 1 404 8 is_stmt 0 view .LVU162
 552 026e 9C4B     		ldr	r3, .L118+4
 553 0270 1B68     		ldr	r3, [r3]
 554              		.loc 1 404 7 view .LVU163
 555 0272 13F4807F 		tst	r3, #256
 556 0276 29D0     		beq	.L103
 557              	.L38:
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccZegPfl.s 			page 19


 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 558              		.loc 1 422 5 is_stmt 1 view .LVU164
 559              		.loc 1 422 5 view .LVU165
 560 0278 A368     		ldr	r3, [r4, #8]
 561 027a 012B     		cmp	r3, #1
 562 027c 3AD0     		beq	.L104
 563              		.loc 1 422 5 discriminator 2 view .LVU166
 564 027e 052B     		cmp	r3, #5
 565 0280 3ED0     		beq	.L105
 566              		.loc 1 422 5 discriminator 5 view .LVU167
 567 0282 964B     		ldr	r3, .L118
 568 0284 1A6F     		ldr	r2, [r3, #112]
 569 0286 22F00102 		bic	r2, r2, #1
 570 028a 1A67     		str	r2, [r3, #112]
 571              		.loc 1 422 5 discriminator 5 view .LVU168
 572 028c 1A6F     		ldr	r2, [r3, #112]
 573 028e 22F00402 		bic	r2, r2, #4
 574 0292 1A67     		str	r2, [r3, #112]
 575              	.L42:
 576              		.loc 1 422 5 discriminator 7 view .LVU169
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 577              		.loc 1 424 5 discriminator 7 view .LVU170
 578              		.loc 1 424 26 is_stmt 0 discriminator 7 view .LVU171
 579 0294 A368     		ldr	r3, [r4, #8]
 580              		.loc 1 424 7 discriminator 7 view .LVU172
 581 0296 002B     		cmp	r3, #0
 582 0298 3CD0     		beq	.L44
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 583              		.loc 1 427 7 is_stmt 1 view .LVU173
 584              		.loc 1 427 19 is_stmt 0 view .LVU174
 585 029a FFF7FEFF 		bl	HAL_GetTick
 586              	.LVL35:
 587 029e 0646     		mov	r6, r0
 588              	.LVL36:
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 589              		.loc 1 430 7 is_stmt 1 view .LVU175
 590              	.L45:
 591              		.loc 1 430 12 view .LVU176
 592              		.loc 1 430 13 is_stmt 0 view .LVU177
 593 02a0 8E4B     		ldr	r3, .L118
 594 02a2 1B6F     		ldr	r3, [r3, #112]
 595              		.loc 1 430 12 view .LVU178
 596 02a4 13F0020F 		tst	r3, #2
 597 02a8 45D1     		bne	.L47
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 598              		.loc 1 432 9 is_stmt 1 view .LVU179
 599              		.loc 1 432 13 is_stmt 0 view .LVU180
ARM GAS  /tmp/ccZegPfl.s 			page 20


 600 02aa FFF7FEFF 		bl	HAL_GetTick
 601              	.LVL37:
 602              		.loc 1 432 27 view .LVU181
 603 02ae 801B     		subs	r0, r0, r6
 604              		.loc 1 432 11 view .LVU182
 605 02b0 41F28833 		movw	r3, #5000
 606 02b4 9842     		cmp	r0, r3
 607 02b6 F3D9     		bls	.L45
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 608              		.loc 1 434 18 view .LVU183
 609 02b8 0320     		movs	r0, #3
 610 02ba 08E1     		b	.L3
 611              	.LVL38:
 612              	.L102:
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 613              		.loc 1 394 5 discriminator 2 view .LVU184
 614 02bc 4FF4C571 		mov	r1, #394
 615 02c0 8848     		ldr	r0, .L118+8
 616 02c2 FFF7FEFF 		bl	assert_failed
 617              	.LVL39:
 618 02c6 C0E7     		b	.L36
 619              	.L73:
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 620              		.loc 1 391 22 view .LVU185
 621 02c8 0025     		movs	r5, #0
 622 02ca D0E7     		b	.L37
 623              	.LVL40:
 624              	.L103:
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 625              		.loc 1 407 7 is_stmt 1 view .LVU186
 626 02cc 844A     		ldr	r2, .L118+4
 627 02ce 1368     		ldr	r3, [r2]
 628 02d0 43F48073 		orr	r3, r3, #256
 629 02d4 1360     		str	r3, [r2]
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 630              		.loc 1 410 7 view .LVU187
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 631              		.loc 1 410 19 is_stmt 0 view .LVU188
 632 02d6 FFF7FEFF 		bl	HAL_GetTick
 633              	.LVL41:
 634 02da 0646     		mov	r6, r0
 635              	.LVL42:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 636              		.loc 1 412 7 is_stmt 1 view .LVU189
 637              	.L39:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 638              		.loc 1 412 12 view .LVU190
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 639              		.loc 1 412 13 is_stmt 0 view .LVU191
 640 02dc 804B     		ldr	r3, .L118+4
 641 02de 1B68     		ldr	r3, [r3]
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 642              		.loc 1 412 12 view .LVU192
 643 02e0 13F4807F 		tst	r3, #256
 644 02e4 C8D1     		bne	.L38
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccZegPfl.s 			page 21


 645              		.loc 1 414 9 is_stmt 1 view .LVU193
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 646              		.loc 1 414 13 is_stmt 0 view .LVU194
 647 02e6 FFF7FEFF 		bl	HAL_GetTick
 648              	.LVL43:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 649              		.loc 1 414 27 view .LVU195
 650 02ea 801B     		subs	r0, r0, r6
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 651              		.loc 1 414 11 view .LVU196
 652 02ec 0228     		cmp	r0, #2
 653 02ee F5D9     		bls	.L39
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 654              		.loc 1 416 18 view .LVU197
 655 02f0 0320     		movs	r0, #3
 656 02f2 ECE0     		b	.L3
 657              	.LVL44:
 658              	.L104:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 659              		.loc 1 422 5 is_stmt 1 discriminator 1 view .LVU198
 660 02f4 794A     		ldr	r2, .L118
 661 02f6 136F     		ldr	r3, [r2, #112]
 662 02f8 43F00103 		orr	r3, r3, #1
 663 02fc 1367     		str	r3, [r2, #112]
 664 02fe C9E7     		b	.L42
 665              	.L105:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 666              		.loc 1 422 5 discriminator 4 view .LVU199
 667 0300 764B     		ldr	r3, .L118
 668 0302 1A6F     		ldr	r2, [r3, #112]
 669 0304 42F00402 		orr	r2, r2, #4
 670 0308 1A67     		str	r2, [r3, #112]
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 671              		.loc 1 422 5 discriminator 4 view .LVU200
 672 030a 1A6F     		ldr	r2, [r3, #112]
 673 030c 42F00102 		orr	r2, r2, #1
 674 0310 1A67     		str	r2, [r3, #112]
 675 0312 BFE7     		b	.L42
 676              	.L44:
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 677              		.loc 1 441 7 view .LVU201
 678              		.loc 1 441 19 is_stmt 0 view .LVU202
 679 0314 FFF7FEFF 		bl	HAL_GetTick
 680              	.LVL45:
 681 0318 0646     		mov	r6, r0
 682              	.LVL46:
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 683              		.loc 1 444 7 is_stmt 1 view .LVU203
 684              	.L48:
ARM GAS  /tmp/ccZegPfl.s 			page 22


 685              		.loc 1 444 12 view .LVU204
 686              		.loc 1 444 13 is_stmt 0 view .LVU205
 687 031a 704B     		ldr	r3, .L118
 688 031c 1B6F     		ldr	r3, [r3, #112]
 689              		.loc 1 444 12 view .LVU206
 690 031e 13F0020F 		tst	r3, #2
 691 0322 08D0     		beq	.L47
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 692              		.loc 1 446 9 is_stmt 1 view .LVU207
 693              		.loc 1 446 13 is_stmt 0 view .LVU208
 694 0324 FFF7FEFF 		bl	HAL_GetTick
 695              	.LVL47:
 696              		.loc 1 446 27 view .LVU209
 697 0328 801B     		subs	r0, r0, r6
 698              		.loc 1 446 11 view .LVU210
 699 032a 41F28833 		movw	r3, #5000
 700 032e 9842     		cmp	r0, r3
 701 0330 F3D9     		bls	.L48
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 702              		.loc 1 448 18 view .LVU211
 703 0332 0320     		movs	r0, #3
 704 0334 CBE0     		b	.L3
 705              	.L47:
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 706              		.loc 1 454 5 is_stmt 1 view .LVU212
 707              		.loc 1 454 7 is_stmt 0 view .LVU213
 708 0336 002D     		cmp	r5, #0
 709 0338 3BD1     		bne	.L106
 710              	.LVL48:
 711              	.L35:
 712              		.loc 1 454 7 view .LVU214
 713              	.LBE2:
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 714              		.loc 1 461 3 is_stmt 1 view .LVU215
 715 033a A369     		ldr	r3, [r4, #24]
 716 033c 022B     		cmp	r3, #2
 717 033e 3ED8     		bhi	.L107
 718              	.L50:
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 719              		.loc 1 462 3 view .LVU216
 720              		.loc 1 462 30 is_stmt 0 view .LVU217
 721 0340 A369     		ldr	r3, [r4, #24]
 722              		.loc 1 462 6 view .LVU218
 723 0342 002B     		cmp	r3, #0
ARM GAS  /tmp/ccZegPfl.s 			page 23


 724 0344 00F0C280 		beq	.L77
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 725              		.loc 1 465 5 is_stmt 1 view .LVU219
 726              		.loc 1 465 8 is_stmt 0 view .LVU220
 727 0348 644A     		ldr	r2, .L118
 728 034a 9268     		ldr	r2, [r2, #8]
 729 034c 02F00C02 		and	r2, r2, #12
 730              		.loc 1 465 7 view .LVU221
 731 0350 082A     		cmp	r2, #8
 732 0352 00F09080 		beq	.L51
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 733              		.loc 1 467 7 is_stmt 1 view .LVU222
 734              		.loc 1 467 9 is_stmt 0 view .LVU223
 735 0356 022B     		cmp	r3, #2
 736 0358 79D1     		bne	.L52
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 737              		.loc 1 470 9 is_stmt 1 view .LVU224
 738 035a E369     		ldr	r3, [r4, #28]
 739 035c 13B1     		cbz	r3, .L53
 740              		.loc 1 470 9 is_stmt 0 discriminator 1 view .LVU225
 741 035e B3F5800F 		cmp	r3, #4194304
 742 0362 32D1     		bne	.L108
 743              	.L53:
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 744              		.loc 1 471 9 is_stmt 1 view .LVU226
 745 0364 236A     		ldr	r3, [r4, #32]
 746 0366 3F2B     		cmp	r3, #63
 747 0368 35D8     		bhi	.L109
 748              	.L54:
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 749              		.loc 1 472 9 view .LVU227
 750 036a 636A     		ldr	r3, [r4, #36]
 751 036c 323B     		subs	r3, r3, #50
 752 036e B3F5BF7F 		cmp	r3, #382
 753 0372 36D8     		bhi	.L110
 754              	.L55:
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 755              		.loc 1 473 9 view .LVU228
 756 0374 A36A     		ldr	r3, [r4, #40]
 757 0376 022B     		cmp	r3, #2
 758 0378 05D0     		beq	.L56
 759              		.loc 1 473 9 is_stmt 0 discriminator 1 view .LVU229
 760 037a 042B     		cmp	r3, #4
 761 037c 03D0     		beq	.L56
 762              		.loc 1 473 9 discriminator 2 view .LVU230
 763 037e 062B     		cmp	r3, #6
 764 0380 01D0     		beq	.L56
 765              		.loc 1 473 9 discriminator 3 view .LVU231
 766 0382 082B     		cmp	r3, #8
 767 0384 33D1     		bne	.L111
 768              	.L56:
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
ARM GAS  /tmp/ccZegPfl.s 			page 24


 769              		.loc 1 474 9 is_stmt 1 view .LVU232
 770 0386 E36A     		ldr	r3, [r4, #44]
 771 0388 023B     		subs	r3, r3, #2
 772 038a 0D2B     		cmp	r3, #13
 773 038c 35D8     		bhi	.L112
 774              	.L57:
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 775              		.loc 1 477 9 view .LVU233
 776 038e 564B     		ldr	r3, .L118+12
 777 0390 0022     		movs	r2, #0
 778 0392 1A66     		str	r2, [r3, #96]
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 779              		.loc 1 480 9 view .LVU234
 780              		.loc 1 480 21 is_stmt 0 view .LVU235
 781 0394 FFF7FEFF 		bl	HAL_GetTick
 782              	.LVL49:
 783 0398 0546     		mov	r5, r0
 784              	.LVL50:
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 785              		.loc 1 483 9 is_stmt 1 view .LVU236
 786              	.L58:
 787              		.loc 1 483 14 view .LVU237
 788              		.loc 1 483 15 is_stmt 0 view .LVU238
 789 039a 504B     		ldr	r3, .L118
 790 039c 1B68     		ldr	r3, [r3]
 791              		.loc 1 483 14 view .LVU239
 792 039e 13F0007F 		tst	r3, #33554432
 793 03a2 30D0     		beq	.L113
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 794              		.loc 1 485 11 is_stmt 1 view .LVU240
 795              		.loc 1 485 15 is_stmt 0 view .LVU241
 796 03a4 FFF7FEFF 		bl	HAL_GetTick
 797              	.LVL51:
 798              		.loc 1 485 29 view .LVU242
 799 03a8 401B     		subs	r0, r0, r5
 800              		.loc 1 485 13 view .LVU243
 801 03aa 0228     		cmp	r0, #2
 802 03ac F5D9     		bls	.L58
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 803              		.loc 1 487 20 view .LVU244
 804 03ae 0320     		movs	r0, #3
 805 03b0 8DE0     		b	.L3
 806              	.LVL52:
 807              	.L106:
 808              	.LBB4:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 809              		.loc 1 456 7 is_stmt 1 view .LVU245
 810 03b2 4A4A     		ldr	r2, .L118
 811 03b4 136C     		ldr	r3, [r2, #64]
ARM GAS  /tmp/ccZegPfl.s 			page 25


 812 03b6 23F08053 		bic	r3, r3, #268435456
 813 03ba 1364     		str	r3, [r2, #64]
 814 03bc BDE7     		b	.L35
 815              	.LVL53:
 816              	.L107:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 817              		.loc 1 456 7 is_stmt 0 view .LVU246
 818              	.LBE4:
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 819              		.loc 1 461 3 discriminator 1 view .LVU247
 820 03be 40F2CD11 		movw	r1, #461
 821 03c2 4848     		ldr	r0, .L118+8
 822 03c4 FFF7FEFF 		bl	assert_failed
 823              	.LVL54:
 824 03c8 BAE7     		b	.L50
 825              	.L108:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 826              		.loc 1 470 9 discriminator 2 view .LVU248
 827 03ca 4FF4EB71 		mov	r1, #470
 828 03ce 4548     		ldr	r0, .L118+8
 829 03d0 FFF7FEFF 		bl	assert_failed
 830              	.LVL55:
 831 03d4 C6E7     		b	.L53
 832              	.L109:
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 833              		.loc 1 471 9 discriminator 1 view .LVU249
 834 03d6 40F2D711 		movw	r1, #471
 835 03da 4248     		ldr	r0, .L118+8
 836 03dc FFF7FEFF 		bl	assert_failed
 837              	.LVL56:
 838 03e0 C3E7     		b	.L54
 839              	.L110:
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 840              		.loc 1 472 9 discriminator 1 view .LVU250
 841 03e2 4FF4EC71 		mov	r1, #472
 842 03e6 3F48     		ldr	r0, .L118+8
 843 03e8 FFF7FEFF 		bl	assert_failed
 844              	.LVL57:
 845 03ec C2E7     		b	.L55
 846              	.L111:
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 847              		.loc 1 473 9 discriminator 4 view .LVU251
 848 03ee 40F2D911 		movw	r1, #473
 849 03f2 3C48     		ldr	r0, .L118+8
 850 03f4 FFF7FEFF 		bl	assert_failed
 851              	.LVL58:
 852 03f8 C5E7     		b	.L56
 853              	.L112:
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 854              		.loc 1 474 9 discriminator 1 view .LVU252
 855 03fa 4FF4ED71 		mov	r1, #474
 856 03fe 3948     		ldr	r0, .L118+8
 857 0400 FFF7FEFF 		bl	assert_failed
 858              	.LVL59:
 859 0404 C3E7     		b	.L57
 860              	.LVL60:
 861              	.L113:
ARM GAS  /tmp/ccZegPfl.s 			page 26


 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 862              		.loc 1 492 9 is_stmt 1 view .LVU253
 863 0406 E369     		ldr	r3, [r4, #28]
 864 0408 226A     		ldr	r2, [r4, #32]
 865 040a 1343     		orrs	r3, r3, r2
 866 040c 626A     		ldr	r2, [r4, #36]
 867 040e 43EA8213 		orr	r3, r3, r2, lsl #6
 868 0412 A26A     		ldr	r2, [r4, #40]
 869 0414 5208     		lsrs	r2, r2, #1
 870 0416 013A     		subs	r2, r2, #1
 871 0418 43EA0243 		orr	r3, r3, r2, lsl #16
 872 041c E26A     		ldr	r2, [r4, #44]
 873 041e 43EA0263 		orr	r3, r3, r2, lsl #24
 874 0422 2E4A     		ldr	r2, .L118
 875 0424 5360     		str	r3, [r2, #4]
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 876              		.loc 1 498 9 view .LVU254
 877 0426 304B     		ldr	r3, .L118+12
 878 0428 0122     		movs	r2, #1
 879 042a 1A66     		str	r2, [r3, #96]
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 880              		.loc 1 501 9 view .LVU255
 881              		.loc 1 501 21 is_stmt 0 view .LVU256
 882 042c FFF7FEFF 		bl	HAL_GetTick
 883              	.LVL61:
 884 0430 0446     		mov	r4, r0
 885              	.LVL62:
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 886              		.loc 1 504 9 is_stmt 1 view .LVU257
 887              	.L60:
 888              		.loc 1 504 14 view .LVU258
 889              		.loc 1 504 15 is_stmt 0 view .LVU259
 890 0432 2A4B     		ldr	r3, .L118
 891 0434 1B68     		ldr	r3, [r3]
 892              		.loc 1 504 14 view .LVU260
 893 0436 13F0007F 		tst	r3, #33554432
 894 043a 06D1     		bne	.L114
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 895              		.loc 1 506 11 is_stmt 1 view .LVU261
 896              		.loc 1 506 15 is_stmt 0 view .LVU262
 897 043c FFF7FEFF 		bl	HAL_GetTick
 898              	.LVL63:
 899              		.loc 1 506 29 view .LVU263
ARM GAS  /tmp/ccZegPfl.s 			page 27


 900 0440 001B     		subs	r0, r0, r4
 901              		.loc 1 506 13 view .LVU264
 902 0442 0228     		cmp	r0, #2
 903 0444 F5D9     		bls	.L60
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 904              		.loc 1 508 20 view .LVU265
 905 0446 0320     		movs	r0, #3
 906 0448 41E0     		b	.L3
 907              	.L114:
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #else
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
ARM GAS  /tmp/ccZegPfl.s 			page 28


 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_ERROR;
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 908              		.loc 1 563 10 view .LVU266
 909 044a 0020     		movs	r0, #0
 910 044c 3FE0     		b	.L3
 911              	.LVL64:
 912              	.L52:
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 913              		.loc 1 515 9 is_stmt 1 view .LVU267
 914 044e 264B     		ldr	r3, .L118+12
 915 0450 0022     		movs	r2, #0
 916 0452 1A66     		str	r2, [r3, #96]
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 917              		.loc 1 518 9 view .LVU268
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 918              		.loc 1 518 21 is_stmt 0 view .LVU269
 919 0454 FFF7FEFF 		bl	HAL_GetTick
 920              	.LVL65:
 921 0458 0446     		mov	r4, r0
 922              	.LVL66:
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 923              		.loc 1 521 9 is_stmt 1 view .LVU270
 924              	.L62:
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 925              		.loc 1 521 14 view .LVU271
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 926              		.loc 1 521 15 is_stmt 0 view .LVU272
 927 045a 204B     		ldr	r3, .L118
 928 045c 1B68     		ldr	r3, [r3]
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 929              		.loc 1 521 14 view .LVU273
 930 045e 13F0007F 		tst	r3, #33554432
 931 0462 06D0     		beq	.L115
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 932              		.loc 1 523 11 is_stmt 1 view .LVU274
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 933              		.loc 1 523 15 is_stmt 0 view .LVU275
 934 0464 FFF7FEFF 		bl	HAL_GetTick
 935              	.LVL67:
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 936              		.loc 1 523 29 view .LVU276
 937 0468 001B     		subs	r0, r0, r4
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 938              		.loc 1 523 13 view .LVU277
 939 046a 0228     		cmp	r0, #2
 940 046c F5D9     		bls	.L62
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 941              		.loc 1 525 20 view .LVU278
 942 046e 0320     		movs	r0, #3
 943 0470 2DE0     		b	.L3
 944              	.L115:
ARM GAS  /tmp/ccZegPfl.s 			page 29


 945              		.loc 1 563 10 view .LVU279
 946 0472 0020     		movs	r0, #0
 947 0474 2BE0     		b	.L3
 948              	.LVL68:
 949              	.L51:
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 950              		.loc 1 533 7 is_stmt 1 view .LVU280
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 951              		.loc 1 533 9 is_stmt 0 view .LVU281
 952 0476 012B     		cmp	r3, #1
 953 0478 2BD0     		beq	.L81
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 954              		.loc 1 540 9 is_stmt 1 view .LVU282
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 955              		.loc 1 540 20 is_stmt 0 view .LVU283
 956 047a 184B     		ldr	r3, .L118
 957 047c 5B68     		ldr	r3, [r3, #4]
 958              	.LVL69:
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 959              		.loc 1 550 9 is_stmt 1 view .LVU284
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 960              		.loc 1 551 14 is_stmt 0 view .LVU285
 961 047e 03F48001 		and	r1, r3, #4194304
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 962              		.loc 1 551 80 view .LVU286
 963 0482 E269     		ldr	r2, [r4, #28]
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 964              		.loc 1 550 64 view .LVU287
 965 0484 9142     		cmp	r1, r2
 966 0486 26D1     		bne	.L82
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 967              		.loc 1 552 14 view .LVU288
 968 0488 03F03F02 		and	r2, r3, #63
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 969              		.loc 1 552 86 view .LVU289
 970 048c 216A     		ldr	r1, [r4, #32]
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 971              		.loc 1 551 92 view .LVU290
 972 048e 8A42     		cmp	r2, r1
 973 0490 2CD1     		bne	.L83
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 974              		.loc 1 553 79 view .LVU291
 975 0492 616A     		ldr	r1, [r4, #36]
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 976              		.loc 1 552 111 view .LVU292
 977 0494 47F6C072 		movw	r2, #32704
 978 0498 1A40     		ands	r2, r2, r3
 979 049a B2EB811F 		cmp	r2, r1, lsl #6
 980 049e 27D1     		bne	.L84
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 981              		.loc 1 554 14 view .LVU293
 982 04a0 03F44031 		and	r1, r3, #196608
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 983              		.loc 1 554 81 view .LVU294
 984 04a4 A26A     		ldr	r2, [r4, #40]
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 985              		.loc 1 554 87 view .LVU295
ARM GAS  /tmp/ccZegPfl.s 			page 30


 986 04a6 5208     		lsrs	r2, r2, #1
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 987              		.loc 1 554 94 view .LVU296
 988 04a8 013A     		subs	r2, r2, #1
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 989              		.loc 1 553 111 view .LVU297
 990 04aa B1EB024F 		cmp	r1, r2, lsl #16
 991 04ae 21D1     		bne	.L85
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 992              		.loc 1 555 14 view .LVU298
 993 04b0 03F07063 		and	r3, r3, #251658240
 994              	.LVL70:
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 995              		.loc 1 555 79 view .LVU299
 996 04b4 E26A     		ldr	r2, [r4, #44]
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 997              		.loc 1 554 126 view .LVU300
 998 04b6 B3EB026F 		cmp	r3, r2, lsl #24
 999 04ba 1DD1     		bne	.L86
 1000              		.loc 1 563 10 view .LVU301
 1001 04bc 0020     		movs	r0, #0
 1002 04be 06E0     		b	.L3
 1003              	.LVL71:
 1004              	.L64:
 1005              	.LCFI2:
 1006              		.cfi_def_cfa_offset 0
 1007              		.cfi_restore 4
 1008              		.cfi_restore 5
 1009              		.cfi_restore 6
 1010              		.cfi_restore 14
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1011              		.loc 1 226 12 view .LVU302
 1012 04c0 0120     		movs	r0, #1
 1013              	.LVL72:
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1014              		.loc 1 564 1 view .LVU303
 1015 04c2 7047     		bx	lr
 1016              	.LVL73:
 1017              	.L96:
 1018              	.LCFI3:
 1019              		.cfi_def_cfa_offset 24
 1020              		.cfi_offset 4, -16
 1021              		.cfi_offset 5, -12
 1022              		.cfi_offset 6, -8
 1023              		.cfi_offset 14, -4
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1024              		.loc 1 242 16 view .LVU304
 1025 04c4 0120     		movs	r0, #1
 1026 04c6 02E0     		b	.L3
 1027              	.L68:
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1028              		.loc 1 295 16 view .LVU305
 1029 04c8 0120     		movs	r0, #1
 1030 04ca 00E0     		b	.L3
 1031              	.L77:
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1032              		.loc 1 563 10 view .LVU306
ARM GAS  /tmp/ccZegPfl.s 			page 31


 1033 04cc 0020     		movs	r0, #0
 1034              	.LVL74:
 1035              	.L3:
 1036              		.loc 1 564 1 view .LVU307
 1037 04ce 02B0     		add	sp, sp, #8
 1038              	.LCFI4:
 1039              		.cfi_remember_state
 1040              		.cfi_def_cfa_offset 16
 1041              		@ sp needed
 1042 04d0 70BD     		pop	{r4, r5, r6, pc}
 1043              	.LVL75:
 1044              	.L81:
 1045              	.LCFI5:
 1046              		.cfi_restore_state
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1047              		.loc 1 535 16 view .LVU308
 1048 04d2 0120     		movs	r0, #1
 1049 04d4 FBE7     		b	.L3
 1050              	.LVL76:
 1051              	.L82:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 1052              		.loc 1 558 18 view .LVU309
 1053 04d6 0120     		movs	r0, #1
 1054 04d8 F9E7     		b	.L3
 1055              	.L119:
 1056 04da 00BF     		.align	2
 1057              	.L118:
 1058 04dc 00380240 		.word	1073887232
 1059 04e0 00700040 		.word	1073770496
 1060 04e4 00000000 		.word	.LC0
 1061 04e8 00004742 		.word	1111949312
 1062              	.L83:
 1063 04ec 0120     		movs	r0, #1
 1064 04ee EEE7     		b	.L3
 1065              	.L84:
 1066 04f0 0120     		movs	r0, #1
 1067 04f2 ECE7     		b	.L3
 1068              	.L85:
 1069 04f4 0120     		movs	r0, #1
 1070 04f6 EAE7     		b	.L3
 1071              	.LVL77:
 1072              	.L86:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 1073              		.loc 1 558 18 view .LVU310
 1074 04f8 0120     		movs	r0, #1
 1075 04fa E8E7     		b	.L3
 1076              		.cfi_endproc
 1077              	.LFE131:
 1079              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1080              		.align	1
 1081              		.global	HAL_RCC_MCOConfig
 1082              		.syntax unified
 1083              		.thumb
 1084              		.thumb_func
 1085              		.fpu fpv4-sp-d16
 1087              	HAL_RCC_MCOConfig:
 1088              	.LVL78:
ARM GAS  /tmp/ccZegPfl.s 			page 32


 1089              	.LFB133:
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
ARM GAS  /tmp/ccZegPfl.s 			page 33


 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccZegPfl.s 			page 34


 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
ARM GAS  /tmp/ccZegPfl.s 			page 35


 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1090              		.loc 1 776 1 is_stmt 1 view -0
 1091              		.cfi_startproc
 1092              		@ args = 0, pretend = 0, frame = 32
 1093              		@ frame_needed = 0, uses_anonymous_args = 0
 1094              		.loc 1 776 1 is_stmt 0 view .LVU312
 1095 0000 70B5     		push	{r4, r5, r6, lr}
 1096              	.LCFI6:
 1097              		.cfi_def_cfa_offset 16
 1098              		.cfi_offset 4, -16
 1099              		.cfi_offset 5, -12
 1100              		.cfi_offset 6, -8
 1101              		.cfi_offset 14, -4
 1102 0002 88B0     		sub	sp, sp, #32
 1103              	.LCFI7:
 1104              		.cfi_def_cfa_offset 48
ARM GAS  /tmp/ccZegPfl.s 			page 36


 1105 0004 0646     		mov	r6, r0
 1106 0006 0D46     		mov	r5, r1
 1107 0008 1446     		mov	r4, r2
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 1108              		.loc 1 777 3 is_stmt 1 view .LVU313
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 1109              		.loc 1 779 3 view .LVU314
 1110 000a 0128     		cmp	r0, #1
 1111 000c 39D8     		bhi	.L128
 1112              	.LVL79:
 1113              	.L121:
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1114              		.loc 1 780 3 view .LVU315
 1115 000e 5CB1     		cbz	r4, .L122
 1116              		.loc 1 780 3 is_stmt 0 discriminator 1 view .LVU316
 1117 0010 B4F1806F 		cmp	r4, #67108864
 1118 0014 08D0     		beq	.L122
 1119              		.loc 1 780 3 discriminator 2 view .LVU317
 1120 0016 B4F1A06F 		cmp	r4, #83886080
 1121 001a 05D0     		beq	.L122
 1122              		.loc 1 780 3 discriminator 3 view .LVU318
 1123 001c B4F1C06F 		cmp	r4, #100663296
 1124 0020 02D0     		beq	.L122
 1125              		.loc 1 780 3 discriminator 4 view .LVU319
 1126 0022 B4F1E06F 		cmp	r4, #117440512
 1127 0026 32D1     		bne	.L129
 1128              	.L122:
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 1129              		.loc 1 782 3 is_stmt 1 view .LVU320
 1130              		.loc 1 782 5 is_stmt 0 view .LVU321
 1131 0028 002E     		cmp	r6, #0
 1132 002a 3CD1     		bne	.L123
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 1133              		.loc 1 784 5 is_stmt 1 view .LVU322
 1134 002c 45B1     		cbz	r5, .L124
 1135              		.loc 1 784 5 is_stmt 0 discriminator 1 view .LVU323
 1136 002e B5F5001F 		cmp	r5, #2097152
 1137 0032 05D0     		beq	.L124
 1138              		.loc 1 784 5 discriminator 2 view .LVU324
 1139 0034 B5F5800F 		cmp	r5, #4194304
 1140 0038 02D0     		beq	.L124
 1141              		.loc 1 784 5 discriminator 3 view .LVU325
 1142 003a B5F5C00F 		cmp	r5, #6291456
 1143 003e 2CD1     		bne	.L130
 1144              	.L124:
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 1145              		.loc 1 787 5 is_stmt 1 view .LVU326
 1146              	.LBB5:
 1147              		.loc 1 787 5 view .LVU327
 1148 0040 0023     		movs	r3, #0
 1149 0042 0193     		str	r3, [sp, #4]
 1150              		.loc 1 787 5 view .LVU328
ARM GAS  /tmp/ccZegPfl.s 			page 37


 1151 0044 304E     		ldr	r6, .L132
 1152              	.LVL80:
 1153              		.loc 1 787 5 is_stmt 0 view .LVU329
 1154 0046 326B     		ldr	r2, [r6, #48]
 1155 0048 42F00102 		orr	r2, r2, #1
 1156 004c 3263     		str	r2, [r6, #48]
 1157              		.loc 1 787 5 is_stmt 1 view .LVU330
 1158 004e 326B     		ldr	r2, [r6, #48]
 1159 0050 02F00102 		and	r2, r2, #1
 1160 0054 0192     		str	r2, [sp, #4]
 1161              		.loc 1 787 5 view .LVU331
 1162 0056 019A     		ldr	r2, [sp, #4]
 1163              	.LBE5:
 1164              		.loc 1 787 5 view .LVU332
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 1165              		.loc 1 790 5 view .LVU333
 1166              		.loc 1 790 25 is_stmt 0 view .LVU334
 1167 0058 4FF48072 		mov	r2, #256
 1168 005c 0392     		str	r2, [sp, #12]
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1169              		.loc 1 791 5 is_stmt 1 view .LVU335
 1170              		.loc 1 791 26 is_stmt 0 view .LVU336
 1171 005e 0222     		movs	r2, #2
 1172 0060 0492     		str	r2, [sp, #16]
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1173              		.loc 1 792 5 is_stmt 1 view .LVU337
 1174              		.loc 1 792 27 is_stmt 0 view .LVU338
 1175 0062 0322     		movs	r2, #3
 1176 0064 0692     		str	r2, [sp, #24]
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1177              		.loc 1 793 5 is_stmt 1 view .LVU339
 1178              		.loc 1 793 26 is_stmt 0 view .LVU340
 1179 0066 0593     		str	r3, [sp, #20]
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1180              		.loc 1 794 5 is_stmt 1 view .LVU341
 1181              		.loc 1 794 31 is_stmt 0 view .LVU342
 1182 0068 0793     		str	r3, [sp, #28]
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1183              		.loc 1 795 5 is_stmt 1 view .LVU343
 1184 006a 03A9     		add	r1, sp, #12
 1185 006c 2748     		ldr	r0, .L132+4
 1186 006e FFF7FEFF 		bl	HAL_GPIO_Init
 1187              	.LVL81:
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 1188              		.loc 1 798 5 view .LVU344
 1189 0072 B368     		ldr	r3, [r6, #8]
 1190 0074 23F0EC63 		bic	r3, r3, #123731968
 1191 0078 2C43     		orrs	r4, r4, r5
 1192              	.LVL82:
 1193              		.loc 1 798 5 is_stmt 0 view .LVU345
 1194 007a 1C43     		orrs	r4, r4, r3
 1195 007c B460     		str	r4, [r6, #8]
 1196              	.L120:
ARM GAS  /tmp/ccZegPfl.s 			page 38


 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1197              		.loc 1 830 1 view .LVU346
 1198 007e 08B0     		add	sp, sp, #32
 1199              	.LCFI8:
 1200              		.cfi_remember_state
 1201              		.cfi_def_cfa_offset 16
 1202              		@ sp needed
 1203 0080 70BD     		pop	{r4, r5, r6, pc}
 1204              	.LVL83:
 1205              	.L128:
 1206              	.LCFI9:
 1207              		.cfi_restore_state
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1208              		.loc 1 779 3 discriminator 1 view .LVU347
 1209 0082 40F20B31 		movw	r1, #779
 1210              	.LVL84:
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1211              		.loc 1 779 3 discriminator 1 view .LVU348
 1212 0086 2248     		ldr	r0, .L132+8
 1213              	.LVL85:
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1214              		.loc 1 779 3 discriminator 1 view .LVU349
 1215 0088 FFF7FEFF 		bl	assert_failed
 1216              	.LVL86:
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1217              		.loc 1 779 3 discriminator 1 view .LVU350
ARM GAS  /tmp/ccZegPfl.s 			page 39


 1218 008c BFE7     		b	.L121
 1219              	.L129:
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 1220              		.loc 1 780 3 discriminator 5 view .LVU351
 1221 008e 4FF44371 		mov	r1, #780
 1222 0092 1F48     		ldr	r0, .L132+8
 1223 0094 FFF7FEFF 		bl	assert_failed
 1224              	.LVL87:
 1225 0098 C6E7     		b	.L122
 1226              	.L130:
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1227              		.loc 1 784 5 discriminator 4 view .LVU352
 1228 009a 4FF44471 		mov	r1, #784
 1229 009e 1C48     		ldr	r0, .L132+8
 1230 00a0 FFF7FEFF 		bl	assert_failed
 1231              	.LVL88:
 1232 00a4 CCE7     		b	.L124
 1233              	.L123:
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1234              		.loc 1 808 5 is_stmt 1 view .LVU353
 1235 00a6 45B1     		cbz	r5, .L126
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1236              		.loc 1 808 5 is_stmt 0 discriminator 1 view .LVU354
 1237 00a8 B5F1804F 		cmp	r5, #1073741824
 1238 00ac 05D0     		beq	.L126
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1239              		.loc 1 808 5 discriminator 2 view .LVU355
 1240 00ae B5F1004F 		cmp	r5, #-2147483648
 1241 00b2 02D0     		beq	.L126
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1242              		.loc 1 808 5 discriminator 3 view .LVU356
 1243 00b4 B5F1404F 		cmp	r5, #-1073741824
 1244 00b8 20D1     		bne	.L131
 1245              	.L126:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1246              		.loc 1 811 5 is_stmt 1 view .LVU357
 1247              	.LBB6:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1248              		.loc 1 811 5 view .LVU358
 1249 00ba 0023     		movs	r3, #0
 1250 00bc 0293     		str	r3, [sp, #8]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1251              		.loc 1 811 5 view .LVU359
 1252 00be 124E     		ldr	r6, .L132
 1253              	.LVL89:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1254              		.loc 1 811 5 is_stmt 0 view .LVU360
 1255 00c0 326B     		ldr	r2, [r6, #48]
 1256 00c2 42F00402 		orr	r2, r2, #4
 1257 00c6 3263     		str	r2, [r6, #48]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1258              		.loc 1 811 5 is_stmt 1 view .LVU361
 1259 00c8 326B     		ldr	r2, [r6, #48]
 1260 00ca 02F00402 		and	r2, r2, #4
 1261 00ce 0292     		str	r2, [sp, #8]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1262              		.loc 1 811 5 view .LVU362
ARM GAS  /tmp/ccZegPfl.s 			page 40


 1263 00d0 029A     		ldr	r2, [sp, #8]
 1264              	.LBE6:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1265              		.loc 1 811 5 view .LVU363
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1266              		.loc 1 814 5 view .LVU364
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1267              		.loc 1 814 25 is_stmt 0 view .LVU365
 1268 00d2 4FF40072 		mov	r2, #512
 1269 00d6 0392     		str	r2, [sp, #12]
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1270              		.loc 1 815 5 is_stmt 1 view .LVU366
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1271              		.loc 1 815 26 is_stmt 0 view .LVU367
 1272 00d8 0222     		movs	r2, #2
 1273 00da 0492     		str	r2, [sp, #16]
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1274              		.loc 1 816 5 is_stmt 1 view .LVU368
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1275              		.loc 1 816 27 is_stmt 0 view .LVU369
 1276 00dc 0322     		movs	r2, #3
 1277 00de 0692     		str	r2, [sp, #24]
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1278              		.loc 1 817 5 is_stmt 1 view .LVU370
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1279              		.loc 1 817 26 is_stmt 0 view .LVU371
 1280 00e0 0593     		str	r3, [sp, #20]
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1281              		.loc 1 818 5 is_stmt 1 view .LVU372
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1282              		.loc 1 818 31 is_stmt 0 view .LVU373
 1283 00e2 0793     		str	r3, [sp, #28]
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1284              		.loc 1 819 5 is_stmt 1 view .LVU374
 1285 00e4 03A9     		add	r1, sp, #12
 1286 00e6 0B48     		ldr	r0, .L132+12
 1287 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 1288              	.LVL90:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1289              		.loc 1 822 5 view .LVU375
 1290 00ec B268     		ldr	r2, [r6, #8]
 1291 00ee 22F07842 		bic	r2, r2, #-134217728
 1292 00f2 45EAC404 		orr	r4, r5, r4, lsl #3
 1293              	.LVL91:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1294              		.loc 1 822 5 is_stmt 0 view .LVU376
 1295 00f6 1443     		orrs	r4, r4, r2
 1296 00f8 B460     		str	r4, [r6, #8]
 1297              		.loc 1 830 1 view .LVU377
 1298 00fa C0E7     		b	.L120
 1299              	.LVL92:
 1300              	.L131:
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1301              		.loc 1 808 5 discriminator 4 view .LVU378
 1302 00fc 4FF44A71 		mov	r1, #808
 1303 0100 0348     		ldr	r0, .L132+8
 1304 0102 FFF7FEFF 		bl	assert_failed
ARM GAS  /tmp/ccZegPfl.s 			page 41


 1305              	.LVL93:
 1306 0106 D8E7     		b	.L126
 1307              	.L133:
 1308              		.align	2
 1309              	.L132:
 1310 0108 00380240 		.word	1073887232
 1311 010c 00000240 		.word	1073872896
 1312 0110 00000000 		.word	.LC0
 1313 0114 00080240 		.word	1073874944
 1314              		.cfi_endproc
 1315              	.LFE133:
 1317              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1318              		.align	1
 1319              		.global	HAL_RCC_EnableCSS
 1320              		.syntax unified
 1321              		.thumb
 1322              		.thumb_func
 1323              		.fpu fpv4-sp-d16
 1325              	HAL_RCC_EnableCSS:
 1326              	.LFB134:
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1327              		.loc 1 842 1 is_stmt 1 view -0
 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 0
 1330              		@ frame_needed = 0, uses_anonymous_args = 0
 1331              		@ link register save eliminated.
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1332              		.loc 1 843 3 view .LVU380
 1333              		.loc 1 843 38 is_stmt 0 view .LVU381
 1334 0000 014B     		ldr	r3, .L135
 1335 0002 0122     		movs	r2, #1
 1336 0004 DA64     		str	r2, [r3, #76]
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1337              		.loc 1 844 1 view .LVU382
 1338 0006 7047     		bx	lr
 1339              	.L136:
 1340              		.align	2
 1341              	.L135:
 1342 0008 00004742 		.word	1111949312
 1343              		.cfi_endproc
 1344              	.LFE134:
 1346              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1347              		.align	1
 1348              		.global	HAL_RCC_DisableCSS
 1349              		.syntax unified
 1350              		.thumb
ARM GAS  /tmp/ccZegPfl.s 			page 42


 1351              		.thumb_func
 1352              		.fpu fpv4-sp-d16
 1354              	HAL_RCC_DisableCSS:
 1355              	.LFB135:
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1356              		.loc 1 851 1 is_stmt 1 view -0
 1357              		.cfi_startproc
 1358              		@ args = 0, pretend = 0, frame = 0
 1359              		@ frame_needed = 0, uses_anonymous_args = 0
 1360              		@ link register save eliminated.
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1361              		.loc 1 852 3 view .LVU384
 1362              		.loc 1 852 38 is_stmt 0 view .LVU385
 1363 0000 014B     		ldr	r3, .L138
 1364 0002 0022     		movs	r2, #0
 1365 0004 DA64     		str	r2, [r3, #76]
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1366              		.loc 1 853 1 view .LVU386
 1367 0006 7047     		bx	lr
 1368              	.L139:
 1369              		.align	2
 1370              	.L138:
 1371 0008 00004742 		.word	1111949312
 1372              		.cfi_endproc
 1373              	.LFE135:
 1375              		.global	__aeabi_uldivmod
 1376              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1377              		.align	1
 1378              		.weak	HAL_RCC_GetSysClockFreq
 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1382              		.fpu fpv4-sp-d16
 1384              	HAL_RCC_GetSysClockFreq:
 1385              	.LFB136:
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
ARM GAS  /tmp/ccZegPfl.s 			page 43


 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1386              		.loc 1 886 1 is_stmt 1 view -0
 1387              		.cfi_startproc
 1388              		@ args = 0, pretend = 0, frame = 0
 1389              		@ frame_needed = 0, uses_anonymous_args = 0
 1390 0000 08B5     		push	{r3, lr}
 1391              	.LCFI10:
 1392              		.cfi_def_cfa_offset 8
 1393              		.cfi_offset 3, -8
 1394              		.cfi_offset 14, -4
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1395              		.loc 1 887 3 view .LVU388
 1396              	.LVL94:
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1397              		.loc 1 888 3 view .LVU389
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1398              		.loc 1 891 3 view .LVU390
 1399              		.loc 1 891 14 is_stmt 0 view .LVU391
 1400 0002 254B     		ldr	r3, .L147
 1401 0004 9B68     		ldr	r3, [r3, #8]
 1402              		.loc 1 891 21 view .LVU392
 1403 0006 03F00C03 		and	r3, r3, #12
 1404              		.loc 1 891 3 view .LVU393
 1405 000a 042B     		cmp	r3, #4
 1406 000c 3FD0     		beq	.L144
 1407 000e 082B     		cmp	r3, #8
 1408 0010 3FD1     		bne	.L145
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        break;
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
ARM GAS  /tmp/ccZegPfl.s 			page 44


 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1409              		.loc 1 907 7 is_stmt 1 view .LVU394
 1410              		.loc 1 907 17 is_stmt 0 view .LVU395
 1411 0012 214B     		ldr	r3, .L147
 1412 0014 5A68     		ldr	r2, [r3, #4]
 1413              		.loc 1 907 12 view .LVU396
 1414 0016 02F03F02 		and	r2, r2, #63
 1415              	.LVL95:
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1416              		.loc 1 908 7 is_stmt 1 view .LVU397
 1417              		.loc 1 908 10 is_stmt 0 view .LVU398
 1418 001a 5B68     		ldr	r3, [r3, #4]
 1419              		.loc 1 908 9 view .LVU399
 1420 001c 13F4800F 		tst	r3, #4194304
 1421 0020 12D0     		beq	.L142
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1422              		.loc 1 911 9 is_stmt 1 view .LVU400
 1423              		.loc 1 911 72 is_stmt 0 view .LVU401
 1424 0022 1D4B     		ldr	r3, .L147
 1425 0024 5968     		ldr	r1, [r3, #4]
 1426              		.loc 1 911 56 view .LVU402
 1427 0026 C1F38811 		ubfx	r1, r1, #6, #9
 1428              		.loc 1 911 53 view .LVU403
 1429 002a 1C48     		ldr	r0, .L147+4
 1430              		.loc 1 911 130 view .LVU404
 1431 002c 0023     		movs	r3, #0
 1432 002e A1FB0001 		umull	r0, r1, r1, r0
 1433 0032 FFF7FEFF 		bl	__aeabi_uldivmod
 1434              	.LVL96:
 1435              	.L143:
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 1436              		.loc 1 918 7 is_stmt 1 view .LVU405
 1437              		.loc 1 918 21 is_stmt 0 view .LVU406
 1438 0036 184B     		ldr	r3, .L147
 1439 0038 5B68     		ldr	r3, [r3, #4]
 1440              		.loc 1 918 51 view .LVU407
 1441 003a C3F30143 		ubfx	r3, r3, #16, #2
 1442              		.loc 1 918 76 view .LVU408
 1443 003e 0133     		adds	r3, r3, #1
 1444              		.loc 1 918 12 view .LVU409
 1445 0040 5B00     		lsls	r3, r3, #1
 1446              	.LVL97:
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco/pllp;
 1447              		.loc 1 920 7 is_stmt 1 view .LVU410
 1448              		.loc 1 920 20 is_stmt 0 view .LVU411
ARM GAS  /tmp/ccZegPfl.s 			page 45


 1449 0042 B0FBF3F0 		udiv	r0, r0, r3
 1450              	.LVL98:
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1451              		.loc 1 921 7 is_stmt 1 view .LVU412
 1452 0046 25E0     		b	.L140
 1453              	.LVL99:
 1454              	.L142:
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1455              		.loc 1 916 9 view .LVU413
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1456              		.loc 1 916 72 is_stmt 0 view .LVU414
 1457 0048 134B     		ldr	r3, .L147
 1458 004a 5968     		ldr	r1, [r3, #4]
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1459              		.loc 1 916 56 view .LVU415
 1460 004c C1F3881C 		ubfx	ip, r1, #6, #9
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1461              		.loc 1 916 53 view .LVU416
 1462 0050 4FEA4C11 		lsl	r1, ip, #5
 1463 0054 B1EB0C00 		subs	r0, r1, ip
 1464 0058 6EEB0E0E 		sbc	lr, lr, lr
 1465 005c 4FEA8E13 		lsl	r3, lr, #6
 1466 0060 43EA9063 		orr	r3, r3, r0, lsr #26
 1467 0064 8101     		lsls	r1, r0, #6
 1468 0066 091A     		subs	r1, r1, r0
 1469 0068 63EB0E03 		sbc	r3, r3, lr
 1470 006c DB00     		lsls	r3, r3, #3
 1471 006e 43EA5173 		orr	r3, r3, r1, lsr #29
 1472 0072 C900     		lsls	r1, r1, #3
 1473 0074 11EB0C0C 		adds	ip, r1, ip
 1474 0078 43F10003 		adc	r3, r3, #0
 1475 007c 9902     		lsls	r1, r3, #10
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1476              		.loc 1 916 130 view .LVU417
 1477 007e 0023     		movs	r3, #0
 1478 0080 4FEA8C20 		lsl	r0, ip, #10
 1479 0084 41EA9C51 		orr	r1, r1, ip, lsr #22
 1480 0088 FFF7FEFF 		bl	__aeabi_uldivmod
 1481              	.LVL100:
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1482              		.loc 1 916 130 view .LVU418
 1483 008c D3E7     		b	.L143
 1484              	.LVL101:
 1485              	.L144:
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1486              		.loc 1 900 20 view .LVU419
 1487 008e 0348     		ldr	r0, .L147+4
 1488 0090 00E0     		b	.L140
 1489              	.L145:
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1490              		.loc 1 891 3 view .LVU420
 1491 0092 0348     		ldr	r0, .L147+8
 1492              	.LVL102:
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
ARM GAS  /tmp/ccZegPfl.s 			page 46


 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 1493              		.loc 1 929 3 is_stmt 1 view .LVU421
 1494              	.L140:
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1495              		.loc 1 930 1 is_stmt 0 view .LVU422
 1496 0094 08BD     		pop	{r3, pc}
 1497              	.L148:
 1498 0096 00BF     		.align	2
 1499              	.L147:
 1500 0098 00380240 		.word	1073887232
 1501 009c 40787D01 		.word	25000000
 1502 00a0 0024F400 		.word	16000000
 1503              		.cfi_endproc
 1504              	.LFE136:
 1506              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1507              		.align	1
 1508              		.global	HAL_RCC_ClockConfig
 1509              		.syntax unified
 1510              		.thumb
 1511              		.thumb_func
 1512              		.fpu fpv4-sp-d16
 1514              	HAL_RCC_ClockConfig:
 1515              	.LVL103:
 1516              	.LFB132:
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1517              		.loc 1 592 1 is_stmt 1 view -0
 1518              		.cfi_startproc
 1519              		@ args = 0, pretend = 0, frame = 0
 1520              		@ frame_needed = 0, uses_anonymous_args = 0
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1521              		.loc 1 593 3 view .LVU424
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1522              		.loc 1 596 3 view .LVU425
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1523              		.loc 1 596 5 is_stmt 0 view .LVU426
 1524 0000 0028     		cmp	r0, #0
 1525 0002 00F0F780 		beq	.L170
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1526              		.loc 1 592 1 view .LVU427
 1527 0006 70B5     		push	{r4, r5, r6, lr}
 1528              	.LCFI11:
 1529              		.cfi_def_cfa_offset 16
 1530              		.cfi_offset 4, -16
 1531              		.cfi_offset 5, -12
 1532              		.cfi_offset 6, -8
 1533              		.cfi_offset 14, -4
 1534 0008 0D46     		mov	r5, r1
 1535 000a 0446     		mov	r4, r0
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1536              		.loc 1 602 3 is_stmt 1 view .LVU428
 1537 000c 0368     		ldr	r3, [r0]
 1538 000e 013B     		subs	r3, r3, #1
 1539 0010 0E2B     		cmp	r3, #14
 1540 0012 6BD8     		bhi	.L181
ARM GAS  /tmp/ccZegPfl.s 			page 47


 1541              	.LVL104:
 1542              	.L151:
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1543              		.loc 1 603 3 view .LVU429
 1544 0014 072D     		cmp	r5, #7
 1545 0016 6FD8     		bhi	.L182
 1546              	.L152:
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1547              		.loc 1 610 3 view .LVU430
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1548              		.loc 1 610 17 is_stmt 0 view .LVU431
 1549 0018 7A4B     		ldr	r3, .L189
 1550 001a 1B68     		ldr	r3, [r3]
 1551 001c 03F00703 		and	r3, r3, #7
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1552              		.loc 1 610 5 view .LVU432
 1553 0020 AB42     		cmp	r3, r5
 1554 0022 08D2     		bcs	.L153
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1555              		.loc 1 613 5 is_stmt 1 view .LVU433
 1556 0024 EBB2     		uxtb	r3, r5
 1557 0026 774A     		ldr	r2, .L189
 1558 0028 1370     		strb	r3, [r2]
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1559              		.loc 1 617 5 view .LVU434
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1560              		.loc 1 617 8 is_stmt 0 view .LVU435
 1561 002a 1368     		ldr	r3, [r2]
 1562 002c 03F00703 		and	r3, r3, #7
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1563              		.loc 1 617 7 view .LVU436
 1564 0030 AB42     		cmp	r3, r5
 1565 0032 40F0E180 		bne	.L171
 1566              	.L153:
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1567              		.loc 1 624 3 is_stmt 1 view .LVU437
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1568              		.loc 1 624 25 is_stmt 0 view .LVU438
 1569 0036 2368     		ldr	r3, [r4]
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1570              		.loc 1 624 5 view .LVU439
 1571 0038 13F0020F 		tst	r3, #2
 1572 003c 29D0     		beq	.L154
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1573              		.loc 1 628 5 is_stmt 1 view .LVU440
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1574              		.loc 1 628 7 is_stmt 0 view .LVU441
 1575 003e 13F0040F 		tst	r3, #4
 1576 0042 04D0     		beq	.L155
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1577              		.loc 1 630 7 is_stmt 1 view .LVU442
 1578 0044 704A     		ldr	r2, .L189+4
 1579 0046 9368     		ldr	r3, [r2, #8]
 1580 0048 43F4E053 		orr	r3, r3, #7168
 1581 004c 9360     		str	r3, [r2, #8]
 1582              	.L155:
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccZegPfl.s 			page 48


 1583              		.loc 1 633 5 view .LVU443
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1584              		.loc 1 633 27 is_stmt 0 view .LVU444
 1585 004e 2368     		ldr	r3, [r4]
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1586              		.loc 1 633 7 view .LVU445
 1587 0050 13F0080F 		tst	r3, #8
 1588 0054 04D0     		beq	.L156
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1589              		.loc 1 635 7 is_stmt 1 view .LVU446
 1590 0056 6C4A     		ldr	r2, .L189+4
 1591 0058 9368     		ldr	r3, [r2, #8]
 1592 005a 43F46043 		orr	r3, r3, #57344
 1593 005e 9360     		str	r3, [r2, #8]
 1594              	.L156:
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1595              		.loc 1 638 5 view .LVU447
 1596 0060 A368     		ldr	r3, [r4, #8]
 1597 0062 7BB1     		cbz	r3, .L157
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1598              		.loc 1 638 5 is_stmt 0 discriminator 1 view .LVU448
 1599 0064 802B     		cmp	r3, #128
 1600 0066 0DD0     		beq	.L157
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1601              		.loc 1 638 5 discriminator 2 view .LVU449
 1602 0068 902B     		cmp	r3, #144
 1603 006a 0BD0     		beq	.L157
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1604              		.loc 1 638 5 discriminator 3 view .LVU450
 1605 006c A02B     		cmp	r3, #160
 1606 006e 09D0     		beq	.L157
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1607              		.loc 1 638 5 discriminator 4 view .LVU451
 1608 0070 B02B     		cmp	r3, #176
 1609 0072 07D0     		beq	.L157
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1610              		.loc 1 638 5 discriminator 5 view .LVU452
 1611 0074 C02B     		cmp	r3, #192
 1612 0076 05D0     		beq	.L157
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1613              		.loc 1 638 5 discriminator 6 view .LVU453
 1614 0078 D02B     		cmp	r3, #208
 1615 007a 03D0     		beq	.L157
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1616              		.loc 1 638 5 discriminator 7 view .LVU454
 1617 007c E02B     		cmp	r3, #224
 1618 007e 01D0     		beq	.L157
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1619              		.loc 1 638 5 discriminator 8 view .LVU455
 1620 0080 F02B     		cmp	r3, #240
 1621 0082 3FD1     		bne	.L183
 1622              	.L157:
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1623              		.loc 1 639 5 is_stmt 1 view .LVU456
 1624 0084 604A     		ldr	r2, .L189+4
 1625 0086 9368     		ldr	r3, [r2, #8]
 1626 0088 23F0F003 		bic	r3, r3, #240
ARM GAS  /tmp/ccZegPfl.s 			page 49


 1627 008c A168     		ldr	r1, [r4, #8]
 1628 008e 0B43     		orrs	r3, r3, r1
 1629 0090 9360     		str	r3, [r2, #8]
 1630              	.L154:
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1631              		.loc 1 643 3 view .LVU457
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1632              		.loc 1 643 25 is_stmt 0 view .LVU458
 1633 0092 2368     		ldr	r3, [r4]
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1634              		.loc 1 643 5 view .LVU459
 1635 0094 13F0010F 		tst	r3, #1
 1636 0098 4ED0     		beq	.L158
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1637              		.loc 1 645 5 is_stmt 1 view .LVU460
 1638 009a 6368     		ldr	r3, [r4, #4]
 1639 009c 032B     		cmp	r3, #3
 1640 009e 37D8     		bhi	.L184
 1641              	.L159:
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1642              		.loc 1 648 5 view .LVU461
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1643              		.loc 1 648 25 is_stmt 0 view .LVU462
 1644 00a0 6368     		ldr	r3, [r4, #4]
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1645              		.loc 1 648 7 view .LVU463
 1646 00a2 012B     		cmp	r3, #1
 1647 00a4 3AD0     		beq	.L185
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1648              		.loc 1 657 10 is_stmt 1 view .LVU464
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1649              		.loc 1 657 76 is_stmt 0 view .LVU465
 1650 00a6 9A1E     		subs	r2, r3, #2
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1651              		.loc 1 657 12 view .LVU466
 1652 00a8 012A     		cmp	r2, #1
 1653 00aa 3ED9     		bls	.L186
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1654              		.loc 1 670 7 is_stmt 1 view .LVU467
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1655              		.loc 1 670 10 is_stmt 0 view .LVU468
 1656 00ac 564A     		ldr	r2, .L189+4
 1657 00ae 1268     		ldr	r2, [r2]
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1658              		.loc 1 670 9 view .LVU469
 1659 00b0 12F0020F 		tst	r2, #2
 1660 00b4 00F0A280 		beq	.L174
 1661              	.L161:
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1662              		.loc 1 676 5 is_stmt 1 view .LVU470
 1663 00b8 5349     		ldr	r1, .L189+4
 1664 00ba 8A68     		ldr	r2, [r1, #8]
 1665 00bc 22F00302 		bic	r2, r2, #3
 1666 00c0 1343     		orrs	r3, r3, r2
 1667 00c2 8B60     		str	r3, [r1, #8]
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1668              		.loc 1 679 5 view .LVU471
ARM GAS  /tmp/ccZegPfl.s 			page 50


 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1669              		.loc 1 679 17 is_stmt 0 view .LVU472
 1670 00c4 FFF7FEFF 		bl	HAL_GetTick
 1671              	.LVL105:
 1672 00c8 0646     		mov	r6, r0
 1673              	.LVL106:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1674              		.loc 1 681 5 is_stmt 1 view .LVU473
 1675              	.L163:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1676              		.loc 1 681 11 view .LVU474
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1677              		.loc 1 681 12 is_stmt 0 view .LVU475
 1678 00ca 4F4B     		ldr	r3, .L189+4
 1679 00cc 9B68     		ldr	r3, [r3, #8]
 1680 00ce 03F00C03 		and	r3, r3, #12
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1681              		.loc 1 681 63 view .LVU476
 1682 00d2 6268     		ldr	r2, [r4, #4]
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1683              		.loc 1 681 11 view .LVU477
 1684 00d4 B3EB820F 		cmp	r3, r2, lsl #2
 1685 00d8 2ED0     		beq	.L158
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1686              		.loc 1 683 7 is_stmt 1 view .LVU478
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1687              		.loc 1 683 12 is_stmt 0 view .LVU479
 1688 00da FFF7FEFF 		bl	HAL_GetTick
 1689              	.LVL107:
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1690              		.loc 1 683 26 view .LVU480
 1691 00de 801B     		subs	r0, r0, r6
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1692              		.loc 1 683 10 view .LVU481
 1693 00e0 41F28833 		movw	r3, #5000
 1694 00e4 9842     		cmp	r0, r3
 1695 00e6 F0D9     		bls	.L163
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1696              		.loc 1 685 16 view .LVU482
 1697 00e8 0320     		movs	r0, #3
 1698 00ea 76E0     		b	.L150
 1699              	.LVL108:
 1700              	.L181:
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1701              		.loc 1 602 3 discriminator 1 view .LVU483
 1702 00ec 40F25A21 		movw	r1, #602
 1703              	.LVL109:
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1704              		.loc 1 602 3 discriminator 1 view .LVU484
 1705 00f0 4648     		ldr	r0, .L189+8
 1706              	.LVL110:
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1707              		.loc 1 602 3 discriminator 1 view .LVU485
 1708 00f2 FFF7FEFF 		bl	assert_failed
 1709              	.LVL111:
 1710 00f6 8DE7     		b	.L151
 1711              	.L182:
ARM GAS  /tmp/ccZegPfl.s 			page 51


 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1712              		.loc 1 603 3 discriminator 1 view .LVU486
 1713 00f8 40F25B21 		movw	r1, #603
 1714 00fc 4348     		ldr	r0, .L189+8
 1715 00fe FFF7FEFF 		bl	assert_failed
 1716              	.LVL112:
 1717 0102 89E7     		b	.L152
 1718              	.L183:
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1719              		.loc 1 638 5 discriminator 9 view .LVU487
 1720 0104 40F27E21 		movw	r1, #638
 1721 0108 4048     		ldr	r0, .L189+8
 1722 010a FFF7FEFF 		bl	assert_failed
 1723              	.LVL113:
 1724 010e B9E7     		b	.L157
 1725              	.L184:
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1726              		.loc 1 645 5 discriminator 1 view .LVU488
 1727 0110 40F28521 		movw	r1, #645
 1728 0114 3D48     		ldr	r0, .L189+8
 1729 0116 FFF7FEFF 		bl	assert_failed
 1730              	.LVL114:
 1731 011a C1E7     		b	.L159
 1732              	.L185:
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1733              		.loc 1 651 7 is_stmt 1 view .LVU489
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1734              		.loc 1 651 10 is_stmt 0 view .LVU490
 1735 011c 3A4A     		ldr	r2, .L189+4
 1736 011e 1268     		ldr	r2, [r2]
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1737              		.loc 1 651 9 view .LVU491
 1738 0120 12F4003F 		tst	r2, #131072
 1739 0124 C8D1     		bne	.L161
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1740              		.loc 1 653 16 view .LVU492
 1741 0126 0120     		movs	r0, #1
 1742 0128 57E0     		b	.L150
 1743              	.L186:
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1744              		.loc 1 661 7 is_stmt 1 view .LVU493
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1745              		.loc 1 661 10 is_stmt 0 view .LVU494
 1746 012a 374A     		ldr	r2, .L189+4
 1747 012c 1268     		ldr	r2, [r2]
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1748              		.loc 1 661 9 view .LVU495
 1749 012e 12F0007F 		tst	r2, #33554432
 1750 0132 C1D1     		bne	.L161
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1751              		.loc 1 663 16 view .LVU496
 1752 0134 0120     		movs	r0, #1
 1753 0136 50E0     		b	.L150
 1754              	.L158:
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1755              		.loc 1 691 3 is_stmt 1 view .LVU497
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccZegPfl.s 			page 52


 1756              		.loc 1 691 17 is_stmt 0 view .LVU498
 1757 0138 324B     		ldr	r3, .L189
 1758 013a 1B68     		ldr	r3, [r3]
 1759 013c 03F00703 		and	r3, r3, #7
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1760              		.loc 1 691 5 view .LVU499
 1761 0140 AB42     		cmp	r3, r5
 1762 0142 07D9     		bls	.L165
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1763              		.loc 1 694 5 is_stmt 1 view .LVU500
 1764 0144 EAB2     		uxtb	r2, r5
 1765 0146 2F4B     		ldr	r3, .L189
 1766 0148 1A70     		strb	r2, [r3]
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1767              		.loc 1 698 5 view .LVU501
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1768              		.loc 1 698 8 is_stmt 0 view .LVU502
 1769 014a 1B68     		ldr	r3, [r3]
 1770 014c 03F00703 		and	r3, r3, #7
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1771              		.loc 1 698 7 view .LVU503
 1772 0150 AB42     		cmp	r3, r5
 1773 0152 55D1     		bne	.L176
 1774              	.L165:
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1775              		.loc 1 705 3 is_stmt 1 view .LVU504
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1776              		.loc 1 705 25 is_stmt 0 view .LVU505
 1777 0154 2368     		ldr	r3, [r4]
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1778              		.loc 1 705 5 view .LVU506
 1779 0156 13F0040F 		tst	r3, #4
 1780 015a 14D0     		beq	.L166
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1781              		.loc 1 707 5 is_stmt 1 view .LVU507
 1782 015c E368     		ldr	r3, [r4, #12]
 1783 015e 5BB1     		cbz	r3, .L167
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1784              		.loc 1 707 5 is_stmt 0 discriminator 1 view .LVU508
 1785 0160 B3F5805F 		cmp	r3, #4096
 1786 0164 08D0     		beq	.L167
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1787              		.loc 1 707 5 discriminator 2 view .LVU509
 1788 0166 B3F5A05F 		cmp	r3, #5120
 1789 016a 05D0     		beq	.L167
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1790              		.loc 1 707 5 discriminator 3 view .LVU510
 1791 016c B3F5C05F 		cmp	r3, #6144
 1792 0170 02D0     		beq	.L167
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1793              		.loc 1 707 5 discriminator 4 view .LVU511
 1794 0172 B3F5E05F 		cmp	r3, #7168
 1795 0176 31D1     		bne	.L187
 1796              	.L167:
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1797              		.loc 1 708 5 is_stmt 1 view .LVU512
 1798 0178 234A     		ldr	r2, .L189+4
ARM GAS  /tmp/ccZegPfl.s 			page 53


 1799 017a 9368     		ldr	r3, [r2, #8]
 1800 017c 23F4E053 		bic	r3, r3, #7168
 1801 0180 E168     		ldr	r1, [r4, #12]
 1802 0182 0B43     		orrs	r3, r3, r1
 1803 0184 9360     		str	r3, [r2, #8]
 1804              	.L166:
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1805              		.loc 1 712 3 view .LVU513
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1806              		.loc 1 712 25 is_stmt 0 view .LVU514
 1807 0186 2368     		ldr	r3, [r4]
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1808              		.loc 1 712 5 view .LVU515
 1809 0188 13F0080F 		tst	r3, #8
 1810 018c 15D0     		beq	.L168
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1811              		.loc 1 714 5 is_stmt 1 view .LVU516
 1812 018e 2369     		ldr	r3, [r4, #16]
 1813 0190 5BB1     		cbz	r3, .L169
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1814              		.loc 1 714 5 is_stmt 0 discriminator 1 view .LVU517
 1815 0192 B3F5805F 		cmp	r3, #4096
 1816 0196 08D0     		beq	.L169
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1817              		.loc 1 714 5 discriminator 2 view .LVU518
 1818 0198 B3F5A05F 		cmp	r3, #5120
 1819 019c 05D0     		beq	.L169
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1820              		.loc 1 714 5 discriminator 3 view .LVU519
 1821 019e B3F5C05F 		cmp	r3, #6144
 1822 01a2 02D0     		beq	.L169
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1823              		.loc 1 714 5 discriminator 4 view .LVU520
 1824 01a4 B3F5E05F 		cmp	r3, #7168
 1825 01a8 1ED1     		bne	.L188
 1826              	.L169:
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1827              		.loc 1 715 5 is_stmt 1 view .LVU521
 1828 01aa 174A     		ldr	r2, .L189+4
 1829 01ac 9368     		ldr	r3, [r2, #8]
 1830 01ae 23F46043 		bic	r3, r3, #57344
 1831 01b2 2169     		ldr	r1, [r4, #16]
 1832 01b4 43EAC103 		orr	r3, r3, r1, lsl #3
 1833 01b8 9360     		str	r3, [r2, #8]
 1834              	.L168:
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1835              		.loc 1 719 3 view .LVU522
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1836              		.loc 1 719 21 is_stmt 0 view .LVU523
 1837 01ba FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1838              	.LVL115:
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1839              		.loc 1 719 68 view .LVU524
 1840 01be 124B     		ldr	r3, .L189+4
 1841 01c0 9B68     		ldr	r3, [r3, #8]
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1842              		.loc 1 719 91 view .LVU525
ARM GAS  /tmp/ccZegPfl.s 			page 54


 1843 01c2 C3F30313 		ubfx	r3, r3, #4, #4
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1844              		.loc 1 719 63 view .LVU526
 1845 01c6 124A     		ldr	r2, .L189+12
 1846 01c8 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1847              		.loc 1 719 47 view .LVU527
 1848 01ca D840     		lsrs	r0, r0, r3
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1849              		.loc 1 719 19 view .LVU528
 1850 01cc 114B     		ldr	r3, .L189+16
 1851 01ce 1860     		str	r0, [r3]
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1852              		.loc 1 722 3 is_stmt 1 view .LVU529
 1853 01d0 114B     		ldr	r3, .L189+20
 1854 01d2 1868     		ldr	r0, [r3]
 1855 01d4 FFF7FEFF 		bl	HAL_InitTick
 1856              	.LVL116:
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1857              		.loc 1 724 3 view .LVU530
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1858              		.loc 1 724 10 is_stmt 0 view .LVU531
 1859 01d8 0020     		movs	r0, #0
 1860              	.L150:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1861              		.loc 1 725 1 view .LVU532
 1862 01da 70BD     		pop	{r4, r5, r6, pc}
 1863              	.LVL117:
 1864              	.L187:
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1865              		.loc 1 707 5 discriminator 5 view .LVU533
 1866 01dc 40F2C321 		movw	r1, #707
 1867 01e0 0A48     		ldr	r0, .L189+8
 1868 01e2 FFF7FEFF 		bl	assert_failed
 1869              	.LVL118:
 1870 01e6 C7E7     		b	.L167
 1871              	.L188:
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1872              		.loc 1 714 5 discriminator 5 view .LVU534
 1873 01e8 40F2CA21 		movw	r1, #714
 1874 01ec 0748     		ldr	r0, .L189+8
 1875 01ee FFF7FEFF 		bl	assert_failed
 1876              	.LVL119:
 1877 01f2 DAE7     		b	.L169
 1878              	.LVL120:
 1879              	.L170:
 1880              	.LCFI12:
 1881              		.cfi_def_cfa_offset 0
 1882              		.cfi_restore 4
 1883              		.cfi_restore 5
 1884              		.cfi_restore 6
 1885              		.cfi_restore 14
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1886              		.loc 1 598 12 view .LVU535
 1887 01f4 0120     		movs	r0, #1
 1888              	.LVL121:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccZegPfl.s 			page 55


 1889              		.loc 1 725 1 view .LVU536
 1890 01f6 7047     		bx	lr
 1891              	.LVL122:
 1892              	.L171:
 1893              	.LCFI13:
 1894              		.cfi_def_cfa_offset 16
 1895              		.cfi_offset 4, -16
 1896              		.cfi_offset 5, -12
 1897              		.cfi_offset 6, -8
 1898              		.cfi_offset 14, -4
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1899              		.loc 1 619 14 view .LVU537
 1900 01f8 0120     		movs	r0, #1
 1901 01fa EEE7     		b	.L150
 1902              	.L174:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1903              		.loc 1 672 16 view .LVU538
 1904 01fc 0120     		movs	r0, #1
 1905 01fe ECE7     		b	.L150
 1906              	.L176:
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1907              		.loc 1 700 14 view .LVU539
 1908 0200 0120     		movs	r0, #1
 1909 0202 EAE7     		b	.L150
 1910              	.L190:
 1911              		.align	2
 1912              	.L189:
 1913 0204 003C0240 		.word	1073888256
 1914 0208 00380240 		.word	1073887232
 1915 020c 00000000 		.word	.LC0
 1916 0210 00000000 		.word	AHBPrescTable
 1917 0214 00000000 		.word	SystemCoreClock
 1918 0218 00000000 		.word	uwTickPrio
 1919              		.cfi_endproc
 1920              	.LFE132:
 1922              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1923              		.align	1
 1924              		.global	HAL_RCC_GetHCLKFreq
 1925              		.syntax unified
 1926              		.thumb
 1927              		.thumb_func
 1928              		.fpu fpv4-sp-d16
 1930              	HAL_RCC_GetHCLKFreq:
 1931              	.LFB137:
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1932              		.loc 1 942 1 is_stmt 1 view -0
ARM GAS  /tmp/ccZegPfl.s 			page 56


 1933              		.cfi_startproc
 1934              		@ args = 0, pretend = 0, frame = 0
 1935              		@ frame_needed = 0, uses_anonymous_args = 0
 1936              		@ link register save eliminated.
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1937              		.loc 1 943 3 view .LVU541
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1938              		.loc 1 944 1 is_stmt 0 view .LVU542
 1939 0000 014B     		ldr	r3, .L192
 1940 0002 1868     		ldr	r0, [r3]
 1941 0004 7047     		bx	lr
 1942              	.L193:
 1943 0006 00BF     		.align	2
 1944              	.L192:
 1945 0008 00000000 		.word	SystemCoreClock
 1946              		.cfi_endproc
 1947              	.LFE137:
 1949              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1950              		.align	1
 1951              		.global	HAL_RCC_GetPCLK1Freq
 1952              		.syntax unified
 1953              		.thumb
 1954              		.thumb_func
 1955              		.fpu fpv4-sp-d16
 1957              	HAL_RCC_GetPCLK1Freq:
 1958              	.LFB138:
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1959              		.loc 1 953 1 is_stmt 1 view -0
 1960              		.cfi_startproc
 1961              		@ args = 0, pretend = 0, frame = 0
 1962              		@ frame_needed = 0, uses_anonymous_args = 0
 1963 0000 08B5     		push	{r3, lr}
 1964              	.LCFI14:
 1965              		.cfi_def_cfa_offset 8
 1966              		.cfi_offset 3, -8
 1967              		.cfi_offset 14, -4
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]
 1968              		.loc 1 955 3 view .LVU544
 1969              		.loc 1 955 11 is_stmt 0 view .LVU545
 1970 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1971              	.LVL123:
 1972              		.loc 1 955 54 view .LVU546
 1973 0006 044B     		ldr	r3, .L196
 1974 0008 9B68     		ldr	r3, [r3, #8]
 1975              		.loc 1 955 78 view .LVU547
 1976 000a C3F38223 		ubfx	r3, r3, #10, #3
 1977              		.loc 1 955 49 view .LVU548
 1978 000e 034A     		ldr	r2, .L196+4
ARM GAS  /tmp/ccZegPfl.s 			page 57


 1979 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1980              		.loc 1 956 1 view .LVU549
 1981 0012 D840     		lsrs	r0, r0, r3
 1982 0014 08BD     		pop	{r3, pc}
 1983              	.L197:
 1984 0016 00BF     		.align	2
 1985              	.L196:
 1986 0018 00380240 		.word	1073887232
 1987 001c 00000000 		.word	APBPrescTable
 1988              		.cfi_endproc
 1989              	.LFE138:
 1991              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1992              		.align	1
 1993              		.global	HAL_RCC_GetPCLK2Freq
 1994              		.syntax unified
 1995              		.thumb
 1996              		.thumb_func
 1997              		.fpu fpv4-sp-d16
 1999              	HAL_RCC_GetPCLK2Freq:
 2000              	.LFB139:
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2001              		.loc 1 965 1 is_stmt 1 view -0
 2002              		.cfi_startproc
 2003              		@ args = 0, pretend = 0, frame = 0
 2004              		@ frame_needed = 0, uses_anonymous_args = 0
 2005 0000 08B5     		push	{r3, lr}
 2006              	.LCFI15:
 2007              		.cfi_def_cfa_offset 8
 2008              		.cfi_offset 3, -8
 2009              		.cfi_offset 14, -4
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos])
 2010              		.loc 1 967 3 view .LVU551
 2011              		.loc 1 967 11 is_stmt 0 view .LVU552
 2012 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2013              	.LVL124:
 2014              		.loc 1 967 53 view .LVU553
 2015 0006 044B     		ldr	r3, .L200
 2016 0008 9B68     		ldr	r3, [r3, #8]
 2017              		.loc 1 967 77 view .LVU554
 2018 000a C3F34233 		ubfx	r3, r3, #13, #3
 2019              		.loc 1 967 48 view .LVU555
 2020 000e 034A     		ldr	r2, .L200+4
 2021 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2022              		.loc 1 968 1 view .LVU556
 2023 0012 D840     		lsrs	r0, r0, r3
 2024 0014 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccZegPfl.s 			page 58


 2025              	.L201:
 2026 0016 00BF     		.align	2
 2027              	.L200:
 2028 0018 00380240 		.word	1073887232
 2029 001c 00000000 		.word	APBPrescTable
 2030              		.cfi_endproc
 2031              	.LFE139:
 2033              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2034              		.align	1
 2035              		.weak	HAL_RCC_GetOscConfig
 2036              		.syntax unified
 2037              		.thumb
 2038              		.thumb_func
 2039              		.fpu fpv4-sp-d16
 2041              	HAL_RCC_GetOscConfig:
 2042              	.LVL125:
 2043              	.LFB140:
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2044              		.loc 1 978 1 is_stmt 1 view -0
 2045              		.cfi_startproc
 2046              		@ args = 0, pretend = 0, frame = 0
 2047              		@ frame_needed = 0, uses_anonymous_args = 0
 2048              		@ link register save eliminated.
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 2049              		.loc 1 980 3 view .LVU558
 2050              		.loc 1 980 37 is_stmt 0 view .LVU559
 2051 0000 0F23     		movs	r3, #15
 2052 0002 0360     		str	r3, [r0]
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2053              		.loc 1 983 3 is_stmt 1 view .LVU560
 2054              		.loc 1 983 10 is_stmt 0 view .LVU561
 2055 0004 304B     		ldr	r3, .L215
 2056 0006 1B68     		ldr	r3, [r3]
 2057              		.loc 1 983 5 view .LVU562
 2058 0008 13F4802F 		tst	r3, #262144
 2059 000c 3BD0     		beq	.L203
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2060              		.loc 1 985 5 is_stmt 1 view .LVU563
 2061              		.loc 1 985 33 is_stmt 0 view .LVU564
 2062 000e 4FF4A023 		mov	r3, #327680
 2063 0012 4360     		str	r3, [r0, #4]
 2064              	.L204:
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
ARM GAS  /tmp/ccZegPfl.s 			page 59


 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2065              		.loc 1 997 3 is_stmt 1 view .LVU565
 2066              		.loc 1 997 10 is_stmt 0 view .LVU566
 2067 0014 2C4B     		ldr	r3, .L215
 2068 0016 1B68     		ldr	r3, [r3]
 2069              		.loc 1 997 5 view .LVU567
 2070 0018 13F0010F 		tst	r3, #1
 2071 001c 3FD0     		beq	.L206
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2072              		.loc 1 999 5 is_stmt 1 view .LVU568
 2073              		.loc 1 999 33 is_stmt 0 view .LVU569
 2074 001e 0123     		movs	r3, #1
 2075 0020 C360     		str	r3, [r0, #12]
 2076              	.L207:
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
 2077              		.loc 1 1006 3 is_stmt 1 view .LVU570
 2078              		.loc 1 1006 59 is_stmt 0 view .LVU571
 2079 0022 294A     		ldr	r2, .L215
 2080 0024 1368     		ldr	r3, [r2]
 2081              		.loc 1 1006 44 view .LVU572
 2082 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 2083              		.loc 1 1006 42 view .LVU573
 2084 002a 0361     		str	r3, [r0, #16]
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2085              		.loc 1 1009 3 is_stmt 1 view .LVU574
 2086              		.loc 1 1009 10 is_stmt 0 view .LVU575
 2087 002c 136F     		ldr	r3, [r2, #112]
 2088              		.loc 1 1009 5 view .LVU576
 2089 002e 13F0040F 		tst	r3, #4
 2090 0032 37D0     		beq	.L208
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2091              		.loc 1 1011 5 is_stmt 1 view .LVU577
 2092              		.loc 1 1011 33 is_stmt 0 view .LVU578
 2093 0034 0523     		movs	r3, #5
 2094 0036 8360     		str	r3, [r0, #8]
 2095              	.L209:
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
ARM GAS  /tmp/ccZegPfl.s 			page 60


1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 2096              		.loc 1 1023 3 is_stmt 1 view .LVU579
 2097              		.loc 1 1023 10 is_stmt 0 view .LVU580
 2098 0038 234B     		ldr	r3, .L215
 2099 003a 5B6F     		ldr	r3, [r3, #116]
 2100              		.loc 1 1023 5 view .LVU581
 2101 003c 13F0010F 		tst	r3, #1
 2102 0040 3BD0     		beq	.L211
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2103              		.loc 1 1025 5 is_stmt 1 view .LVU582
 2104              		.loc 1 1025 33 is_stmt 0 view .LVU583
 2105 0042 0123     		movs	r3, #1
 2106 0044 4361     		str	r3, [r0, #20]
 2107              	.L212:
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 2108              		.loc 1 1033 3 is_stmt 1 view .LVU584
 2109              		.loc 1 1033 10 is_stmt 0 view .LVU585
 2110 0046 204B     		ldr	r3, .L215
 2111 0048 1B68     		ldr	r3, [r3]
 2112              		.loc 1 1033 5 view .LVU586
 2113 004a 13F0807F 		tst	r3, #16777216
 2114 004e 37D0     		beq	.L213
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2115              		.loc 1 1035 5 is_stmt 1 view .LVU587
 2116              		.loc 1 1035 37 is_stmt 0 view .LVU588
 2117 0050 0223     		movs	r3, #2
 2118 0052 8361     		str	r3, [r0, #24]
 2119              	.L214:
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 2120              		.loc 1 1041 3 is_stmt 1 view .LVU589
 2121              		.loc 1 1041 52 is_stmt 0 view .LVU590
 2122 0054 1C4A     		ldr	r2, .L215
 2123 0056 5368     		ldr	r3, [r2, #4]
 2124              		.loc 1 1041 38 view .LVU591
ARM GAS  /tmp/ccZegPfl.s 			page 61


 2125 0058 03F48003 		and	r3, r3, #4194304
 2126              		.loc 1 1041 36 view .LVU592
 2127 005c C361     		str	r3, [r0, #28]
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 2128              		.loc 1 1042 3 is_stmt 1 view .LVU593
 2129              		.loc 1 1042 47 is_stmt 0 view .LVU594
 2130 005e 5368     		ldr	r3, [r2, #4]
 2131              		.loc 1 1042 33 view .LVU595
 2132 0060 03F03F03 		and	r3, r3, #63
 2133              		.loc 1 1042 31 view .LVU596
 2134 0064 0362     		str	r3, [r0, #32]
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 2135              		.loc 1 1043 3 is_stmt 1 view .LVU597
 2136              		.loc 1 1043 48 is_stmt 0 view .LVU598
 2137 0066 5368     		ldr	r3, [r2, #4]
 2138              		.loc 1 1043 33 view .LVU599
 2139 0068 C3F38813 		ubfx	r3, r3, #6, #9
 2140              		.loc 1 1043 31 view .LVU600
 2141 006c 4362     		str	r3, [r0, #36]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 2142              		.loc 1 1044 3 is_stmt 1 view .LVU601
 2143              		.loc 1 1044 50 is_stmt 0 view .LVU602
 2144 006e 5368     		ldr	r3, [r2, #4]
 2145              		.loc 1 1044 60 view .LVU603
 2146 0070 03F44033 		and	r3, r3, #196608
 2147              		.loc 1 1044 80 view .LVU604
 2148 0074 03F58033 		add	r3, r3, #65536
 2149              		.loc 1 1044 33 view .LVU605
 2150 0078 DB0B     		lsrs	r3, r3, #15
 2151              		.loc 1 1044 31 view .LVU606
 2152 007a 8362     		str	r3, [r0, #40]
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 2153              		.loc 1 1045 3 is_stmt 1 view .LVU607
 2154              		.loc 1 1045 48 is_stmt 0 view .LVU608
 2155 007c 5368     		ldr	r3, [r2, #4]
 2156              		.loc 1 1045 33 view .LVU609
 2157 007e C3F30363 		ubfx	r3, r3, #24, #4
 2158              		.loc 1 1045 31 view .LVU610
 2159 0082 C362     		str	r3, [r0, #44]
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2160              		.loc 1 1046 1 view .LVU611
 2161 0084 7047     		bx	lr
 2162              	.L203:
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2163              		.loc 1 987 8 is_stmt 1 view .LVU612
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2164              		.loc 1 987 15 is_stmt 0 view .LVU613
 2165 0086 104B     		ldr	r3, .L215
 2166 0088 1B68     		ldr	r3, [r3]
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2167              		.loc 1 987 10 view .LVU614
 2168 008a 13F4803F 		tst	r3, #65536
 2169 008e 03D0     		beq	.L205
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2170              		.loc 1 989 5 is_stmt 1 view .LVU615
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2171              		.loc 1 989 33 is_stmt 0 view .LVU616
ARM GAS  /tmp/ccZegPfl.s 			page 62


 2172 0090 4FF48033 		mov	r3, #65536
 2173 0094 4360     		str	r3, [r0, #4]
 2174 0096 BDE7     		b	.L204
 2175              	.L205:
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2176              		.loc 1 993 5 is_stmt 1 view .LVU617
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2177              		.loc 1 993 33 is_stmt 0 view .LVU618
 2178 0098 0023     		movs	r3, #0
 2179 009a 4360     		str	r3, [r0, #4]
 2180 009c BAE7     		b	.L204
 2181              	.L206:
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2182              		.loc 1 1003 5 is_stmt 1 view .LVU619
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2183              		.loc 1 1003 33 is_stmt 0 view .LVU620
 2184 009e 0023     		movs	r3, #0
 2185 00a0 C360     		str	r3, [r0, #12]
 2186 00a2 BEE7     		b	.L207
 2187              	.L208:
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2188              		.loc 1 1013 8 is_stmt 1 view .LVU621
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2189              		.loc 1 1013 15 is_stmt 0 view .LVU622
 2190 00a4 084B     		ldr	r3, .L215
 2191 00a6 1B6F     		ldr	r3, [r3, #112]
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2192              		.loc 1 1013 10 view .LVU623
 2193 00a8 13F0010F 		tst	r3, #1
 2194 00ac 02D0     		beq	.L210
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2195              		.loc 1 1015 5 is_stmt 1 view .LVU624
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2196              		.loc 1 1015 33 is_stmt 0 view .LVU625
 2197 00ae 0123     		movs	r3, #1
 2198 00b0 8360     		str	r3, [r0, #8]
 2199 00b2 C1E7     		b	.L209
 2200              	.L210:
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2201              		.loc 1 1019 5 is_stmt 1 view .LVU626
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2202              		.loc 1 1019 33 is_stmt 0 view .LVU627
 2203 00b4 0023     		movs	r3, #0
 2204 00b6 8360     		str	r3, [r0, #8]
 2205 00b8 BEE7     		b	.L209
 2206              	.L211:
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2207              		.loc 1 1029 5 is_stmt 1 view .LVU628
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2208              		.loc 1 1029 33 is_stmt 0 view .LVU629
 2209 00ba 0023     		movs	r3, #0
 2210 00bc 4361     		str	r3, [r0, #20]
 2211 00be C2E7     		b	.L212
 2212              	.L213:
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2213              		.loc 1 1039 5 is_stmt 1 view .LVU630
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccZegPfl.s 			page 63


 2214              		.loc 1 1039 37 is_stmt 0 view .LVU631
 2215 00c0 0123     		movs	r3, #1
 2216 00c2 8361     		str	r3, [r0, #24]
 2217 00c4 C6E7     		b	.L214
 2218              	.L216:
 2219 00c6 00BF     		.align	2
 2220              	.L215:
 2221 00c8 00380240 		.word	1073887232
 2222              		.cfi_endproc
 2223              	.LFE140:
 2225              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2226              		.align	1
 2227              		.global	HAL_RCC_GetClockConfig
 2228              		.syntax unified
 2229              		.thumb
 2230              		.thumb_func
 2231              		.fpu fpv4-sp-d16
 2233              	HAL_RCC_GetClockConfig:
 2234              	.LVL126:
 2235              	.LFB141:
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2236              		.loc 1 1057 1 is_stmt 1 view -0
 2237              		.cfi_startproc
 2238              		@ args = 0, pretend = 0, frame = 0
 2239              		@ frame_needed = 0, uses_anonymous_args = 0
 2240              		@ link register save eliminated.
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2241              		.loc 1 1059 3 view .LVU633
 2242              		.loc 1 1059 32 is_stmt 0 view .LVU634
 2243 0000 0F23     		movs	r3, #15
 2244 0002 0360     		str	r3, [r0]
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2245              		.loc 1 1062 3 is_stmt 1 view .LVU635
 2246              		.loc 1 1062 51 is_stmt 0 view .LVU636
 2247 0004 0B4B     		ldr	r3, .L218
 2248 0006 9A68     		ldr	r2, [r3, #8]
 2249              		.loc 1 1062 37 view .LVU637
 2250 0008 02F00302 		and	r2, r2, #3
 2251              		.loc 1 1062 35 view .LVU638
 2252 000c 4260     		str	r2, [r0, #4]
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 2253              		.loc 1 1065 3 is_stmt 1 view .LVU639
ARM GAS  /tmp/ccZegPfl.s 			page 64


 2254              		.loc 1 1065 52 is_stmt 0 view .LVU640
 2255 000e 9A68     		ldr	r2, [r3, #8]
 2256              		.loc 1 1065 38 view .LVU641
 2257 0010 02F0F002 		and	r2, r2, #240
 2258              		.loc 1 1065 36 view .LVU642
 2259 0014 8260     		str	r2, [r0, #8]
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 2260              		.loc 1 1068 3 is_stmt 1 view .LVU643
 2261              		.loc 1 1068 53 is_stmt 0 view .LVU644
 2262 0016 9A68     		ldr	r2, [r3, #8]
 2263              		.loc 1 1068 39 view .LVU645
 2264 0018 02F4E052 		and	r2, r2, #7168
 2265              		.loc 1 1068 37 view .LVU646
 2266 001c C260     		str	r2, [r0, #12]
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 2267              		.loc 1 1071 3 is_stmt 1 view .LVU647
 2268              		.loc 1 1071 54 is_stmt 0 view .LVU648
 2269 001e 9B68     		ldr	r3, [r3, #8]
 2270              		.loc 1 1071 39 view .LVU649
 2271 0020 DB08     		lsrs	r3, r3, #3
 2272 0022 03F4E053 		and	r3, r3, #7168
 2273              		.loc 1 1071 37 view .LVU650
 2274 0026 0361     		str	r3, [r0, #16]
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 2275              		.loc 1 1074 3 is_stmt 1 view .LVU651
 2276              		.loc 1 1074 32 is_stmt 0 view .LVU652
 2277 0028 034B     		ldr	r3, .L218+4
 2278 002a 1B68     		ldr	r3, [r3]
 2279              		.loc 1 1074 16 view .LVU653
 2280 002c 03F00703 		and	r3, r3, #7
 2281              		.loc 1 1074 14 view .LVU654
 2282 0030 0B60     		str	r3, [r1]
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2283              		.loc 1 1075 1 view .LVU655
 2284 0032 7047     		bx	lr
 2285              	.L219:
 2286              		.align	2
 2287              	.L218:
 2288 0034 00380240 		.word	1073887232
 2289 0038 003C0240 		.word	1073888256
 2290              		.cfi_endproc
 2291              	.LFE141:
 2293              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2294              		.align	1
 2295              		.weak	HAL_RCC_CSSCallback
 2296              		.syntax unified
 2297              		.thumb
 2298              		.thumb_func
 2299              		.fpu fpv4-sp-d16
 2301              	HAL_RCC_CSSCallback:
 2302              	.LFB143:
ARM GAS  /tmp/ccZegPfl.s 			page 65


1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2303              		.loc 1 1100 1 is_stmt 1 view -0
 2304              		.cfi_startproc
 2305              		@ args = 0, pretend = 0, frame = 0
 2306              		@ frame_needed = 0, uses_anonymous_args = 0
 2307              		@ link register save eliminated.
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    */
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2308              		.loc 1 1104 1 view .LVU657
 2309 0000 7047     		bx	lr
 2310              		.cfi_endproc
 2311              	.LFE143:
 2313              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2314              		.align	1
 2315              		.global	HAL_RCC_NMI_IRQHandler
 2316              		.syntax unified
 2317              		.thumb
 2318              		.thumb_func
 2319              		.fpu fpv4-sp-d16
 2321              	HAL_RCC_NMI_IRQHandler:
 2322              	.LFB142:
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2323              		.loc 1 1083 1 view -0
 2324              		.cfi_startproc
 2325              		@ args = 0, pretend = 0, frame = 0
 2326              		@ frame_needed = 0, uses_anonymous_args = 0
 2327 0000 08B5     		push	{r3, lr}
 2328              	.LCFI16:
 2329              		.cfi_def_cfa_offset 8
 2330              		.cfi_offset 3, -8
 2331              		.cfi_offset 14, -4
ARM GAS  /tmp/ccZegPfl.s 			page 66


1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2332              		.loc 1 1085 3 view .LVU659
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2333              		.loc 1 1085 6 is_stmt 0 view .LVU660
 2334 0002 064B     		ldr	r3, .L225
 2335 0004 DB68     		ldr	r3, [r3, #12]
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2336              		.loc 1 1085 5 view .LVU661
 2337 0006 13F0800F 		tst	r3, #128
 2338 000a 00D1     		bne	.L224
 2339              	.L221:
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2340              		.loc 1 1093 1 view .LVU662
 2341 000c 08BD     		pop	{r3, pc}
 2342              	.L224:
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2343              		.loc 1 1088 5 is_stmt 1 view .LVU663
 2344 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2345              	.LVL127:
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2346              		.loc 1 1091 5 view .LVU664
 2347 0012 024B     		ldr	r3, .L225
 2348 0014 8022     		movs	r2, #128
 2349 0016 9A73     		strb	r2, [r3, #14]
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2350              		.loc 1 1093 1 is_stmt 0 view .LVU665
 2351 0018 F8E7     		b	.L221
 2352              	.L226:
 2353 001a 00BF     		.align	2
 2354              	.L225:
 2355 001c 00380240 		.word	1073887232
 2356              		.cfi_endproc
 2357              	.LFE142:
 2359              		.text
 2360              	.Letext0:
 2361              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2362              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2363              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2364              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2365              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2366              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2367              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2368              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2369              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2370              		.file 11 "Core/Inc/stm32f4xx_hal_conf.h"
ARM GAS  /tmp/ccZegPfl.s 			page 67


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
     /tmp/ccZegPfl.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccZegPfl.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccZegPfl.s:42     .rodata.HAL_RCC_OscConfig.str1.4:0000000000000000 $d
     /tmp/ccZegPfl.s:47     .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccZegPfl.s:54     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccZegPfl.s:497    .text.HAL_RCC_OscConfig:000000000000022c $d
     /tmp/ccZegPfl.s:504    .text.HAL_RCC_OscConfig:0000000000000238 $t
     /tmp/ccZegPfl.s:1058   .text.HAL_RCC_OscConfig:00000000000004dc $d
     /tmp/ccZegPfl.s:1063   .text.HAL_RCC_OscConfig:00000000000004ec $t
     /tmp/ccZegPfl.s:1080   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccZegPfl.s:1087   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccZegPfl.s:1310   .text.HAL_RCC_MCOConfig:0000000000000108 $d
     /tmp/ccZegPfl.s:1318   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccZegPfl.s:1325   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccZegPfl.s:1342   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/ccZegPfl.s:1347   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccZegPfl.s:1354   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccZegPfl.s:1371   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/ccZegPfl.s:1377   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccZegPfl.s:1384   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccZegPfl.s:1500   .text.HAL_RCC_GetSysClockFreq:0000000000000098 $d
     /tmp/ccZegPfl.s:1507   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccZegPfl.s:1514   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccZegPfl.s:1913   .text.HAL_RCC_ClockConfig:0000000000000204 $d
     /tmp/ccZegPfl.s:1923   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccZegPfl.s:1930   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccZegPfl.s:1945   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccZegPfl.s:1950   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccZegPfl.s:1957   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccZegPfl.s:1986   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/ccZegPfl.s:1992   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccZegPfl.s:1999   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccZegPfl.s:2028   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/ccZegPfl.s:2034   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccZegPfl.s:2041   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccZegPfl.s:2221   .text.HAL_RCC_GetOscConfig:00000000000000c8 $d
     /tmp/ccZegPfl.s:2226   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccZegPfl.s:2233   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccZegPfl.s:2288   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccZegPfl.s:2294   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccZegPfl.s:2301   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccZegPfl.s:2314   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccZegPfl.s:2321   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccZegPfl.s:2355   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
assert_failed
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
APBPrescTable
ARM GAS  /tmp/ccZegPfl.s 			page 68


