$date
	Sat Oct 22 20:04:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#947915
b10000 !
1"
#947918
b10000 &
b10000 %
1$
#947919
0"
#947922
b1000 &
b1000 %
#947926
b100 &
b100 %
#947930
b10 &
b10 %
#947934
b1 &
1#
b1 %
#947938
b0 &
b0 %
0#
0$
#1974811
b1100 !
1"
#1974814
b1100 &
b1100 %
1$
#1974815
0"
#1974818
b110 &
b110 %
#1974822
b11 &
b11 %
#1974826
b1010 &
b1010 %
#1974830
b101 &
b101 %
#1974834
b10000 &
b10000 %
#1974838
b1000 &
b1000 %
#1974842
b100 &
b100 %
#1974846
b10 &
b10 %
#1974850
b1 &
b1 %
1#
#1974854
b0 &
0#
b0 %
0$
#2937401
b11000 !
1"
#2937402
b11000 &
b11000 %
1$
#2937403
0"
#2937406
b1100 &
b1100 %
#2937410
b110 &
b110 %
#2937414
b11 &
b11 %
#2937418
b1010 &
b1010 %
#2937422
b101 &
b101 %
#2937426
b10000 &
b10000 %
#2937430
b1000 &
b1000 %
#2937434
b100 &
b100 %
#2937438
b10 &
b10 %
#2937442
b1 &
b1 %
1#
#2937446
b0 &
0#
b0 %
0$
#4500012
