# RAM
RAM designed in Verilog, verified in SystemVerilog.

---
## About
- 16x8 Random Access Memory.
- 'wr_rd' signal, when '0' -> read, when '1' -> write.
- 'dout' is high z when read is inactive.

---
## Simulation Screenshot

<div align="center"> <img src="/simulation_results/ram_eda_waveform.png"> </div>

---
## Console Info
- Console outputs from EDA Playground are included in 'simulation_results' file.
