$date
	Mon Jun 12 17:40:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pipo_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ rst $end
$scope module pr $end
$var wire 1 " clk $end
$var wire 4 % d [3:0] $end
$var wire 1 $ rst $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
1$
bx #
0"
bx !
$end
#2
0$
#4
b1100 #
b1100 %
#5
b1100 !
b1100 &
1"
#6
b1101 #
b1101 %
#8
b100 #
b100 %
#10
b11 #
b11 %
0"
#12
b1111 #
b1111 %
#14
b1110 #
b1110 %
