$date
	Sun Nov 23 19:52:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_top_wrapper $end
$var wire 32 ! debug_ALU_mon [31:0] $end
$var wire 32 " debug_PC_mon [31:0] $end
$var wire 24 # selected24_mon [23:0] $end
$var wire 7 $ HEX5 [6:0] $end
$var wire 7 % HEX4 [6:0] $end
$var wire 7 & HEX3 [6:0] $end
$var wire 7 ' HEX2 [6:0] $end
$var wire 7 ( HEX1 [6:0] $end
$var wire 7 ) HEX0 [6:0] $end
$var parameter 32 * CLOCK_PERIOD $end
$var reg 1 + CLOCK_50 $end
$var reg 1 , KEY0 $end
$var reg 1 - KEY1 $end
$var reg 1 . SW $end
$scope module dut $end
$var wire 1 + CLOCK_50 $end
$var wire 7 / HEX0 [6:0] $end
$var wire 7 0 HEX1 [6:0] $end
$var wire 7 1 HEX2 [6:0] $end
$var wire 7 2 HEX3 [6:0] $end
$var wire 7 3 HEX4 [6:0] $end
$var wire 7 4 HEX5 [6:0] $end
$var wire 1 , KEY0 $end
$var wire 1 - KEY1 $end
$var wire 1 . SW $end
$var wire 1 5 reset $end
$var wire 1 6 step_pulse $end
$var wire 24 7 selected24 [23:0] $end
$var wire 4 8 nib5 [3:0] $end
$var wire 4 9 nib4 [3:0] $end
$var wire 4 : nib3 [3:0] $end
$var wire 4 ; nib2 [3:0] $end
$var wire 4 < nib1 [3:0] $end
$var wire 4 = nib0 [3:0] $end
$var wire 32 > debug_PC [31:0] $end
$var wire 32 ? debug_ALU [31:0] $end
$var reg 1 @ s1 $end
$var reg 1 A s2 $end
$var reg 1 B s_prev $end
$scope function font7 $end
$upscope $end
$scope module cpu $end
$var wire 32 C ALURes_out [31:0] $end
$var wire 32 D PC_out [31:0] $end
$var wire 1 6 clk $end
$var wire 1 5 reset $end
$var wire 1 E RUWr $end
$var wire 2 F RUDataWrSrc [1:0] $end
$var wire 32 G PCplus4 [31:0] $end
$var wire 32 H PC [31:0] $end
$var wire 1 I NextPCSrc $end
$var wire 32 J NextPC [31:0] $end
$var wire 32 K Instruction [31:0] $end
$var wire 3 L ImmSrc [2:0] $end
$var wire 32 M ImmExt [31:0] $end
$var wire 32 N DataRs2 [31:0] $end
$var wire 32 O DataRs1 [31:0] $end
$var wire 32 P DataRd [31:0] $end
$var wire 1 Q DMWr $end
$var wire 3 R DMCtrl [2:0] $end
$var wire 5 S BrOp [4:0] $end
$var wire 32 T ALU_B [31:0] $end
$var wire 32 U ALU_A [31:0] $end
$var wire 32 V ALURes [31:0] $end
$var wire 4 W ALUOp [3:0] $end
$var wire 1 X ALUBSrc $end
$var wire 1 Y ALUASrc $end
$var reg 32 Z RUDataWr [31:0] $end
$scope module ALU $end
$var wire 32 [ A [31:0] $end
$var wire 32 \ B [31:0] $end
$var wire 5 ] shamt [4:0] $end
$var wire 4 ^ ALUOp [3:0] $end
$var reg 32 _ ALURes [31:0] $end
$upscope $end
$scope module BU $end
$var wire 32 ` rs2 [31:0] $end
$var wire 32 a rs1 [31:0] $end
$var wire 5 b BrOp [4:0] $end
$var reg 1 I NextPCSrc $end
$upscope $end
$scope module CU $end
$var wire 3 c funct3 [2:0] $end
$var wire 7 d funct7 [6:0] $end
$var wire 7 e opcode [6:0] $end
$var reg 1 Y ALUASrc $end
$var reg 1 X ALUBSrc $end
$var reg 4 f ALUOp [3:0] $end
$var reg 5 g BrOp [4:0] $end
$var reg 3 h DMCtrl [2:0] $end
$var reg 1 Q DMWr $end
$var reg 3 i ImmSrc [2:0] $end
$var reg 2 j RUDataWrSrc [1:0] $end
$var reg 1 E RUWr $end
$upscope $end
$scope module DMEM $end
$var wire 32 k Address [31:0] $end
$var wire 3 l DMCtrl [2:0] $end
$var wire 1 Q DMWr $end
$var wire 1 6 clk $end
$var wire 32 m temp_word [31:0] $end
$var wire 8 n word_index [7:0] $end
$var wire 5 o half_word_offset_start [4:0] $end
$var wire 5 p byte_offset_start [4:0] $end
$var wire 32 q DataWr [31:0] $end
$var reg 32 r DataRd [31:0] $end
$scope begin $unm_blk_18 $end
$var integer 32 s i [31:0] $end
$upscope $end
$upscope $end
$scope module IMEM $end
$var wire 32 t Instruction [31:0] $end
$var wire 32 u Address [31:0] $end
$upscope $end
$scope module IMM $end
$var wire 3 v ImmSrc [2:0] $end
$var wire 25 w Instr [24:0] $end
$var wire 32 x imm_u [31:0] $end
$var wire 32 y imm_s [31:0] $end
$var wire 32 z imm_j [31:0] $end
$var wire 32 { imm_i [31:0] $end
$var wire 32 | imm_b [31:0] $end
$var wire 32 } ImmExt [31:0] $end
$upscope $end
$scope module PCU $end
$var wire 32 ~ NextPC [31:0] $end
$var wire 1 6 clk $end
$var wire 1 5 reset $end
$var reg 32 !" PC [31:0] $end
$upscope $end
$scope module RU $end
$var wire 32 "" DataWr [31:0] $end
$var wire 1 E RUWr $end
$var wire 1 6 clk $end
$var wire 5 #" rd [4:0] $end
$var wire 5 $" rs1 [4:0] $end
$var wire 5 %" rs2 [4:0] $end
$var wire 32 &" RU_rs2 [31:0] $end
$var wire 32 '" RU_rs1 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 *
$end
#0
$dumpvars
b0 '"
b0 &"
b0 %"
b0 $"
b10 #"
b10000000000 ""
b0 !"
b100 ~
b10000000000 }
b10000000010 |
b10000000000 {
b10000000000 z
b10000000010 y
b1000000000000000000000000000000 x
b100000000000000000000010 w
b0 v
b0 u
b1000000000000000000000100010011 t
b100000000 s
b10000 r
b0 q
b0 p
b0 o
b0 n
b10000 m
b0 l
b10000000000 k
b0 j
b0 i
b0 h
b0 g
b0 f
b10011 e
b100000 d
b0 c
b0 b
b0 a
b0 `
b10000000000 _
b0 ^
b0 ]
b10000000000 \
b0 [
b10000000000 Z
0Y
1X
b0 W
b10000000000 V
b0 U
b10000000000 T
b0 S
b0 R
0Q
b10000 P
b0 O
b0 N
b10000000000 M
b0 L
b1000000000000000000000100010011 K
b100 J
0I
b0 H
b100 G
b0 F
1E
b0 D
b10000000000 C
xB
xA
x@
b10000000000 ?
b0 >
b0 =
b0 <
b100 ;
b0 :
b0 9
b0 8
b10000000000 7
x6
15
b1 4
b1 3
b1 2
b1001100 1
b1 0
b1 /
0.
1-
0,
0+
b1 )
b1 (
b1001100 '
b1 &
b1 %
b1 $
b10000000000 #
b0 "
b10000000000 !
$end
#5
0@
1+
#10
0+
#15
06
0A
05
1,
1+
#20
0+
#25
0B
1+
#26
b1 '
b1 1
b0 ;
b0 #
b0 7
1.
#27
0-
#30
0+
#35
1@
1+
#40
0+
#45
b0 P
b0 r
b0 m
b10 n
b1000 Z
b1000 ""
b1000 !
b1000 ?
b1000 C
b1000 V
b1000 _
b1000 k
b1000 ]
b1000 T
b1000 \
b1001100 )
b1001100 /
b1000 M
b1000 }
bx N
bx `
bx q
bx &"
b1000 {
b1010 y
b1010 |
b100000000000000000000000 x
b1000 z
1X
1E
b100 =
b1010 #"
b1000 %"
b10000000000001010 w
b0 d
b100 #
b100 7
b100000000000010100010011 K
b100000000000010100010011 t
b1000 J
b1000 ~
b1000 G
b100 "
b100 >
b100 D
b100 H
b100 u
b100 !"
16
1A
1-
1+
#50
0+
#55
06
1B
0@
1+
#56
b0 )
b0 /
b1000 =
b1000 #
b1000 7
0.
#57
0-
#60
0+
#65
0A
1@
1+
#70
0+
#75
b1001111 (
b1001111 0
b0 )
b0 /
b1 <
b1000 =
b110 n
b11000 #
b11000 7
b10000 ]
b10000 T
b10000 \
b11000 !
b11000 ?
b11000 C
b11000 V
b11000 _
b11000 k
1I
b10000 M
b10000 }
b1000 U
b1000 [
b1100 Z
b1100 ""
b10000 {
b1 y
b100000000000 |
b1000000000000000000000000 x
b10000 z
b10000 S
b10000 b
b10000 g
b110 L
b110 i
b110 v
1Y
b10 F
b10 j
1X
1E
b1 #"
b10000 %"
b100000000000000001 w
b1101111 e
b1000000000000000011101111 K
b1000000000000000011101111 t
b11000 J
b11000 ~
b1100 G
b1000 "
b1000 >
b1000 D
b1000 H
b1000 u
b1000 !"
16
0B
1A
1-
1+
#80
0+
#85
06
1B
0@
b1 (
b1 0
b0 <
b1000 #
b1000 7
1.
1+
#90
0+
#95
0A
1+
#100
0+
#105
0B
1+
#110
0+
#115
1+
#120
0+
#125
1+
#130
0+
#135
1+
#140
0+
#145
1+
#150
0+
#155
1+
#160
0+
#165
1+
#170
0+
#175
1+
#180
0+
#185
1+
#186
