
GraphicsDriver_STM32F411CEU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004aa8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08004c48  08004c48  00014c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d64  08004d64  00021970  2**0
                  CONTENTS
  4 .ARM          00000008  08004d64  08004d64  00014d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d6c  08004d6c  00021970  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004d6c  08004d6c  00014d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d74  08004d74  00014d74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001970  20000000  08004d78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000598  20001970  080066e8  00021970  2**2
                  ALLOC
 10 ._user_heap_stack 00008400  20001f08  080066e8  00021f08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021970  2**0
                  CONTENTS, READONLY
 12 .debug_info   000108e3  00000000  00000000  000219a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000025c3  00000000  00000000  00032283  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f18  00000000  00000000  00034848  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000df0  00000000  00000000  00035760  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019f48  00000000  00000000  00036550  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bb2e  00000000  00000000  00050498  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00090f5b  00000000  00000000  0005bfc6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ecf21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043e4  00000000  00000000  000ecf9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20001970 	.word	0x20001970
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004c30 	.word	0x08004c30

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20001974 	.word	0x20001974
 80001dc:	08004c30 	.word	0x08004c30

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000594:	f000 fc02 	bl	8000d9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000598:	f000 f810 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059c:	f000 f9aa 	bl	80008f4 <MX_GPIO_Init>
  MX_DMA_Init();
 80005a0:	f000 f988 	bl	80008b4 <MX_DMA_Init>
  MX_TIM1_Init();
 80005a4:	f000 f8c0 	bl	8000728 <MX_TIM1_Init>
  MX_IWDG_Init();
 80005a8:	f000 f872 	bl	8000690 <MX_IWDG_Init>
  MX_USART1_UART_Init();
 80005ac:	f000 f958 	bl	8000860 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80005b0:	f000 f888 	bl	80006c4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  cpp_main();
 80005b4:	f003 fdd2 	bl	800415c <cpp_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005b8:	e7fe      	b.n	80005b8 <main+0x28>
	...

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b094      	sub	sp, #80	; 0x50
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0320 	add.w	r3, r7, #32
 80005c6:	2230      	movs	r2, #48	; 0x30
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f003 fede 	bl	800438c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	f107 030c 	add.w	r3, r7, #12
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
 80005de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e0:	2300      	movs	r3, #0
 80005e2:	60bb      	str	r3, [r7, #8]
 80005e4:	4b28      	ldr	r3, [pc, #160]	; (8000688 <SystemClock_Config+0xcc>)
 80005e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e8:	4a27      	ldr	r2, [pc, #156]	; (8000688 <SystemClock_Config+0xcc>)
 80005ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005ee:	6413      	str	r3, [r2, #64]	; 0x40
 80005f0:	4b25      	ldr	r3, [pc, #148]	; (8000688 <SystemClock_Config+0xcc>)
 80005f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	4b22      	ldr	r3, [pc, #136]	; (800068c <SystemClock_Config+0xd0>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a21      	ldr	r2, [pc, #132]	; (800068c <SystemClock_Config+0xd0>)
 8000606:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800060a:	6013      	str	r3, [r2, #0]
 800060c:	4b1f      	ldr	r3, [pc, #124]	; (800068c <SystemClock_Config+0xd0>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000618:	2309      	movs	r3, #9
 800061a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800061c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000620:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000622:	2301      	movs	r3, #1
 8000624:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000626:	2302      	movs	r3, #2
 8000628:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800062a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800062e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000630:	230c      	movs	r3, #12
 8000632:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000634:	2360      	movs	r3, #96	; 0x60
 8000636:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000638:	2304      	movs	r3, #4
 800063a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800063c:	2304      	movs	r3, #4
 800063e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000640:	f107 0320 	add.w	r3, r7, #32
 8000644:	4618      	mov	r0, r3
 8000646:	f001 faa1 	bl	8001b8c <HAL_RCC_OscConfig>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000650:	f000 f9c0 	bl	80009d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000654:	230f      	movs	r3, #15
 8000656:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000658:	2302      	movs	r3, #2
 800065a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065c:	2300      	movs	r3, #0
 800065e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000660:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000664:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000666:	2300      	movs	r3, #0
 8000668:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800066a:	f107 030c 	add.w	r3, r7, #12
 800066e:	2101      	movs	r1, #1
 8000670:	4618      	mov	r0, r3
 8000672:	f001 fcfb 	bl	800206c <HAL_RCC_ClockConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800067c:	f000 f9aa 	bl	80009d4 <Error_Handler>
  }
}
 8000680:	bf00      	nop
 8000682:	3750      	adds	r7, #80	; 0x50
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	40023800 	.word	0x40023800
 800068c:	40007000 	.word	0x40007000

08000690 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000694:	4b09      	ldr	r3, [pc, #36]	; (80006bc <MX_IWDG_Init+0x2c>)
 8000696:	4a0a      	ldr	r2, [pc, #40]	; (80006c0 <MX_IWDG_Init+0x30>)
 8000698:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_8;
 800069a:	4b08      	ldr	r3, [pc, #32]	; (80006bc <MX_IWDG_Init+0x2c>)
 800069c:	2201      	movs	r2, #1
 800069e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <MX_IWDG_Init+0x2c>)
 80006a2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80006a6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80006a8:	4804      	ldr	r0, [pc, #16]	; (80006bc <MX_IWDG_Init+0x2c>)
 80006aa:	f001 fa26 	bl	8001afa <HAL_IWDG_Init>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80006b4:	f000 f98e 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80006b8:	bf00      	nop
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20001e1c 	.word	0x20001e1c
 80006c0:	40003000 	.word	0x40003000

080006c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006c8:	4b15      	ldr	r3, [pc, #84]	; (8000720 <MX_SPI1_Init+0x5c>)
 80006ca:	4a16      	ldr	r2, [pc, #88]	; (8000724 <MX_SPI1_Init+0x60>)
 80006cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80006ce:	4b14      	ldr	r3, [pc, #80]	; (8000720 <MX_SPI1_Init+0x5c>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006d4:	4b12      	ldr	r3, [pc, #72]	; (8000720 <MX_SPI1_Init+0x5c>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006da:	4b11      	ldr	r3, [pc, #68]	; (8000720 <MX_SPI1_Init+0x5c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <MX_SPI1_Init+0x5c>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <MX_SPI1_Init+0x5c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006ec:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <MX_SPI1_Init+0x5c>)
 80006ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006f2:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <MX_SPI1_Init+0x5c>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006fa:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_SPI1_Init+0x5c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000700:	4b07      	ldr	r3, [pc, #28]	; (8000720 <MX_SPI1_Init+0x5c>)
 8000702:	2200      	movs	r2, #0
 8000704:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <MX_SPI1_Init+0x5c>)
 8000708:	220a      	movs	r2, #10
 800070a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800070c:	4804      	ldr	r0, [pc, #16]	; (8000720 <MX_SPI1_Init+0x5c>)
 800070e:	f001 fe79 	bl	8002404 <HAL_SPI_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 8000718:	f000 f95c 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20001ea8 	.word	0x20001ea8
 8000724:	40013000 	.word	0x40013000

08000728 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b096      	sub	sp, #88	; 0x58
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800072e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800073c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000746:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
 8000754:	611a      	str	r2, [r3, #16]
 8000756:	615a      	str	r2, [r3, #20]
 8000758:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800075a:	1d3b      	adds	r3, r7, #4
 800075c:	2220      	movs	r2, #32
 800075e:	2100      	movs	r1, #0
 8000760:	4618      	mov	r0, r3
 8000762:	f003 fe13 	bl	800438c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000766:	4b3c      	ldr	r3, [pc, #240]	; (8000858 <MX_TIM1_Init+0x130>)
 8000768:	4a3c      	ldr	r2, [pc, #240]	; (800085c <MX_TIM1_Init+0x134>)
 800076a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800076c:	4b3a      	ldr	r3, [pc, #232]	; (8000858 <MX_TIM1_Init+0x130>)
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000772:	4b39      	ldr	r3, [pc, #228]	; (8000858 <MX_TIM1_Init+0x130>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1;
 8000778:	4b37      	ldr	r3, [pc, #220]	; (8000858 <MX_TIM1_Init+0x130>)
 800077a:	2201      	movs	r2, #1
 800077c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800077e:	4b36      	ldr	r3, [pc, #216]	; (8000858 <MX_TIM1_Init+0x130>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000784:	4b34      	ldr	r3, [pc, #208]	; (8000858 <MX_TIM1_Init+0x130>)
 8000786:	2200      	movs	r2, #0
 8000788:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800078a:	4b33      	ldr	r3, [pc, #204]	; (8000858 <MX_TIM1_Init+0x130>)
 800078c:	2200      	movs	r2, #0
 800078e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000790:	4831      	ldr	r0, [pc, #196]	; (8000858 <MX_TIM1_Init+0x130>)
 8000792:	f001 fe9b 	bl	80024cc <HAL_TIM_Base_Init>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800079c:	f000 f91a 	bl	80009d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007a4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80007a6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80007aa:	4619      	mov	r1, r3
 80007ac:	482a      	ldr	r0, [pc, #168]	; (8000858 <MX_TIM1_Init+0x130>)
 80007ae:	f001 ffd7 	bl	8002760 <HAL_TIM_ConfigClockSource>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80007b8:	f000 f90c 	bl	80009d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007bc:	4826      	ldr	r0, [pc, #152]	; (8000858 <MX_TIM1_Init+0x130>)
 80007be:	f001 fed4 	bl	800256a <HAL_TIM_PWM_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80007c8:	f000 f904 	bl	80009d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007cc:	2300      	movs	r3, #0
 80007ce:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007d0:	2300      	movs	r3, #0
 80007d2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80007d8:	4619      	mov	r1, r3
 80007da:	481f      	ldr	r0, [pc, #124]	; (8000858 <MX_TIM1_Init+0x130>)
 80007dc:	f002 fb44 	bl	8002e68 <HAL_TIMEx_MasterConfigSynchronization>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80007e6:	f000 f8f5 	bl	80009d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ea:	2360      	movs	r3, #96	; 0x60
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1;
 80007ee:	2301      	movs	r3, #1
 80007f0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007f2:	2300      	movs	r3, #0
 80007f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007f6:	2300      	movs	r3, #0
 80007f8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007fa:	2300      	movs	r3, #0
 80007fc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007fe:	2300      	movs	r3, #0
 8000800:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000802:	2300      	movs	r3, #0
 8000804:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000806:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800080a:	2200      	movs	r2, #0
 800080c:	4619      	mov	r1, r3
 800080e:	4812      	ldr	r0, [pc, #72]	; (8000858 <MX_TIM1_Init+0x130>)
 8000810:	f001 fee0 	bl	80025d4 <HAL_TIM_PWM_ConfigChannel>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800081a:	f000 f8db 	bl	80009d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800081e:	2300      	movs	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000822:	2300      	movs	r3, #0
 8000824:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000832:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000836:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000838:	2300      	movs	r3, #0
 800083a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	4619      	mov	r1, r3
 8000840:	4805      	ldr	r0, [pc, #20]	; (8000858 <MX_TIM1_Init+0x130>)
 8000842:	f002 fb7f 	bl	8002f44 <HAL_TIMEx_ConfigBreakDeadTime>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800084c:	f000 f8c2 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000850:	bf00      	nop
 8000852:	3758      	adds	r7, #88	; 0x58
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20001e68 	.word	0x20001e68
 800085c:	40010000 	.word	0x40010000

08000860 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000864:	4b11      	ldr	r3, [pc, #68]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000866:	4a12      	ldr	r2, [pc, #72]	; (80008b0 <MX_USART1_UART_Init+0x50>)
 8000868:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800086a:	4b10      	ldr	r3, [pc, #64]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 800086c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000870:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000872:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000878:	4b0c      	ldr	r3, [pc, #48]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 800087a:	2200      	movs	r2, #0
 800087c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800087e:	4b0b      	ldr	r3, [pc, #44]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000880:	2200      	movs	r2, #0
 8000882:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000884:	4b09      	ldr	r3, [pc, #36]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000886:	220c      	movs	r2, #12
 8000888:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088a:	4b08      	ldr	r3, [pc, #32]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 800088c:	2200      	movs	r2, #0
 800088e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000890:	4b06      	ldr	r3, [pc, #24]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000892:	2200      	movs	r2, #0
 8000894:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000896:	4805      	ldr	r0, [pc, #20]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000898:	f002 fba6 	bl	8002fe8 <HAL_UART_Init>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008a2:	f000 f897 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20001e28 	.word	0x20001e28
 80008b0:	40011000 	.word	0x40011000

080008b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	607b      	str	r3, [r7, #4]
 80008be:	4b0c      	ldr	r3, [pc, #48]	; (80008f0 <MX_DMA_Init+0x3c>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	4a0b      	ldr	r2, [pc, #44]	; (80008f0 <MX_DMA_Init+0x3c>)
 80008c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008c8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ca:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <MX_DMA_Init+0x3c>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2100      	movs	r1, #0
 80008da:	2039      	movs	r0, #57	; 0x39
 80008dc:	f000 fbab 	bl	8001036 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80008e0:	2039      	movs	r0, #57	; 0x39
 80008e2:	f000 fbc4 	bl	800106e <HAL_NVIC_EnableIRQ>

}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40023800 	.word	0x40023800

080008f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b088      	sub	sp, #32
 80008f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fa:	f107 030c 	add.w	r3, r7, #12
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	605a      	str	r2, [r3, #4]
 8000904:	609a      	str	r2, [r3, #8]
 8000906:	60da      	str	r2, [r3, #12]
 8000908:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	60bb      	str	r3, [r7, #8]
 800090e:	4b2e      	ldr	r3, [pc, #184]	; (80009c8 <MX_GPIO_Init+0xd4>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	4a2d      	ldr	r2, [pc, #180]	; (80009c8 <MX_GPIO_Init+0xd4>)
 8000914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000918:	6313      	str	r3, [r2, #48]	; 0x30
 800091a:	4b2b      	ldr	r3, [pc, #172]	; (80009c8 <MX_GPIO_Init+0xd4>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000922:	60bb      	str	r3, [r7, #8]
 8000924:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	4b27      	ldr	r3, [pc, #156]	; (80009c8 <MX_GPIO_Init+0xd4>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a26      	ldr	r2, [pc, #152]	; (80009c8 <MX_GPIO_Init+0xd4>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b24      	ldr	r3, [pc, #144]	; (80009c8 <MX_GPIO_Init+0xd4>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	603b      	str	r3, [r7, #0]
 8000946:	4b20      	ldr	r3, [pc, #128]	; (80009c8 <MX_GPIO_Init+0xd4>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a1f      	ldr	r2, [pc, #124]	; (80009c8 <MX_GPIO_Init+0xd4>)
 800094c:	f043 0302 	orr.w	r3, r3, #2
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b1d      	ldr	r3, [pc, #116]	; (80009c8 <MX_GPIO_Init+0xd4>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0302 	and.w	r3, r3, #2
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Matrix_R0_Pin|Matrix_G0_Pin|Matrix_B0_Pin|Matrix_D_Pin
 800095e:	2200      	movs	r2, #0
 8000960:	f245 71ff 	movw	r1, #22527	; 0x57ff
 8000964:	4819      	ldr	r0, [pc, #100]	; (80009cc <MX_GPIO_Init+0xd8>)
 8000966:	f001 f8af 	bl	8001ac8 <HAL_GPIO_WritePin>
                          |Matrix_CLK_Pin|Matrix_OE_Pin|Matrix_C_Pin|Matrix_B_Pin
                          |Matrix_A_Pin|Matrix_E_Pin|Matrix_B1_Pin|Matrix_G1_Pin
                          |Matrix_R1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Matrix_LAT_GPIO_Port, Matrix_LAT_Pin, GPIO_PIN_SET);
 800096a:	2201      	movs	r2, #1
 800096c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000970:	4816      	ldr	r0, [pc, #88]	; (80009cc <MX_GPIO_Init+0xd8>)
 8000972:	f001 f8a9 	bl	8001ac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DebugPin_GPIO_Port, DebugPin_Pin, GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800097c:	4814      	ldr	r0, [pc, #80]	; (80009d0 <MX_GPIO_Init+0xdc>)
 800097e:	f001 f8a3 	bl	8001ac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Matrix_R0_Pin Matrix_G0_Pin Matrix_B0_Pin Matrix_D_Pin
                           Matrix_CLK_Pin Matrix_LAT_Pin Matrix_OE_Pin Matrix_C_Pin
                           Matrix_B_Pin Matrix_A_Pin Matrix_E_Pin Matrix_B1_Pin
                           Matrix_G1_Pin Matrix_R1_Pin */
  GPIO_InitStruct.Pin = Matrix_R0_Pin|Matrix_G0_Pin|Matrix_B0_Pin|Matrix_D_Pin
 8000982:	f247 73ff 	movw	r3, #30719	; 0x77ff
 8000986:	60fb      	str	r3, [r7, #12]
                          |Matrix_CLK_Pin|Matrix_LAT_Pin|Matrix_OE_Pin|Matrix_C_Pin
                          |Matrix_B_Pin|Matrix_A_Pin|Matrix_E_Pin|Matrix_B1_Pin
                          |Matrix_G1_Pin|Matrix_R1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000988:	2301      	movs	r3, #1
 800098a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000990:	2302      	movs	r3, #2
 8000992:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000994:	f107 030c 	add.w	r3, r7, #12
 8000998:	4619      	mov	r1, r3
 800099a:	480c      	ldr	r0, [pc, #48]	; (80009cc <MX_GPIO_Init+0xd8>)
 800099c:	f000 ff12 	bl	80017c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DebugPin_Pin */
  GPIO_InitStruct.Pin = DebugPin_Pin;
 80009a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80009a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a6:	2301      	movs	r3, #1
 80009a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ae:	2300      	movs	r3, #0
 80009b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DebugPin_GPIO_Port, &GPIO_InitStruct);
 80009b2:	f107 030c 	add.w	r3, r7, #12
 80009b6:	4619      	mov	r1, r3
 80009b8:	4805      	ldr	r0, [pc, #20]	; (80009d0 <MX_GPIO_Init+0xdc>)
 80009ba:	f000 ff03 	bl	80017c4 <HAL_GPIO_Init>

}
 80009be:	bf00      	nop
 80009c0:	3720      	adds	r7, #32
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40020400 	.word	0x40020400
 80009d0:	40020000 	.word	0x40020000

080009d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
	...

080009e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	4b10      	ldr	r3, [pc, #64]	; (8000a30 <HAL_MspInit+0x4c>)
 80009f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f2:	4a0f      	ldr	r2, [pc, #60]	; (8000a30 <HAL_MspInit+0x4c>)
 80009f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009f8:	6453      	str	r3, [r2, #68]	; 0x44
 80009fa:	4b0d      	ldr	r3, [pc, #52]	; (8000a30 <HAL_MspInit+0x4c>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	603b      	str	r3, [r7, #0]
 8000a0a:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <HAL_MspInit+0x4c>)
 8000a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0e:	4a08      	ldr	r2, [pc, #32]	; (8000a30 <HAL_MspInit+0x4c>)
 8000a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a14:	6413      	str	r3, [r2, #64]	; 0x40
 8000a16:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <HAL_MspInit+0x4c>)
 8000a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a22:	bf00      	nop
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	40023800 	.word	0x40023800

08000a34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08a      	sub	sp, #40	; 0x28
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3c:	f107 0314 	add.w	r3, r7, #20
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a19      	ldr	r2, [pc, #100]	; (8000ab8 <HAL_SPI_MspInit+0x84>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d12b      	bne.n	8000aae <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	613b      	str	r3, [r7, #16]
 8000a5a:	4b18      	ldr	r3, [pc, #96]	; (8000abc <HAL_SPI_MspInit+0x88>)
 8000a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a5e:	4a17      	ldr	r2, [pc, #92]	; (8000abc <HAL_SPI_MspInit+0x88>)
 8000a60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a64:	6453      	str	r3, [r2, #68]	; 0x44
 8000a66:	4b15      	ldr	r3, [pc, #84]	; (8000abc <HAL_SPI_MspInit+0x88>)
 8000a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a6e:	613b      	str	r3, [r7, #16]
 8000a70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	60fb      	str	r3, [r7, #12]
 8000a76:	4b11      	ldr	r3, [pc, #68]	; (8000abc <HAL_SPI_MspInit+0x88>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	4a10      	ldr	r2, [pc, #64]	; (8000abc <HAL_SPI_MspInit+0x88>)
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	6313      	str	r3, [r2, #48]	; 0x30
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <HAL_SPI_MspInit+0x88>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a8e:	23e0      	movs	r3, #224	; 0xe0
 8000a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a92:	2302      	movs	r3, #2
 8000a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a9a:	2303      	movs	r3, #3
 8000a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a9e:	2305      	movs	r3, #5
 8000aa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa2:	f107 0314 	add.w	r3, r7, #20
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4805      	ldr	r0, [pc, #20]	; (8000ac0 <HAL_SPI_MspInit+0x8c>)
 8000aaa:	f000 fe8b 	bl	80017c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000aae:	bf00      	nop
 8000ab0:	3728      	adds	r7, #40	; 0x28
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40013000 	.word	0x40013000
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40020000 	.word	0x40020000

08000ac4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a22      	ldr	r2, [pc, #136]	; (8000b5c <HAL_TIM_Base_MspInit+0x98>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d13d      	bne.n	8000b52 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60fb      	str	r3, [r7, #12]
 8000ada:	4b21      	ldr	r3, [pc, #132]	; (8000b60 <HAL_TIM_Base_MspInit+0x9c>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ade:	4a20      	ldr	r2, [pc, #128]	; (8000b60 <HAL_TIM_Base_MspInit+0x9c>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ae6:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <HAL_TIM_Base_MspInit+0x9c>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8000af2:	4b1c      	ldr	r3, [pc, #112]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000af4:	4a1c      	ldr	r2, [pc, #112]	; (8000b68 <HAL_TIM_Base_MspInit+0xa4>)
 8000af6:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8000af8:	4b1a      	ldr	r3, [pc, #104]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000afa:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8000afe:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b00:	4b18      	ldr	r3, [pc, #96]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b02:	2240      	movs	r2, #64	; 0x40
 8000b04:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b06:	4b17      	ldr	r3, [pc, #92]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000b0c:	4b15      	ldr	r3, [pc, #84]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b12:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b14:	4b13      	ldr	r3, [pc, #76]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b1a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b1c:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b22:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8000b24:	4b0f      	ldr	r3, [pc, #60]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8000b36:	480b      	ldr	r0, [pc, #44]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b38:	f000 fab4 	bl	80010a4 <HAL_DMA_Init>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8000b42:	f7ff ff47 	bl	80009d4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a06      	ldr	r2, [pc, #24]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b4a:	625a      	str	r2, [r3, #36]	; 0x24
 8000b4c:	4a05      	ldr	r2, [pc, #20]	; (8000b64 <HAL_TIM_Base_MspInit+0xa0>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000b52:	bf00      	nop
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40010000 	.word	0x40010000
 8000b60:	40023800 	.word	0x40023800
 8000b64:	20001dbc 	.word	0x20001dbc
 8000b68:	40026428 	.word	0x40026428

08000b6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08a      	sub	sp, #40	; 0x28
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b74:	f107 0314 	add.w	r3, r7, #20
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
 8000b82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a19      	ldr	r2, [pc, #100]	; (8000bf0 <HAL_UART_MspInit+0x84>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d12c      	bne.n	8000be8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
 8000b92:	4b18      	ldr	r3, [pc, #96]	; (8000bf4 <HAL_UART_MspInit+0x88>)
 8000b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b96:	4a17      	ldr	r2, [pc, #92]	; (8000bf4 <HAL_UART_MspInit+0x88>)
 8000b98:	f043 0310 	orr.w	r3, r3, #16
 8000b9c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b9e:	4b15      	ldr	r3, [pc, #84]	; (8000bf4 <HAL_UART_MspInit+0x88>)
 8000ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ba2:	f003 0310 	and.w	r3, r3, #16
 8000ba6:	613b      	str	r3, [r7, #16]
 8000ba8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <HAL_UART_MspInit+0x88>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	4a10      	ldr	r2, [pc, #64]	; (8000bf4 <HAL_UART_MspInit+0x88>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <HAL_UART_MspInit+0x88>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bc6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000bca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bd8:	2307      	movs	r3, #7
 8000bda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	4619      	mov	r1, r3
 8000be2:	4805      	ldr	r0, [pc, #20]	; (8000bf8 <HAL_UART_MspInit+0x8c>)
 8000be4:	f000 fdee 	bl	80017c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000be8:	bf00      	nop
 8000bea:	3728      	adds	r7, #40	; 0x28
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40011000 	.word	0x40011000
 8000bf4:	40023800 	.word	0x40023800
 8000bf8:	40020000 	.word	0x40020000

08000bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr

08000c0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c0e:	e7fe      	b.n	8000c0e <HardFault_Handler+0x4>

08000c10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c14:	e7fe      	b.n	8000c14 <MemManage_Handler+0x4>

08000c16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c1a:	e7fe      	b.n	8000c1a <BusFault_Handler+0x4>

08000c1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c20:	e7fe      	b.n	8000c20 <UsageFault_Handler+0x4>

08000c22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c50:	f000 f8f6 	bl	8000e40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8000c5c:	4802      	ldr	r0, [pc, #8]	; (8000c68 <DMA2_Stream1_IRQHandler+0x10>)
 8000c5e:	f000 fb49 	bl	80012f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	20001dbc 	.word	0x20001dbc

08000c6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
	return 1;
 8000c70:	2301      	movs	r3, #1
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <_kill>:

int _kill(int pid, int sig)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000c86:	f003 fb4f 	bl	8004328 <__errno>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	2316      	movs	r3, #22
 8000c8e:	6013      	str	r3, [r2, #0]
	return -1;
 8000c90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <_exit>:

void _exit (int status)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000ca4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ca8:	6878      	ldr	r0, [r7, #4]
 8000caa:	f7ff ffe7 	bl	8000c7c <_kill>
	while (1) {}		/* Make sure we hang here */
 8000cae:	e7fe      	b.n	8000cae <_exit+0x12>

08000cb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb8:	4a14      	ldr	r2, [pc, #80]	; (8000d0c <_sbrk+0x5c>)
 8000cba:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <_sbrk+0x60>)
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cc4:	4b13      	ldr	r3, [pc, #76]	; (8000d14 <_sbrk+0x64>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d102      	bne.n	8000cd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	; (8000d14 <_sbrk+0x64>)
 8000cce:	4a12      	ldr	r2, [pc, #72]	; (8000d18 <_sbrk+0x68>)
 8000cd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cd2:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <_sbrk+0x64>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d207      	bcs.n	8000cf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce0:	f003 fb22 	bl	8004328 <__errno>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	230c      	movs	r3, #12
 8000ce8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cee:	e009      	b.n	8000d04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf0:	4b08      	ldr	r3, [pc, #32]	; (8000d14 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cf6:	4b07      	ldr	r3, [pc, #28]	; (8000d14 <_sbrk+0x64>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	4a05      	ldr	r2, [pc, #20]	; (8000d14 <_sbrk+0x64>)
 8000d00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d02:	68fb      	ldr	r3, [r7, #12]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3718      	adds	r7, #24
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20020000 	.word	0x20020000
 8000d10:	00000400 	.word	0x00000400
 8000d14:	2000198c 	.word	0x2000198c
 8000d18:	20001f08 	.word	0x20001f08

08000d1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d20:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <SystemInit+0x28>)
 8000d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d26:	4a07      	ldr	r2, [pc, #28]	; (8000d44 <SystemInit+0x28>)
 8000d28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d30:	4b04      	ldr	r3, [pc, #16]	; (8000d44 <SystemInit+0x28>)
 8000d32:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d36:	609a      	str	r2, [r3, #8]
#endif
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d80 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000d4c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000d4e:	e003      	b.n	8000d58 <LoopCopyDataInit>

08000d50 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000d50:	4b0c      	ldr	r3, [pc, #48]	; (8000d84 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000d52:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000d54:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000d56:	3104      	adds	r1, #4

08000d58 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000d58:	480b      	ldr	r0, [pc, #44]	; (8000d88 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000d5c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000d5e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000d60:	d3f6      	bcc.n	8000d50 <CopyDataInit>
  ldr  r2, =_sbss
 8000d62:	4a0b      	ldr	r2, [pc, #44]	; (8000d90 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000d64:	e002      	b.n	8000d6c <LoopFillZerobss>

08000d66 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000d66:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000d68:	f842 3b04 	str.w	r3, [r2], #4

08000d6c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000d6c:	4b09      	ldr	r3, [pc, #36]	; (8000d94 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000d6e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000d70:	d3f9      	bcc.n	8000d66 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d72:	f7ff ffd3 	bl	8000d1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d76:	f003 fadd 	bl	8004334 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d7a:	f7ff fc09 	bl	8000590 <main>
  bx  lr    
 8000d7e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d80:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000d84:	08004d78 	.word	0x08004d78
  ldr  r0, =_sdata
 8000d88:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000d8c:	20001970 	.word	0x20001970
  ldr  r2, =_sbss
 8000d90:	20001970 	.word	0x20001970
  ldr  r3, = _ebss
 8000d94:	20001f08 	.word	0x20001f08

08000d98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d98:	e7fe      	b.n	8000d98 <ADC_IRQHandler>
	...

08000d9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da0:	4b0e      	ldr	r3, [pc, #56]	; (8000ddc <HAL_Init+0x40>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a0d      	ldr	r2, [pc, #52]	; (8000ddc <HAL_Init+0x40>)
 8000da6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000daa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dac:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <HAL_Init+0x40>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a0a      	ldr	r2, [pc, #40]	; (8000ddc <HAL_Init+0x40>)
 8000db2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000db6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db8:	4b08      	ldr	r3, [pc, #32]	; (8000ddc <HAL_Init+0x40>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a07      	ldr	r2, [pc, #28]	; (8000ddc <HAL_Init+0x40>)
 8000dbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc4:	2003      	movs	r0, #3
 8000dc6:	f000 f92b 	bl	8001020 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f000 f808 	bl	8000de0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd0:	f7ff fe08 	bl	80009e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40023c00 	.word	0x40023c00

08000de0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <HAL_InitTick+0x54>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <HAL_InitTick+0x58>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	4619      	mov	r1, r3
 8000df2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000df6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 f943 	bl	800108a <HAL_SYSTICK_Config>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e00e      	b.n	8000e2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2b0f      	cmp	r3, #15
 8000e12:	d80a      	bhi.n	8000e2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e14:	2200      	movs	r2, #0
 8000e16:	6879      	ldr	r1, [r7, #4]
 8000e18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e1c:	f000 f90b 	bl	8001036 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e20:	4a06      	ldr	r2, [pc, #24]	; (8000e3c <HAL_InitTick+0x5c>)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e26:	2300      	movs	r3, #0
 8000e28:	e000      	b.n	8000e2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	20000000 	.word	0x20000000
 8000e38:	20000008 	.word	0x20000008
 8000e3c:	20000004 	.word	0x20000004

08000e40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <HAL_IncTick+0x20>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	461a      	mov	r2, r3
 8000e4a:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <HAL_IncTick+0x24>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4413      	add	r3, r2
 8000e50:	4a04      	ldr	r2, [pc, #16]	; (8000e64 <HAL_IncTick+0x24>)
 8000e52:	6013      	str	r3, [r2, #0]
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	20000008 	.word	0x20000008
 8000e64:	20001f00 	.word	0x20001f00

08000e68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e6c:	4b03      	ldr	r3, [pc, #12]	; (8000e7c <HAL_GetTick+0x14>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	20001f00 	.word	0x20001f00

08000e80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f003 0307 	and.w	r3, r3, #7
 8000e8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e96:	68ba      	ldr	r2, [r7, #8]
 8000e98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ea8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000eac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eb2:	4a04      	ldr	r2, [pc, #16]	; (8000ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	60d3      	str	r3, [r2, #12]
}
 8000eb8:	bf00      	nop
 8000eba:	3714      	adds	r7, #20
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	0a1b      	lsrs	r3, r3, #8
 8000ed2:	f003 0307 	and.w	r3, r3, #7
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	db0b      	blt.n	8000f0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	f003 021f 	and.w	r2, r3, #31
 8000efc:	4907      	ldr	r1, [pc, #28]	; (8000f1c <__NVIC_EnableIRQ+0x38>)
 8000efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f02:	095b      	lsrs	r3, r3, #5
 8000f04:	2001      	movs	r0, #1
 8000f06:	fa00 f202 	lsl.w	r2, r0, r2
 8000f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	e000e100 	.word	0xe000e100

08000f20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	6039      	str	r1, [r7, #0]
 8000f2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	db0a      	blt.n	8000f4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	490c      	ldr	r1, [pc, #48]	; (8000f6c <__NVIC_SetPriority+0x4c>)
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	0112      	lsls	r2, r2, #4
 8000f40:	b2d2      	uxtb	r2, r2
 8000f42:	440b      	add	r3, r1
 8000f44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f48:	e00a      	b.n	8000f60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	b2da      	uxtb	r2, r3
 8000f4e:	4908      	ldr	r1, [pc, #32]	; (8000f70 <__NVIC_SetPriority+0x50>)
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	f003 030f 	and.w	r3, r3, #15
 8000f56:	3b04      	subs	r3, #4
 8000f58:	0112      	lsls	r2, r2, #4
 8000f5a:	b2d2      	uxtb	r2, r2
 8000f5c:	440b      	add	r3, r1
 8000f5e:	761a      	strb	r2, [r3, #24]
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000e100 	.word	0xe000e100
 8000f70:	e000ed00 	.word	0xe000ed00

08000f74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b089      	sub	sp, #36	; 0x24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	f003 0307 	and.w	r3, r3, #7
 8000f86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	f1c3 0307 	rsb	r3, r3, #7
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	bf28      	it	cs
 8000f92:	2304      	movcs	r3, #4
 8000f94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	3304      	adds	r3, #4
 8000f9a:	2b06      	cmp	r3, #6
 8000f9c:	d902      	bls.n	8000fa4 <NVIC_EncodePriority+0x30>
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	3b03      	subs	r3, #3
 8000fa2:	e000      	b.n	8000fa6 <NVIC_EncodePriority+0x32>
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43da      	mvns	r2, r3
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	401a      	ands	r2, r3
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc6:	43d9      	mvns	r1, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fcc:	4313      	orrs	r3, r2
         );
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3724      	adds	r7, #36	; 0x24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
	...

08000fdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fec:	d301      	bcc.n	8000ff2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e00f      	b.n	8001012 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ff2:	4a0a      	ldr	r2, [pc, #40]	; (800101c <SysTick_Config+0x40>)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ffa:	210f      	movs	r1, #15
 8000ffc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001000:	f7ff ff8e 	bl	8000f20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <SysTick_Config+0x40>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800100a:	4b04      	ldr	r3, [pc, #16]	; (800101c <SysTick_Config+0x40>)
 800100c:	2207      	movs	r2, #7
 800100e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001010:	2300      	movs	r3, #0
}
 8001012:	4618      	mov	r0, r3
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	e000e010 	.word	0xe000e010

08001020 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff ff29 	bl	8000e80 <__NVIC_SetPriorityGrouping>
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001036:	b580      	push	{r7, lr}
 8001038:	b086      	sub	sp, #24
 800103a:	af00      	add	r7, sp, #0
 800103c:	4603      	mov	r3, r0
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001044:	2300      	movs	r3, #0
 8001046:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001048:	f7ff ff3e 	bl	8000ec8 <__NVIC_GetPriorityGrouping>
 800104c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	68b9      	ldr	r1, [r7, #8]
 8001052:	6978      	ldr	r0, [r7, #20]
 8001054:	f7ff ff8e 	bl	8000f74 <NVIC_EncodePriority>
 8001058:	4602      	mov	r2, r0
 800105a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800105e:	4611      	mov	r1, r2
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff ff5d 	bl	8000f20 <__NVIC_SetPriority>
}
 8001066:	bf00      	nop
 8001068:	3718      	adds	r7, #24
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b082      	sub	sp, #8
 8001072:	af00      	add	r7, sp, #0
 8001074:	4603      	mov	r3, r0
 8001076:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff ff31 	bl	8000ee4 <__NVIC_EnableIRQ>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b082      	sub	sp, #8
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff ffa2 	bl	8000fdc <SysTick_Config>
 8001098:	4603      	mov	r3, r0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80010b0:	f7ff feda 	bl	8000e68 <HAL_GetTick>
 80010b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d101      	bne.n	80010c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e099      	b.n	80011f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2202      	movs	r2, #2
 80010cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f022 0201 	bic.w	r2, r2, #1
 80010de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010e0:	e00f      	b.n	8001102 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010e2:	f7ff fec1 	bl	8000e68 <HAL_GetTick>
 80010e6:	4602      	mov	r2, r0
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b05      	cmp	r3, #5
 80010ee:	d908      	bls.n	8001102 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2220      	movs	r2, #32
 80010f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2203      	movs	r2, #3
 80010fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e078      	b.n	80011f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	2b00      	cmp	r3, #0
 800110e:	d1e8      	bne.n	80010e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001118:	697a      	ldr	r2, [r7, #20]
 800111a:	4b38      	ldr	r3, [pc, #224]	; (80011fc <HAL_DMA_Init+0x158>)
 800111c:	4013      	ands	r3, r2
 800111e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685a      	ldr	r2, [r3, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800112e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	691b      	ldr	r3, [r3, #16]
 8001134:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800113a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001146:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800114e:	697a      	ldr	r2, [r7, #20]
 8001150:	4313      	orrs	r3, r2
 8001152:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001158:	2b04      	cmp	r3, #4
 800115a:	d107      	bne.n	800116c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001164:	4313      	orrs	r3, r2
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	4313      	orrs	r3, r2
 800116a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	697a      	ldr	r2, [r7, #20]
 8001172:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	f023 0307 	bic.w	r3, r3, #7
 8001182:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001188:	697a      	ldr	r2, [r7, #20]
 800118a:	4313      	orrs	r3, r2
 800118c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001192:	2b04      	cmp	r3, #4
 8001194:	d117      	bne.n	80011c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	4313      	orrs	r3, r2
 800119e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d00e      	beq.n	80011c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f000 fa91 	bl	80016d0 <DMA_CheckFifoParam>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d008      	beq.n	80011c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2240      	movs	r2, #64	; 0x40
 80011b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2201      	movs	r2, #1
 80011be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80011c2:	2301      	movs	r3, #1
 80011c4:	e016      	b.n	80011f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	697a      	ldr	r2, [r7, #20]
 80011cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f000 fa48 	bl	8001664 <DMA_CalcBaseAndBitshift>
 80011d4:	4603      	mov	r3, r0
 80011d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011dc:	223f      	movs	r2, #63	; 0x3f
 80011de:	409a      	lsls	r2, r3
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2200      	movs	r2, #0
 80011e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2201      	movs	r2, #1
 80011ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80011f2:	2300      	movs	r3, #0
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3718      	adds	r7, #24
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	f010803f 	.word	0xf010803f

08001200 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
 800120c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800120e:	2300      	movs	r3, #0
 8001210:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001216:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800121e:	2b01      	cmp	r3, #1
 8001220:	d101      	bne.n	8001226 <HAL_DMA_Start_IT+0x26>
 8001222:	2302      	movs	r3, #2
 8001224:	e040      	b.n	80012a8 <HAL_DMA_Start_IT+0xa8>
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	2201      	movs	r2, #1
 800122a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b01      	cmp	r3, #1
 8001238:	d12f      	bne.n	800129a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	2202      	movs	r2, #2
 800123e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	2200      	movs	r2, #0
 8001246:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	68b9      	ldr	r1, [r7, #8]
 800124e:	68f8      	ldr	r0, [r7, #12]
 8001250:	f000 f9da 	bl	8001608 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001258:	223f      	movs	r2, #63	; 0x3f
 800125a:	409a      	lsls	r2, r3
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f042 0216 	orr.w	r2, r2, #22
 800126e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001274:	2b00      	cmp	r3, #0
 8001276:	d007      	beq.n	8001288 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f042 0208 	orr.w	r2, r2, #8
 8001286:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f042 0201 	orr.w	r2, r2, #1
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	e005      	b.n	80012a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	2200      	movs	r2, #0
 800129e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80012a2:	2302      	movs	r3, #2
 80012a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80012a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d004      	beq.n	80012ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2280      	movs	r2, #128	; 0x80
 80012c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e00c      	b.n	80012e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2205      	movs	r2, #5
 80012d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f022 0201 	bic.w	r2, r2, #1
 80012e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001300:	4b92      	ldr	r3, [pc, #584]	; (800154c <HAL_DMA_IRQHandler+0x258>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a92      	ldr	r2, [pc, #584]	; (8001550 <HAL_DMA_IRQHandler+0x25c>)
 8001306:	fba2 2303 	umull	r2, r3, r2, r3
 800130a:	0a9b      	lsrs	r3, r3, #10
 800130c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001312:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800131e:	2208      	movs	r2, #8
 8001320:	409a      	lsls	r2, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	4013      	ands	r3, r2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d01a      	beq.n	8001360 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0304 	and.w	r3, r3, #4
 8001334:	2b00      	cmp	r3, #0
 8001336:	d013      	beq.n	8001360 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f022 0204 	bic.w	r2, r2, #4
 8001346:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800134c:	2208      	movs	r2, #8
 800134e:	409a      	lsls	r2, r3
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001358:	f043 0201 	orr.w	r2, r3, #1
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001364:	2201      	movs	r2, #1
 8001366:	409a      	lsls	r2, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	4013      	ands	r3, r2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d012      	beq.n	8001396 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800137a:	2b00      	cmp	r3, #0
 800137c:	d00b      	beq.n	8001396 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001382:	2201      	movs	r2, #1
 8001384:	409a      	lsls	r2, r3
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800138e:	f043 0202 	orr.w	r2, r3, #2
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800139a:	2204      	movs	r2, #4
 800139c:	409a      	lsls	r2, r3
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4013      	ands	r3, r2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d012      	beq.n	80013cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d00b      	beq.n	80013cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013b8:	2204      	movs	r2, #4
 80013ba:	409a      	lsls	r2, r3
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013c4:	f043 0204 	orr.w	r2, r3, #4
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013d0:	2210      	movs	r2, #16
 80013d2:	409a      	lsls	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4013      	ands	r3, r2
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d043      	beq.n	8001464 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d03c      	beq.n	8001464 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013ee:	2210      	movs	r2, #16
 80013f0:	409a      	lsls	r2, r3
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d018      	beq.n	8001436 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d108      	bne.n	8001424 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001416:	2b00      	cmp	r3, #0
 8001418:	d024      	beq.n	8001464 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	4798      	blx	r3
 8001422:	e01f      	b.n	8001464 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001428:	2b00      	cmp	r3, #0
 800142a:	d01b      	beq.n	8001464 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	4798      	blx	r3
 8001434:	e016      	b.n	8001464 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001440:	2b00      	cmp	r3, #0
 8001442:	d107      	bne.n	8001454 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f022 0208 	bic.w	r2, r2, #8
 8001452:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001458:	2b00      	cmp	r3, #0
 800145a:	d003      	beq.n	8001464 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001468:	2220      	movs	r2, #32
 800146a:	409a      	lsls	r2, r3
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4013      	ands	r3, r2
 8001470:	2b00      	cmp	r3, #0
 8001472:	f000 808e 	beq.w	8001592 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 0310 	and.w	r3, r3, #16
 8001480:	2b00      	cmp	r3, #0
 8001482:	f000 8086 	beq.w	8001592 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800148a:	2220      	movs	r2, #32
 800148c:	409a      	lsls	r2, r3
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001498:	b2db      	uxtb	r3, r3
 800149a:	2b05      	cmp	r3, #5
 800149c:	d136      	bne.n	800150c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f022 0216 	bic.w	r2, r2, #22
 80014ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	695a      	ldr	r2, [r3, #20]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d103      	bne.n	80014ce <HAL_DMA_IRQHandler+0x1da>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d007      	beq.n	80014de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f022 0208 	bic.w	r2, r2, #8
 80014dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014e2:	223f      	movs	r2, #63	; 0x3f
 80014e4:	409a      	lsls	r2, r3
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2201      	movs	r2, #1
 80014f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d07d      	beq.n	80015fe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	4798      	blx	r3
        }
        return;
 800150a:	e078      	b.n	80015fe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d01c      	beq.n	8001554 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d108      	bne.n	800153a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152c:	2b00      	cmp	r3, #0
 800152e:	d030      	beq.n	8001592 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	4798      	blx	r3
 8001538:	e02b      	b.n	8001592 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800153e:	2b00      	cmp	r3, #0
 8001540:	d027      	beq.n	8001592 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	4798      	blx	r3
 800154a:	e022      	b.n	8001592 <HAL_DMA_IRQHandler+0x29e>
 800154c:	20000000 	.word	0x20000000
 8001550:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155e:	2b00      	cmp	r3, #0
 8001560:	d10f      	bne.n	8001582 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f022 0210 	bic.w	r2, r2, #16
 8001570:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2201      	movs	r2, #1
 800157e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001596:	2b00      	cmp	r3, #0
 8001598:	d032      	beq.n	8001600 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d022      	beq.n	80015ec <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2205      	movs	r2, #5
 80015aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f022 0201 	bic.w	r2, r2, #1
 80015bc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	3301      	adds	r3, #1
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d307      	bcc.n	80015da <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0301 	and.w	r3, r3, #1
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1f2      	bne.n	80015be <HAL_DMA_IRQHandler+0x2ca>
 80015d8:	e000      	b.n	80015dc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80015da:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2201      	movs	r2, #1
 80015e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d005      	beq.n	8001600 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	4798      	blx	r3
 80015fc:	e000      	b.n	8001600 <HAL_DMA_IRQHandler+0x30c>
        return;
 80015fe:	bf00      	nop
    }
  }
}
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop

08001608 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
 8001614:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001624:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	2b40      	cmp	r3, #64	; 0x40
 8001634:	d108      	bne.n	8001648 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001646:	e007      	b.n	8001658 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68ba      	ldr	r2, [r7, #8]
 800164e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	60da      	str	r2, [r3, #12]
}
 8001658:	bf00      	nop
 800165a:	3714      	adds	r7, #20
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	b2db      	uxtb	r3, r3
 8001672:	3b10      	subs	r3, #16
 8001674:	4a14      	ldr	r2, [pc, #80]	; (80016c8 <DMA_CalcBaseAndBitshift+0x64>)
 8001676:	fba2 2303 	umull	r2, r3, r2, r3
 800167a:	091b      	lsrs	r3, r3, #4
 800167c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800167e:	4a13      	ldr	r2, [pc, #76]	; (80016cc <DMA_CalcBaseAndBitshift+0x68>)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	461a      	mov	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2b03      	cmp	r3, #3
 8001690:	d909      	bls.n	80016a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800169a:	f023 0303 	bic.w	r3, r3, #3
 800169e:	1d1a      	adds	r2, r3, #4
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	659a      	str	r2, [r3, #88]	; 0x58
 80016a4:	e007      	b.n	80016b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80016ae:	f023 0303 	bic.w	r3, r3, #3
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	aaaaaaab 	.word	0xaaaaaaab
 80016cc:	08004d24 	.word	0x08004d24

080016d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016d8:	2300      	movs	r3, #0
 80016da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d11f      	bne.n	800172a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	2b03      	cmp	r3, #3
 80016ee:	d855      	bhi.n	800179c <DMA_CheckFifoParam+0xcc>
 80016f0:	a201      	add	r2, pc, #4	; (adr r2, 80016f8 <DMA_CheckFifoParam+0x28>)
 80016f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016f6:	bf00      	nop
 80016f8:	08001709 	.word	0x08001709
 80016fc:	0800171b 	.word	0x0800171b
 8001700:	08001709 	.word	0x08001709
 8001704:	0800179d 	.word	0x0800179d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800170c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d045      	beq.n	80017a0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001718:	e042      	b.n	80017a0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800171e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001722:	d13f      	bne.n	80017a4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001728:	e03c      	b.n	80017a4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001732:	d121      	bne.n	8001778 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	2b03      	cmp	r3, #3
 8001738:	d836      	bhi.n	80017a8 <DMA_CheckFifoParam+0xd8>
 800173a:	a201      	add	r2, pc, #4	; (adr r2, 8001740 <DMA_CheckFifoParam+0x70>)
 800173c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001740:	08001751 	.word	0x08001751
 8001744:	08001757 	.word	0x08001757
 8001748:	08001751 	.word	0x08001751
 800174c:	08001769 	.word	0x08001769
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	73fb      	strb	r3, [r7, #15]
      break;
 8001754:	e02f      	b.n	80017b6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800175a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d024      	beq.n	80017ac <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001766:	e021      	b.n	80017ac <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001770:	d11e      	bne.n	80017b0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001776:	e01b      	b.n	80017b0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	2b02      	cmp	r3, #2
 800177c:	d902      	bls.n	8001784 <DMA_CheckFifoParam+0xb4>
 800177e:	2b03      	cmp	r3, #3
 8001780:	d003      	beq.n	800178a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001782:	e018      	b.n	80017b6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	73fb      	strb	r3, [r7, #15]
      break;
 8001788:	e015      	b.n	80017b6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800178e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d00e      	beq.n	80017b4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	73fb      	strb	r3, [r7, #15]
      break;
 800179a:	e00b      	b.n	80017b4 <DMA_CheckFifoParam+0xe4>
      break;
 800179c:	bf00      	nop
 800179e:	e00a      	b.n	80017b6 <DMA_CheckFifoParam+0xe6>
      break;
 80017a0:	bf00      	nop
 80017a2:	e008      	b.n	80017b6 <DMA_CheckFifoParam+0xe6>
      break;
 80017a4:	bf00      	nop
 80017a6:	e006      	b.n	80017b6 <DMA_CheckFifoParam+0xe6>
      break;
 80017a8:	bf00      	nop
 80017aa:	e004      	b.n	80017b6 <DMA_CheckFifoParam+0xe6>
      break;
 80017ac:	bf00      	nop
 80017ae:	e002      	b.n	80017b6 <DMA_CheckFifoParam+0xe6>
      break;   
 80017b0:	bf00      	nop
 80017b2:	e000      	b.n	80017b6 <DMA_CheckFifoParam+0xe6>
      break;
 80017b4:	bf00      	nop
    }
  } 
  
  return status; 
 80017b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3714      	adds	r7, #20
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b089      	sub	sp, #36	; 0x24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017d2:	2300      	movs	r3, #0
 80017d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017da:	2300      	movs	r3, #0
 80017dc:	61fb      	str	r3, [r7, #28]
 80017de:	e159      	b.n	8001a94 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017e0:	2201      	movs	r2, #1
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	697a      	ldr	r2, [r7, #20]
 80017f0:	4013      	ands	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	f040 8148 	bne.w	8001a8e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d00b      	beq.n	800181e <HAL_GPIO_Init+0x5a>
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	2b02      	cmp	r3, #2
 800180c:	d007      	beq.n	800181e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001812:	2b11      	cmp	r3, #17
 8001814:	d003      	beq.n	800181e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2b12      	cmp	r3, #18
 800181c:	d130      	bne.n	8001880 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	2203      	movs	r2, #3
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	43db      	mvns	r3, r3
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	4013      	ands	r3, r2
 8001834:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	68da      	ldr	r2, [r3, #12]
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	4313      	orrs	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001854:	2201      	movs	r2, #1
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	43db      	mvns	r3, r3
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4013      	ands	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	091b      	lsrs	r3, r3, #4
 800186a:	f003 0201 	and.w	r2, r3, #1
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4313      	orrs	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	2203      	movs	r2, #3
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	43db      	mvns	r3, r3
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	4013      	ands	r3, r2
 8001896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	689a      	ldr	r2, [r3, #8]
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	69ba      	ldr	r2, [r7, #24]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d003      	beq.n	80018c0 <HAL_GPIO_Init+0xfc>
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	2b12      	cmp	r3, #18
 80018be:	d123      	bne.n	8001908 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	08da      	lsrs	r2, r3, #3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3208      	adds	r2, #8
 80018c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	f003 0307 	and.w	r3, r3, #7
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	220f      	movs	r2, #15
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	43db      	mvns	r3, r3
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	4013      	ands	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	691a      	ldr	r2, [r3, #16]
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	f003 0307 	and.w	r3, r3, #7
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	08da      	lsrs	r2, r3, #3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	3208      	adds	r2, #8
 8001902:	69b9      	ldr	r1, [r7, #24]
 8001904:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	2203      	movs	r2, #3
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	43db      	mvns	r3, r3
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	4013      	ands	r3, r2
 800191e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 0203 	and.w	r2, r3, #3
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	fa02 f303 	lsl.w	r3, r2, r3
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	4313      	orrs	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001944:	2b00      	cmp	r3, #0
 8001946:	f000 80a2 	beq.w	8001a8e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	4b56      	ldr	r3, [pc, #344]	; (8001aa8 <HAL_GPIO_Init+0x2e4>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	4a55      	ldr	r2, [pc, #340]	; (8001aa8 <HAL_GPIO_Init+0x2e4>)
 8001954:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001958:	6453      	str	r3, [r2, #68]	; 0x44
 800195a:	4b53      	ldr	r3, [pc, #332]	; (8001aa8 <HAL_GPIO_Init+0x2e4>)
 800195c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001966:	4a51      	ldr	r2, [pc, #324]	; (8001aac <HAL_GPIO_Init+0x2e8>)
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	089b      	lsrs	r3, r3, #2
 800196c:	3302      	adds	r3, #2
 800196e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001972:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	f003 0303 	and.w	r3, r3, #3
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	220f      	movs	r2, #15
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	43db      	mvns	r3, r3
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	4013      	ands	r3, r2
 8001988:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a48      	ldr	r2, [pc, #288]	; (8001ab0 <HAL_GPIO_Init+0x2ec>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d019      	beq.n	80019c6 <HAL_GPIO_Init+0x202>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a47      	ldr	r2, [pc, #284]	; (8001ab4 <HAL_GPIO_Init+0x2f0>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d013      	beq.n	80019c2 <HAL_GPIO_Init+0x1fe>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a46      	ldr	r2, [pc, #280]	; (8001ab8 <HAL_GPIO_Init+0x2f4>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d00d      	beq.n	80019be <HAL_GPIO_Init+0x1fa>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a45      	ldr	r2, [pc, #276]	; (8001abc <HAL_GPIO_Init+0x2f8>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d007      	beq.n	80019ba <HAL_GPIO_Init+0x1f6>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a44      	ldr	r2, [pc, #272]	; (8001ac0 <HAL_GPIO_Init+0x2fc>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d101      	bne.n	80019b6 <HAL_GPIO_Init+0x1f2>
 80019b2:	2304      	movs	r3, #4
 80019b4:	e008      	b.n	80019c8 <HAL_GPIO_Init+0x204>
 80019b6:	2307      	movs	r3, #7
 80019b8:	e006      	b.n	80019c8 <HAL_GPIO_Init+0x204>
 80019ba:	2303      	movs	r3, #3
 80019bc:	e004      	b.n	80019c8 <HAL_GPIO_Init+0x204>
 80019be:	2302      	movs	r3, #2
 80019c0:	e002      	b.n	80019c8 <HAL_GPIO_Init+0x204>
 80019c2:	2301      	movs	r3, #1
 80019c4:	e000      	b.n	80019c8 <HAL_GPIO_Init+0x204>
 80019c6:	2300      	movs	r3, #0
 80019c8:	69fa      	ldr	r2, [r7, #28]
 80019ca:	f002 0203 	and.w	r2, r2, #3
 80019ce:	0092      	lsls	r2, r2, #2
 80019d0:	4093      	lsls	r3, r2
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019d8:	4934      	ldr	r1, [pc, #208]	; (8001aac <HAL_GPIO_Init+0x2e8>)
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	089b      	lsrs	r3, r3, #2
 80019de:	3302      	adds	r3, #2
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019e6:	4b37      	ldr	r3, [pc, #220]	; (8001ac4 <HAL_GPIO_Init+0x300>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	43db      	mvns	r3, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4013      	ands	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a0a:	4a2e      	ldr	r2, [pc, #184]	; (8001ac4 <HAL_GPIO_Init+0x300>)
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a10:	4b2c      	ldr	r3, [pc, #176]	; (8001ac4 <HAL_GPIO_Init+0x300>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d003      	beq.n	8001a34 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a34:	4a23      	ldr	r2, [pc, #140]	; (8001ac4 <HAL_GPIO_Init+0x300>)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a3a:	4b22      	ldr	r3, [pc, #136]	; (8001ac4 <HAL_GPIO_Init+0x300>)
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	43db      	mvns	r3, r3
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4013      	ands	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d003      	beq.n	8001a5e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a5e:	4a19      	ldr	r2, [pc, #100]	; (8001ac4 <HAL_GPIO_Init+0x300>)
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a64:	4b17      	ldr	r3, [pc, #92]	; (8001ac4 <HAL_GPIO_Init+0x300>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	4013      	ands	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d003      	beq.n	8001a88 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a88:	4a0e      	ldr	r2, [pc, #56]	; (8001ac4 <HAL_GPIO_Init+0x300>)
 8001a8a:	69bb      	ldr	r3, [r7, #24]
 8001a8c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	3301      	adds	r3, #1
 8001a92:	61fb      	str	r3, [r7, #28]
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	2b0f      	cmp	r3, #15
 8001a98:	f67f aea2 	bls.w	80017e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a9c:	bf00      	nop
 8001a9e:	3724      	adds	r7, #36	; 0x24
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	40013800 	.word	0x40013800
 8001ab0:	40020000 	.word	0x40020000
 8001ab4:	40020400 	.word	0x40020400
 8001ab8:	40020800 	.word	0x40020800
 8001abc:	40020c00 	.word	0x40020c00
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	40013c00 	.word	0x40013c00

08001ac8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	807b      	strh	r3, [r7, #2]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ad8:	787b      	ldrb	r3, [r7, #1]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d003      	beq.n	8001ae6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ade:	887a      	ldrh	r2, [r7, #2]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ae4:	e003      	b.n	8001aee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ae6:	887b      	ldrh	r3, [r7, #2]
 8001ae8:	041a      	lsls	r2, r3, #16
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	619a      	str	r2, [r3, #24]
}
 8001aee:	bf00      	nop
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b084      	sub	sp, #16
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d101      	bne.n	8001b0c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e02b      	b.n	8001b64 <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8001b14:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f245 5255 	movw	r2, #21845	; 0x5555
 8001b1e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6852      	ldr	r2, [r2, #4]
 8001b28:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	6892      	ldr	r2, [r2, #8]
 8001b32:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001b34:	f7ff f998 	bl	8000e68 <HAL_GetTick>
 8001b38:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8001b3a:	e008      	b.n	8001b4e <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001b3c:	f7ff f994 	bl	8000e68 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b30      	cmp	r3, #48	; 0x30
 8001b48:	d901      	bls.n	8001b4e <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e00a      	b.n	8001b64 <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1f1      	bne.n	8001b3c <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001b60:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001b7c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d101      	bne.n	8001b9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e25b      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d075      	beq.n	8001c96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001baa:	4ba3      	ldr	r3, [pc, #652]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 030c 	and.w	r3, r3, #12
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	d00c      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bb6:	4ba0      	ldr	r3, [pc, #640]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001bbe:	2b08      	cmp	r3, #8
 8001bc0:	d112      	bne.n	8001be8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bc2:	4b9d      	ldr	r3, [pc, #628]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bce:	d10b      	bne.n	8001be8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd0:	4b99      	ldr	r3, [pc, #612]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d05b      	beq.n	8001c94 <HAL_RCC_OscConfig+0x108>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d157      	bne.n	8001c94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e236      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf0:	d106      	bne.n	8001c00 <HAL_RCC_OscConfig+0x74>
 8001bf2:	4b91      	ldr	r3, [pc, #580]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a90      	ldr	r2, [pc, #576]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001bf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bfc:	6013      	str	r3, [r2, #0]
 8001bfe:	e01d      	b.n	8001c3c <HAL_RCC_OscConfig+0xb0>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c08:	d10c      	bne.n	8001c24 <HAL_RCC_OscConfig+0x98>
 8001c0a:	4b8b      	ldr	r3, [pc, #556]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a8a      	ldr	r2, [pc, #552]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001c10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	4b88      	ldr	r3, [pc, #544]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a87      	ldr	r2, [pc, #540]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001c1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c20:	6013      	str	r3, [r2, #0]
 8001c22:	e00b      	b.n	8001c3c <HAL_RCC_OscConfig+0xb0>
 8001c24:	4b84      	ldr	r3, [pc, #528]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a83      	ldr	r2, [pc, #524]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001c2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	4b81      	ldr	r3, [pc, #516]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a80      	ldr	r2, [pc, #512]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001c36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d013      	beq.n	8001c6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c44:	f7ff f910 	bl	8000e68 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c4c:	f7ff f90c 	bl	8000e68 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b64      	cmp	r3, #100	; 0x64
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e1fb      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c5e:	4b76      	ldr	r3, [pc, #472]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d0f0      	beq.n	8001c4c <HAL_RCC_OscConfig+0xc0>
 8001c6a:	e014      	b.n	8001c96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6c:	f7ff f8fc 	bl	8000e68 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c74:	f7ff f8f8 	bl	8000e68 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b64      	cmp	r3, #100	; 0x64
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e1e7      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c86:	4b6c      	ldr	r3, [pc, #432]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1f0      	bne.n	8001c74 <HAL_RCC_OscConfig+0xe8>
 8001c92:	e000      	b.n	8001c96 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d063      	beq.n	8001d6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ca2:	4b65      	ldr	r3, [pc, #404]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d00b      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cae:	4b62      	ldr	r3, [pc, #392]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001cb6:	2b08      	cmp	r3, #8
 8001cb8:	d11c      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cba:	4b5f      	ldr	r3, [pc, #380]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d116      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cc6:	4b5c      	ldr	r3, [pc, #368]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d005      	beq.n	8001cde <HAL_RCC_OscConfig+0x152>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d001      	beq.n	8001cde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e1bb      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cde:	4b56      	ldr	r3, [pc, #344]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	4952      	ldr	r1, [pc, #328]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cf2:	e03a      	b.n	8001d6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d020      	beq.n	8001d3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cfc:	4b4f      	ldr	r3, [pc, #316]	; (8001e3c <HAL_RCC_OscConfig+0x2b0>)
 8001cfe:	2201      	movs	r2, #1
 8001d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d02:	f7ff f8b1 	bl	8000e68 <HAL_GetTick>
 8001d06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d08:	e008      	b.n	8001d1c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d0a:	f7ff f8ad 	bl	8000e68 <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	d901      	bls.n	8001d1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e19c      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d1c:	4b46      	ldr	r3, [pc, #280]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0302 	and.w	r3, r3, #2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d0f0      	beq.n	8001d0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d28:	4b43      	ldr	r3, [pc, #268]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	4940      	ldr	r1, [pc, #256]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	600b      	str	r3, [r1, #0]
 8001d3c:	e015      	b.n	8001d6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d3e:	4b3f      	ldr	r3, [pc, #252]	; (8001e3c <HAL_RCC_OscConfig+0x2b0>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d44:	f7ff f890 	bl	8000e68 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d4c:	f7ff f88c 	bl	8000e68 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e17b      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d5e:	4b36      	ldr	r3, [pc, #216]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f0      	bne.n	8001d4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d030      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d016      	beq.n	8001dac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d7e:	4b30      	ldr	r3, [pc, #192]	; (8001e40 <HAL_RCC_OscConfig+0x2b4>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d84:	f7ff f870 	bl	8000e68 <HAL_GetTick>
 8001d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d8a:	e008      	b.n	8001d9e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d8c:	f7ff f86c 	bl	8000e68 <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e15b      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d9e:	4b26      	ldr	r3, [pc, #152]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001da0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d0f0      	beq.n	8001d8c <HAL_RCC_OscConfig+0x200>
 8001daa:	e015      	b.n	8001dd8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dac:	4b24      	ldr	r3, [pc, #144]	; (8001e40 <HAL_RCC_OscConfig+0x2b4>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db2:	f7ff f859 	bl	8000e68 <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db8:	e008      	b.n	8001dcc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dba:	f7ff f855 	bl	8000e68 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e144      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dcc:	4b1a      	ldr	r3, [pc, #104]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001dce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1f0      	bne.n	8001dba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0304 	and.w	r3, r3, #4
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f000 80a0 	beq.w	8001f26 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001de6:	2300      	movs	r3, #0
 8001de8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dea:	4b13      	ldr	r3, [pc, #76]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d10f      	bne.n	8001e16 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	4b0f      	ldr	r3, [pc, #60]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	4a0e      	ldr	r2, [pc, #56]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001e00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e04:	6413      	str	r3, [r2, #64]	; 0x40
 8001e06:	4b0c      	ldr	r3, [pc, #48]	; (8001e38 <HAL_RCC_OscConfig+0x2ac>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0e:	60bb      	str	r3, [r7, #8]
 8001e10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e12:	2301      	movs	r3, #1
 8001e14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e16:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <HAL_RCC_OscConfig+0x2b8>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d121      	bne.n	8001e66 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e22:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <HAL_RCC_OscConfig+0x2b8>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a07      	ldr	r2, [pc, #28]	; (8001e44 <HAL_RCC_OscConfig+0x2b8>)
 8001e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e2e:	f7ff f81b 	bl	8000e68 <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e34:	e011      	b.n	8001e5a <HAL_RCC_OscConfig+0x2ce>
 8001e36:	bf00      	nop
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	42470000 	.word	0x42470000
 8001e40:	42470e80 	.word	0x42470e80
 8001e44:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e48:	f7ff f80e 	bl	8000e68 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e0fd      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5a:	4b81      	ldr	r3, [pc, #516]	; (8002060 <HAL_RCC_OscConfig+0x4d4>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d0f0      	beq.n	8001e48 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d106      	bne.n	8001e7c <HAL_RCC_OscConfig+0x2f0>
 8001e6e:	4b7d      	ldr	r3, [pc, #500]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e72:	4a7c      	ldr	r2, [pc, #496]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	6713      	str	r3, [r2, #112]	; 0x70
 8001e7a:	e01c      	b.n	8001eb6 <HAL_RCC_OscConfig+0x32a>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	2b05      	cmp	r3, #5
 8001e82:	d10c      	bne.n	8001e9e <HAL_RCC_OscConfig+0x312>
 8001e84:	4b77      	ldr	r3, [pc, #476]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e88:	4a76      	ldr	r2, [pc, #472]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001e8a:	f043 0304 	orr.w	r3, r3, #4
 8001e8e:	6713      	str	r3, [r2, #112]	; 0x70
 8001e90:	4b74      	ldr	r3, [pc, #464]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e94:	4a73      	ldr	r2, [pc, #460]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001e96:	f043 0301 	orr.w	r3, r3, #1
 8001e9a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e9c:	e00b      	b.n	8001eb6 <HAL_RCC_OscConfig+0x32a>
 8001e9e:	4b71      	ldr	r3, [pc, #452]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ea2:	4a70      	ldr	r2, [pc, #448]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001ea4:	f023 0301 	bic.w	r3, r3, #1
 8001ea8:	6713      	str	r3, [r2, #112]	; 0x70
 8001eaa:	4b6e      	ldr	r3, [pc, #440]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eae:	4a6d      	ldr	r2, [pc, #436]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001eb0:	f023 0304 	bic.w	r3, r3, #4
 8001eb4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d015      	beq.n	8001eea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ebe:	f7fe ffd3 	bl	8000e68 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec4:	e00a      	b.n	8001edc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ec6:	f7fe ffcf 	bl	8000e68 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e0bc      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001edc:	4b61      	ldr	r3, [pc, #388]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d0ee      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x33a>
 8001ee8:	e014      	b.n	8001f14 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eea:	f7fe ffbd 	bl	8000e68 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef0:	e00a      	b.n	8001f08 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ef2:	f7fe ffb9 	bl	8000e68 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d901      	bls.n	8001f08 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e0a6      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f08:	4b56      	ldr	r3, [pc, #344]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1ee      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f14:	7dfb      	ldrb	r3, [r7, #23]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d105      	bne.n	8001f26 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f1a:	4b52      	ldr	r3, [pc, #328]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1e:	4a51      	ldr	r2, [pc, #324]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001f20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f24:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	699b      	ldr	r3, [r3, #24]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 8092 	beq.w	8002054 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f30:	4b4c      	ldr	r3, [pc, #304]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f003 030c 	and.w	r3, r3, #12
 8001f38:	2b08      	cmp	r3, #8
 8001f3a:	d05c      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d141      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f44:	4b48      	ldr	r3, [pc, #288]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4a:	f7fe ff8d 	bl	8000e68 <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f52:	f7fe ff89 	bl	8000e68 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e078      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f64:	4b3f      	ldr	r3, [pc, #252]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1f0      	bne.n	8001f52 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	69da      	ldr	r2, [r3, #28]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a1b      	ldr	r3, [r3, #32]
 8001f78:	431a      	orrs	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7e:	019b      	lsls	r3, r3, #6
 8001f80:	431a      	orrs	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f86:	085b      	lsrs	r3, r3, #1
 8001f88:	3b01      	subs	r3, #1
 8001f8a:	041b      	lsls	r3, r3, #16
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f92:	061b      	lsls	r3, r3, #24
 8001f94:	4933      	ldr	r1, [pc, #204]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f9a:	4b33      	ldr	r3, [pc, #204]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7fe ff62 	bl	8000e68 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fa8:	f7fe ff5e 	bl	8000e68 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e04d      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fba:	4b2a      	ldr	r3, [pc, #168]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0f0      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x41c>
 8001fc6:	e045      	b.n	8002054 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fc8:	4b27      	ldr	r3, [pc, #156]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fce:	f7fe ff4b 	bl	8000e68 <HAL_GetTick>
 8001fd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fd4:	e008      	b.n	8001fe8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fd6:	f7fe ff47 	bl	8000e68 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e036      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fe8:	4b1e      	ldr	r3, [pc, #120]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1f0      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x44a>
 8001ff4:	e02e      	b.n	8002054 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	699b      	ldr	r3, [r3, #24]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d101      	bne.n	8002002 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e029      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002002:	4b18      	ldr	r3, [pc, #96]	; (8002064 <HAL_RCC_OscConfig+0x4d8>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	429a      	cmp	r2, r3
 8002014:	d11c      	bne.n	8002050 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002020:	429a      	cmp	r2, r3
 8002022:	d115      	bne.n	8002050 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800202a:	4013      	ands	r3, r2
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002030:	4293      	cmp	r3, r2
 8002032:	d10d      	bne.n	8002050 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800203e:	429a      	cmp	r2, r3
 8002040:	d106      	bne.n	8002050 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e000      	b.n	8002056 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3718      	adds	r7, #24
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40007000 	.word	0x40007000
 8002064:	40023800 	.word	0x40023800
 8002068:	42470060 	.word	0x42470060

0800206c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d101      	bne.n	8002080 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e0cc      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002080:	4b68      	ldr	r3, [pc, #416]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 030f 	and.w	r3, r3, #15
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	429a      	cmp	r2, r3
 800208c:	d90c      	bls.n	80020a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800208e:	4b65      	ldr	r3, [pc, #404]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	b2d2      	uxtb	r2, r2
 8002094:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002096:	4b63      	ldr	r3, [pc, #396]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d001      	beq.n	80020a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e0b8      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d020      	beq.n	80020f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d005      	beq.n	80020cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020c0:	4b59      	ldr	r3, [pc, #356]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	4a58      	ldr	r2, [pc, #352]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0308 	and.w	r3, r3, #8
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d005      	beq.n	80020e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020d8:	4b53      	ldr	r3, [pc, #332]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	4a52      	ldr	r2, [pc, #328]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e4:	4b50      	ldr	r3, [pc, #320]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	494d      	ldr	r1, [pc, #308]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020f2:	4313      	orrs	r3, r2
 80020f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d044      	beq.n	800218c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d107      	bne.n	800211a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210a:	4b47      	ldr	r3, [pc, #284]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d119      	bne.n	800214a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e07f      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2b02      	cmp	r3, #2
 8002120:	d003      	beq.n	800212a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002126:	2b03      	cmp	r3, #3
 8002128:	d107      	bne.n	800213a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800212a:	4b3f      	ldr	r3, [pc, #252]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d109      	bne.n	800214a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e06f      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800213a:	4b3b      	ldr	r3, [pc, #236]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d101      	bne.n	800214a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e067      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800214a:	4b37      	ldr	r3, [pc, #220]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f023 0203 	bic.w	r2, r3, #3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	4934      	ldr	r1, [pc, #208]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 8002158:	4313      	orrs	r3, r2
 800215a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800215c:	f7fe fe84 	bl	8000e68 <HAL_GetTick>
 8002160:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002162:	e00a      	b.n	800217a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002164:	f7fe fe80 	bl	8000e68 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002172:	4293      	cmp	r3, r2
 8002174:	d901      	bls.n	800217a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e04f      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800217a:	4b2b      	ldr	r3, [pc, #172]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 020c 	and.w	r2, r3, #12
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	429a      	cmp	r2, r3
 800218a:	d1eb      	bne.n	8002164 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800218c:	4b25      	ldr	r3, [pc, #148]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 030f 	and.w	r3, r3, #15
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d20c      	bcs.n	80021b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219a:	4b22      	ldr	r3, [pc, #136]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	b2d2      	uxtb	r2, r2
 80021a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021a2:	4b20      	ldr	r3, [pc, #128]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 030f 	and.w	r3, r3, #15
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d001      	beq.n	80021b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e032      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0304 	and.w	r3, r3, #4
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d008      	beq.n	80021d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c0:	4b19      	ldr	r3, [pc, #100]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	4916      	ldr	r1, [pc, #88]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0308 	and.w	r3, r3, #8
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d009      	beq.n	80021f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021de:	4b12      	ldr	r3, [pc, #72]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	490e      	ldr	r1, [pc, #56]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021f2:	f000 f821 	bl	8002238 <HAL_RCC_GetSysClockFreq>
 80021f6:	4601      	mov	r1, r0
 80021f8:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	091b      	lsrs	r3, r3, #4
 80021fe:	f003 030f 	and.w	r3, r3, #15
 8002202:	4a0a      	ldr	r2, [pc, #40]	; (800222c <HAL_RCC_ClockConfig+0x1c0>)
 8002204:	5cd3      	ldrb	r3, [r2, r3]
 8002206:	fa21 f303 	lsr.w	r3, r1, r3
 800220a:	4a09      	ldr	r2, [pc, #36]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 800220c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <HAL_RCC_ClockConfig+0x1c8>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f7fe fde4 	bl	8000de0 <HAL_InitTick>

  return HAL_OK;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40023c00 	.word	0x40023c00
 8002228:	40023800 	.word	0x40023800
 800222c:	08004d0c 	.word	0x08004d0c
 8002230:	20000000 	.word	0x20000000
 8002234:	20000004 	.word	0x20000004

08002238 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800223e:	2300      	movs	r3, #0
 8002240:	607b      	str	r3, [r7, #4]
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	2300      	movs	r3, #0
 8002248:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800224a:	2300      	movs	r3, #0
 800224c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800224e:	4b50      	ldr	r3, [pc, #320]	; (8002390 <HAL_RCC_GetSysClockFreq+0x158>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 030c 	and.w	r3, r3, #12
 8002256:	2b04      	cmp	r3, #4
 8002258:	d007      	beq.n	800226a <HAL_RCC_GetSysClockFreq+0x32>
 800225a:	2b08      	cmp	r3, #8
 800225c:	d008      	beq.n	8002270 <HAL_RCC_GetSysClockFreq+0x38>
 800225e:	2b00      	cmp	r3, #0
 8002260:	f040 808d 	bne.w	800237e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002264:	4b4b      	ldr	r3, [pc, #300]	; (8002394 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002266:	60bb      	str	r3, [r7, #8]
       break;
 8002268:	e08c      	b.n	8002384 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800226a:	4b4b      	ldr	r3, [pc, #300]	; (8002398 <HAL_RCC_GetSysClockFreq+0x160>)
 800226c:	60bb      	str	r3, [r7, #8]
      break;
 800226e:	e089      	b.n	8002384 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002270:	4b47      	ldr	r3, [pc, #284]	; (8002390 <HAL_RCC_GetSysClockFreq+0x158>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002278:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800227a:	4b45      	ldr	r3, [pc, #276]	; (8002390 <HAL_RCC_GetSysClockFreq+0x158>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d023      	beq.n	80022ce <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002286:	4b42      	ldr	r3, [pc, #264]	; (8002390 <HAL_RCC_GetSysClockFreq+0x158>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	099b      	lsrs	r3, r3, #6
 800228c:	f04f 0400 	mov.w	r4, #0
 8002290:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	ea03 0501 	and.w	r5, r3, r1
 800229c:	ea04 0602 	and.w	r6, r4, r2
 80022a0:	4a3d      	ldr	r2, [pc, #244]	; (8002398 <HAL_RCC_GetSysClockFreq+0x160>)
 80022a2:	fb02 f106 	mul.w	r1, r2, r6
 80022a6:	2200      	movs	r2, #0
 80022a8:	fb02 f205 	mul.w	r2, r2, r5
 80022ac:	440a      	add	r2, r1
 80022ae:	493a      	ldr	r1, [pc, #232]	; (8002398 <HAL_RCC_GetSysClockFreq+0x160>)
 80022b0:	fba5 0101 	umull	r0, r1, r5, r1
 80022b4:	1853      	adds	r3, r2, r1
 80022b6:	4619      	mov	r1, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f04f 0400 	mov.w	r4, #0
 80022be:	461a      	mov	r2, r3
 80022c0:	4623      	mov	r3, r4
 80022c2:	f7fd ffe5 	bl	8000290 <__aeabi_uldivmod>
 80022c6:	4603      	mov	r3, r0
 80022c8:	460c      	mov	r4, r1
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	e049      	b.n	8002362 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022ce:	4b30      	ldr	r3, [pc, #192]	; (8002390 <HAL_RCC_GetSysClockFreq+0x158>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	099b      	lsrs	r3, r3, #6
 80022d4:	f04f 0400 	mov.w	r4, #0
 80022d8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80022dc:	f04f 0200 	mov.w	r2, #0
 80022e0:	ea03 0501 	and.w	r5, r3, r1
 80022e4:	ea04 0602 	and.w	r6, r4, r2
 80022e8:	4629      	mov	r1, r5
 80022ea:	4632      	mov	r2, r6
 80022ec:	f04f 0300 	mov.w	r3, #0
 80022f0:	f04f 0400 	mov.w	r4, #0
 80022f4:	0154      	lsls	r4, r2, #5
 80022f6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80022fa:	014b      	lsls	r3, r1, #5
 80022fc:	4619      	mov	r1, r3
 80022fe:	4622      	mov	r2, r4
 8002300:	1b49      	subs	r1, r1, r5
 8002302:	eb62 0206 	sbc.w	r2, r2, r6
 8002306:	f04f 0300 	mov.w	r3, #0
 800230a:	f04f 0400 	mov.w	r4, #0
 800230e:	0194      	lsls	r4, r2, #6
 8002310:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002314:	018b      	lsls	r3, r1, #6
 8002316:	1a5b      	subs	r3, r3, r1
 8002318:	eb64 0402 	sbc.w	r4, r4, r2
 800231c:	f04f 0100 	mov.w	r1, #0
 8002320:	f04f 0200 	mov.w	r2, #0
 8002324:	00e2      	lsls	r2, r4, #3
 8002326:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800232a:	00d9      	lsls	r1, r3, #3
 800232c:	460b      	mov	r3, r1
 800232e:	4614      	mov	r4, r2
 8002330:	195b      	adds	r3, r3, r5
 8002332:	eb44 0406 	adc.w	r4, r4, r6
 8002336:	f04f 0100 	mov.w	r1, #0
 800233a:	f04f 0200 	mov.w	r2, #0
 800233e:	02a2      	lsls	r2, r4, #10
 8002340:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002344:	0299      	lsls	r1, r3, #10
 8002346:	460b      	mov	r3, r1
 8002348:	4614      	mov	r4, r2
 800234a:	4618      	mov	r0, r3
 800234c:	4621      	mov	r1, r4
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f04f 0400 	mov.w	r4, #0
 8002354:	461a      	mov	r2, r3
 8002356:	4623      	mov	r3, r4
 8002358:	f7fd ff9a 	bl	8000290 <__aeabi_uldivmod>
 800235c:	4603      	mov	r3, r0
 800235e:	460c      	mov	r4, r1
 8002360:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002362:	4b0b      	ldr	r3, [pc, #44]	; (8002390 <HAL_RCC_GetSysClockFreq+0x158>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	0c1b      	lsrs	r3, r3, #16
 8002368:	f003 0303 	and.w	r3, r3, #3
 800236c:	3301      	adds	r3, #1
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	fbb2 f3f3 	udiv	r3, r2, r3
 800237a:	60bb      	str	r3, [r7, #8]
      break;
 800237c:	e002      	b.n	8002384 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800237e:	4b05      	ldr	r3, [pc, #20]	; (8002394 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002380:	60bb      	str	r3, [r7, #8]
      break;
 8002382:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002384:	68bb      	ldr	r3, [r7, #8]
}
 8002386:	4618      	mov	r0, r3
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800238e:	bf00      	nop
 8002390:	40023800 	.word	0x40023800
 8002394:	00f42400 	.word	0x00f42400
 8002398:	017d7840 	.word	0x017d7840

0800239c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023a0:	4b03      	ldr	r3, [pc, #12]	; (80023b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80023a2:	681b      	ldr	r3, [r3, #0]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	20000000 	.word	0x20000000

080023b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023b8:	f7ff fff0 	bl	800239c <HAL_RCC_GetHCLKFreq>
 80023bc:	4601      	mov	r1, r0
 80023be:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	0a9b      	lsrs	r3, r3, #10
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	4a03      	ldr	r2, [pc, #12]	; (80023d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023ca:	5cd3      	ldrb	r3, [r2, r3]
 80023cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40023800 	.word	0x40023800
 80023d8:	08004d1c 	.word	0x08004d1c

080023dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023e0:	f7ff ffdc 	bl	800239c <HAL_RCC_GetHCLKFreq>
 80023e4:	4601      	mov	r1, r0
 80023e6:	4b05      	ldr	r3, [pc, #20]	; (80023fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	0b5b      	lsrs	r3, r3, #13
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	4a03      	ldr	r2, [pc, #12]	; (8002400 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023f2:	5cd3      	ldrb	r3, [r2, r3]
 80023f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40023800 	.word	0x40023800
 8002400:	08004d1c 	.word	0x08004d1c

08002404 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e056      	b.n	80024c4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002422:	b2db      	uxtb	r3, r3
 8002424:	2b00      	cmp	r3, #0
 8002426:	d106      	bne.n	8002436 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7fe faff 	bl	8000a34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2202      	movs	r2, #2
 800243a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800244c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685a      	ldr	r2, [r3, #4]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	431a      	orrs	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	431a      	orrs	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	431a      	orrs	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	695b      	ldr	r3, [r3, #20]
 8002468:	431a      	orrs	r2, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002472:	431a      	orrs	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	69db      	ldr	r3, [r3, #28]
 8002478:	431a      	orrs	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	ea42 0103 	orr.w	r1, r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	430a      	orrs	r2, r1
 800248c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	0c1b      	lsrs	r3, r3, #16
 8002494:	f003 0104 	and.w	r1, r3, #4
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	430a      	orrs	r2, r1
 80024a2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	69da      	ldr	r2, [r3, #28]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024b2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2201      	movs	r2, #1
 80024be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e01d      	b.n	800251a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d106      	bne.n	80024f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7fe fae6 	bl	8000ac4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2202      	movs	r2, #2
 80024fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3304      	adds	r3, #4
 8002508:	4619      	mov	r1, r3
 800250a:	4610      	mov	r0, r2
 800250c:	f000 f9e0 	bl	80028d0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002522:	b480      	push	{r7}
 8002524:	b085      	sub	sp, #20
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68da      	ldr	r2, [r3, #12]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f042 0201 	orr.w	r2, r2, #1
 8002538:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f003 0307 	and.w	r3, r3, #7
 8002544:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2b06      	cmp	r3, #6
 800254a:	d007      	beq.n	800255c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f042 0201 	orr.w	r2, r2, #1
 800255a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3714      	adds	r7, #20
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b082      	sub	sp, #8
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d101      	bne.n	800257c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e01d      	b.n	80025b8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b00      	cmp	r3, #0
 8002586:	d106      	bne.n	8002596 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f000 f815 	bl	80025c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2202      	movs	r2, #2
 800259a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	3304      	adds	r3, #4
 80025a6:	4619      	mov	r1, r3
 80025a8:	4610      	mov	r0, r2
 80025aa:	f000 f991 	bl	80028d0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d101      	bne.n	80025ee <HAL_TIM_PWM_ConfigChannel+0x1a>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e0b4      	b.n	8002758 <HAL_TIM_PWM_ConfigChannel+0x184>
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2202      	movs	r2, #2
 80025fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b0c      	cmp	r3, #12
 8002602:	f200 809f 	bhi.w	8002744 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002606:	a201      	add	r2, pc, #4	; (adr r2, 800260c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800260c:	08002641 	.word	0x08002641
 8002610:	08002745 	.word	0x08002745
 8002614:	08002745 	.word	0x08002745
 8002618:	08002745 	.word	0x08002745
 800261c:	08002681 	.word	0x08002681
 8002620:	08002745 	.word	0x08002745
 8002624:	08002745 	.word	0x08002745
 8002628:	08002745 	.word	0x08002745
 800262c:	080026c3 	.word	0x080026c3
 8002630:	08002745 	.word	0x08002745
 8002634:	08002745 	.word	0x08002745
 8002638:	08002745 	.word	0x08002745
 800263c:	08002703 	.word	0x08002703
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68b9      	ldr	r1, [r7, #8]
 8002646:	4618      	mov	r0, r3
 8002648:	f000 f9c2 	bl	80029d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	699a      	ldr	r2, [r3, #24]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f042 0208 	orr.w	r2, r2, #8
 800265a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	699a      	ldr	r2, [r3, #24]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0204 	bic.w	r2, r2, #4
 800266a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6999      	ldr	r1, [r3, #24]
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	691a      	ldr	r2, [r3, #16]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	619a      	str	r2, [r3, #24]
      break;
 800267e:	e062      	b.n	8002746 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68b9      	ldr	r1, [r7, #8]
 8002686:	4618      	mov	r0, r3
 8002688:	f000 fa08 	bl	8002a9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	699a      	ldr	r2, [r3, #24]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800269a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	699a      	ldr	r2, [r3, #24]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6999      	ldr	r1, [r3, #24]
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	021a      	lsls	r2, r3, #8
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	430a      	orrs	r2, r1
 80026be:	619a      	str	r2, [r3, #24]
      break;
 80026c0:	e041      	b.n	8002746 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68b9      	ldr	r1, [r7, #8]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f000 fa53 	bl	8002b74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	69da      	ldr	r2, [r3, #28]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f042 0208 	orr.w	r2, r2, #8
 80026dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	69da      	ldr	r2, [r3, #28]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 0204 	bic.w	r2, r2, #4
 80026ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	69d9      	ldr	r1, [r3, #28]
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	691a      	ldr	r2, [r3, #16]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	61da      	str	r2, [r3, #28]
      break;
 8002700:	e021      	b.n	8002746 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68b9      	ldr	r1, [r7, #8]
 8002708:	4618      	mov	r0, r3
 800270a:	f000 fa9d 	bl	8002c48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	69da      	ldr	r2, [r3, #28]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800271c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	69da      	ldr	r2, [r3, #28]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800272c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	69d9      	ldr	r1, [r3, #28]
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	021a      	lsls	r2, r3, #8
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	61da      	str	r2, [r3, #28]
      break;
 8002742:	e000      	b.n	8002746 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002744:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_TIM_ConfigClockSource+0x18>
 8002774:	2302      	movs	r3, #2
 8002776:	e0a6      	b.n	80028c6 <HAL_TIM_ConfigClockSource+0x166>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2202      	movs	r2, #2
 8002784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002796:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800279e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b40      	cmp	r3, #64	; 0x40
 80027ae:	d067      	beq.n	8002880 <HAL_TIM_ConfigClockSource+0x120>
 80027b0:	2b40      	cmp	r3, #64	; 0x40
 80027b2:	d80b      	bhi.n	80027cc <HAL_TIM_ConfigClockSource+0x6c>
 80027b4:	2b10      	cmp	r3, #16
 80027b6:	d073      	beq.n	80028a0 <HAL_TIM_ConfigClockSource+0x140>
 80027b8:	2b10      	cmp	r3, #16
 80027ba:	d802      	bhi.n	80027c2 <HAL_TIM_ConfigClockSource+0x62>
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d06f      	beq.n	80028a0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80027c0:	e078      	b.n	80028b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80027c2:	2b20      	cmp	r3, #32
 80027c4:	d06c      	beq.n	80028a0 <HAL_TIM_ConfigClockSource+0x140>
 80027c6:	2b30      	cmp	r3, #48	; 0x30
 80027c8:	d06a      	beq.n	80028a0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80027ca:	e073      	b.n	80028b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80027cc:	2b70      	cmp	r3, #112	; 0x70
 80027ce:	d00d      	beq.n	80027ec <HAL_TIM_ConfigClockSource+0x8c>
 80027d0:	2b70      	cmp	r3, #112	; 0x70
 80027d2:	d804      	bhi.n	80027de <HAL_TIM_ConfigClockSource+0x7e>
 80027d4:	2b50      	cmp	r3, #80	; 0x50
 80027d6:	d033      	beq.n	8002840 <HAL_TIM_ConfigClockSource+0xe0>
 80027d8:	2b60      	cmp	r3, #96	; 0x60
 80027da:	d041      	beq.n	8002860 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80027dc:	e06a      	b.n	80028b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80027de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027e2:	d066      	beq.n	80028b2 <HAL_TIM_ConfigClockSource+0x152>
 80027e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027e8:	d017      	beq.n	800281a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80027ea:	e063      	b.n	80028b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6818      	ldr	r0, [r3, #0]
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	6899      	ldr	r1, [r3, #8]
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	f000 faee 	bl	8002ddc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800280e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	609a      	str	r2, [r3, #8]
      break;
 8002818:	e04c      	b.n	80028b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6818      	ldr	r0, [r3, #0]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	6899      	ldr	r1, [r3, #8]
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f000 fad7 	bl	8002ddc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800283c:	609a      	str	r2, [r3, #8]
      break;
 800283e:	e039      	b.n	80028b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	6859      	ldr	r1, [r3, #4]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	461a      	mov	r2, r3
 800284e:	f000 fa4b 	bl	8002ce8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2150      	movs	r1, #80	; 0x50
 8002858:	4618      	mov	r0, r3
 800285a:	f000 faa4 	bl	8002da6 <TIM_ITRx_SetConfig>
      break;
 800285e:	e029      	b.n	80028b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6818      	ldr	r0, [r3, #0]
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	6859      	ldr	r1, [r3, #4]
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	461a      	mov	r2, r3
 800286e:	f000 fa6a 	bl	8002d46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2160      	movs	r1, #96	; 0x60
 8002878:	4618      	mov	r0, r3
 800287a:	f000 fa94 	bl	8002da6 <TIM_ITRx_SetConfig>
      break;
 800287e:	e019      	b.n	80028b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6818      	ldr	r0, [r3, #0]
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	6859      	ldr	r1, [r3, #4]
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	461a      	mov	r2, r3
 800288e:	f000 fa2b 	bl	8002ce8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2140      	movs	r1, #64	; 0x40
 8002898:	4618      	mov	r0, r3
 800289a:	f000 fa84 	bl	8002da6 <TIM_ITRx_SetConfig>
      break;
 800289e:	e009      	b.n	80028b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4619      	mov	r1, r3
 80028aa:	4610      	mov	r0, r2
 80028ac:	f000 fa7b 	bl	8002da6 <TIM_ITRx_SetConfig>
      break;
 80028b0:	e000      	b.n	80028b4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80028b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
	...

080028d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4a34      	ldr	r2, [pc, #208]	; (80029b4 <TIM_Base_SetConfig+0xe4>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d00f      	beq.n	8002908 <TIM_Base_SetConfig+0x38>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ee:	d00b      	beq.n	8002908 <TIM_Base_SetConfig+0x38>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a31      	ldr	r2, [pc, #196]	; (80029b8 <TIM_Base_SetConfig+0xe8>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d007      	beq.n	8002908 <TIM_Base_SetConfig+0x38>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a30      	ldr	r2, [pc, #192]	; (80029bc <TIM_Base_SetConfig+0xec>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d003      	beq.n	8002908 <TIM_Base_SetConfig+0x38>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a2f      	ldr	r2, [pc, #188]	; (80029c0 <TIM_Base_SetConfig+0xf0>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d108      	bne.n	800291a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800290e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	4313      	orrs	r3, r2
 8002918:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a25      	ldr	r2, [pc, #148]	; (80029b4 <TIM_Base_SetConfig+0xe4>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d01b      	beq.n	800295a <TIM_Base_SetConfig+0x8a>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002928:	d017      	beq.n	800295a <TIM_Base_SetConfig+0x8a>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a22      	ldr	r2, [pc, #136]	; (80029b8 <TIM_Base_SetConfig+0xe8>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d013      	beq.n	800295a <TIM_Base_SetConfig+0x8a>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a21      	ldr	r2, [pc, #132]	; (80029bc <TIM_Base_SetConfig+0xec>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d00f      	beq.n	800295a <TIM_Base_SetConfig+0x8a>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a20      	ldr	r2, [pc, #128]	; (80029c0 <TIM_Base_SetConfig+0xf0>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d00b      	beq.n	800295a <TIM_Base_SetConfig+0x8a>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a1f      	ldr	r2, [pc, #124]	; (80029c4 <TIM_Base_SetConfig+0xf4>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d007      	beq.n	800295a <TIM_Base_SetConfig+0x8a>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a1e      	ldr	r2, [pc, #120]	; (80029c8 <TIM_Base_SetConfig+0xf8>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d003      	beq.n	800295a <TIM_Base_SetConfig+0x8a>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a1d      	ldr	r2, [pc, #116]	; (80029cc <TIM_Base_SetConfig+0xfc>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d108      	bne.n	800296c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002960:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	4313      	orrs	r3, r2
 800296a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	4313      	orrs	r3, r2
 8002978:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a08      	ldr	r2, [pc, #32]	; (80029b4 <TIM_Base_SetConfig+0xe4>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d103      	bne.n	80029a0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	691a      	ldr	r2, [r3, #16]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	615a      	str	r2, [r3, #20]
}
 80029a6:	bf00      	nop
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	40010000 	.word	0x40010000
 80029b8:	40000400 	.word	0x40000400
 80029bc:	40000800 	.word	0x40000800
 80029c0:	40000c00 	.word	0x40000c00
 80029c4:	40014000 	.word	0x40014000
 80029c8:	40014400 	.word	0x40014400
 80029cc:	40014800 	.word	0x40014800

080029d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b087      	sub	sp, #28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	f023 0201 	bic.w	r2, r3, #1
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a1b      	ldr	r3, [r3, #32]
 80029ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f023 0303 	bic.w	r3, r3, #3
 8002a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	f023 0302 	bic.w	r3, r3, #2
 8002a18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	697a      	ldr	r2, [r7, #20]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a1c      	ldr	r2, [pc, #112]	; (8002a98 <TIM_OC1_SetConfig+0xc8>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d10c      	bne.n	8002a46 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	f023 0308 	bic.w	r3, r3, #8
 8002a32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	697a      	ldr	r2, [r7, #20]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	f023 0304 	bic.w	r3, r3, #4
 8002a44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a13      	ldr	r2, [pc, #76]	; (8002a98 <TIM_OC1_SetConfig+0xc8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d111      	bne.n	8002a72 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	697a      	ldr	r2, [r7, #20]
 8002a8a:	621a      	str	r2, [r3, #32]
}
 8002a8c:	bf00      	nop
 8002a8e:	371c      	adds	r7, #28
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	40010000 	.word	0x40010000

08002a9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b087      	sub	sp, #28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a1b      	ldr	r3, [r3, #32]
 8002aaa:	f023 0210 	bic.w	r2, r3, #16
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a1b      	ldr	r3, [r3, #32]
 8002ab6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ad2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	021b      	lsls	r3, r3, #8
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	f023 0320 	bic.w	r3, r3, #32
 8002ae6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	011b      	lsls	r3, r3, #4
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a1e      	ldr	r2, [pc, #120]	; (8002b70 <TIM_OC2_SetConfig+0xd4>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d10d      	bne.n	8002b18 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	011b      	lsls	r3, r3, #4
 8002b0a:	697a      	ldr	r2, [r7, #20]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b16:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	4a15      	ldr	r2, [pc, #84]	; (8002b70 <TIM_OC2_SetConfig+0xd4>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d113      	bne.n	8002b48 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	695b      	ldr	r3, [r3, #20]
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	621a      	str	r2, [r3, #32]
}
 8002b62:	bf00      	nop
 8002b64:	371c      	adds	r7, #28
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	40010000 	.word	0x40010000

08002b74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b087      	sub	sp, #28
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a1b      	ldr	r3, [r3, #32]
 8002b82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	69db      	ldr	r3, [r3, #28]
 8002b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ba2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f023 0303 	bic.w	r3, r3, #3
 8002baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002bbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	021b      	lsls	r3, r3, #8
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a1d      	ldr	r2, [pc, #116]	; (8002c44 <TIM_OC3_SetConfig+0xd0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d10d      	bne.n	8002bee <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002bd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	021b      	lsls	r3, r3, #8
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a14      	ldr	r2, [pc, #80]	; (8002c44 <TIM_OC3_SetConfig+0xd0>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d113      	bne.n	8002c1e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	621a      	str	r2, [r3, #32]
}
 8002c38:	bf00      	nop
 8002c3a:	371c      	adds	r7, #28
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	40010000 	.word	0x40010000

08002c48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b087      	sub	sp, #28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a1b      	ldr	r3, [r3, #32]
 8002c56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	021b      	lsls	r3, r3, #8
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	031b      	lsls	r3, r3, #12
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a10      	ldr	r2, [pc, #64]	; (8002ce4 <TIM_OC4_SetConfig+0x9c>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d109      	bne.n	8002cbc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002cae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	695b      	ldr	r3, [r3, #20]
 8002cb4:	019b      	lsls	r3, r3, #6
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685a      	ldr	r2, [r3, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	621a      	str	r2, [r3, #32]
}
 8002cd6:	bf00      	nop
 8002cd8:	371c      	adds	r7, #28
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40010000 	.word	0x40010000

08002ce8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b087      	sub	sp, #28
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	f023 0201 	bic.w	r2, r3, #1
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	011b      	lsls	r3, r3, #4
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f023 030a 	bic.w	r3, r3, #10
 8002d24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d26:	697a      	ldr	r2, [r7, #20]
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	621a      	str	r2, [r3, #32]
}
 8002d3a:	bf00      	nop
 8002d3c:	371c      	adds	r7, #28
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b087      	sub	sp, #28
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	60f8      	str	r0, [r7, #12]
 8002d4e:	60b9      	str	r1, [r7, #8]
 8002d50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	f023 0210 	bic.w	r2, r3, #16
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002d70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	031b      	lsls	r3, r3, #12
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	621a      	str	r2, [r3, #32]
}
 8002d9a:	bf00      	nop
 8002d9c:	371c      	adds	r7, #28
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr

08002da6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002da6:	b480      	push	{r7}
 8002da8:	b085      	sub	sp, #20
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
 8002dae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	f043 0307 	orr.w	r3, r3, #7
 8002dc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	68fa      	ldr	r2, [r7, #12]
 8002dce:	609a      	str	r2, [r3, #8]
}
 8002dd0:	bf00      	nop
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
 8002de8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002df6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	021a      	lsls	r2, r3, #8
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	697a      	ldr	r2, [r7, #20]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	609a      	str	r2, [r3, #8]
}
 8002e10:	bf00      	nop
 8002e12:	371c      	adds	r7, #28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b087      	sub	sp, #28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	f003 031f 	and.w	r3, r3, #31
 8002e2e:	2201      	movs	r2, #1
 8002e30:	fa02 f303 	lsl.w	r3, r2, r3
 8002e34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6a1a      	ldr	r2, [r3, #32]
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	401a      	ands	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a1a      	ldr	r2, [r3, #32]
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	f003 031f 	and.w	r3, r3, #31
 8002e4e:	6879      	ldr	r1, [r7, #4]
 8002e50:	fa01 f303 	lsl.w	r3, r1, r3
 8002e54:	431a      	orrs	r2, r3
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	621a      	str	r2, [r3, #32]
}
 8002e5a:	bf00      	nop
 8002e5c:	371c      	adds	r7, #28
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
	...

08002e68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e050      	b.n	8002f22 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2202      	movs	r2, #2
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ea6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a1c      	ldr	r2, [pc, #112]	; (8002f30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d018      	beq.n	8002ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ecc:	d013      	beq.n	8002ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a18      	ldr	r2, [pc, #96]	; (8002f34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d00e      	beq.n	8002ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a16      	ldr	r2, [pc, #88]	; (8002f38 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d009      	beq.n	8002ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a15      	ldr	r2, [pc, #84]	; (8002f3c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d004      	beq.n	8002ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a13      	ldr	r2, [pc, #76]	; (8002f40 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d10c      	bne.n	8002f10 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002efc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	68ba      	ldr	r2, [r7, #8]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3714      	adds	r7, #20
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	40010000 	.word	0x40010000
 8002f34:	40000400 	.word	0x40000400
 8002f38:	40000800 	.word	0x40000800
 8002f3c:	40000c00 	.word	0x40000c00
 8002f40:	40014000 	.word	0x40014000

08002f44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d101      	bne.n	8002f60 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e03d      	b.n	8002fdc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	69db      	ldr	r3, [r3, #28]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e03f      	b.n	800307a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d106      	bne.n	8003014 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f7fd fdac 	bl	8000b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2224      	movs	r2, #36	; 0x24
 8003018:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68da      	ldr	r2, [r3, #12]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800302a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f000 f90b 	bl	8003248 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	691a      	ldr	r2, [r3, #16]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003040:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	695a      	ldr	r2, [r3, #20]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003050:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68da      	ldr	r2, [r3, #12]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003060:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2220      	movs	r2, #32
 800306c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2220      	movs	r2, #32
 8003074:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b088      	sub	sp, #32
 8003086:	af02      	add	r7, sp, #8
 8003088:	60f8      	str	r0, [r7, #12]
 800308a:	60b9      	str	r1, [r7, #8]
 800308c:	603b      	str	r3, [r7, #0]
 800308e:	4613      	mov	r3, r2
 8003090:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003092:	2300      	movs	r3, #0
 8003094:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b20      	cmp	r3, #32
 80030a0:	f040 8083 	bne.w	80031aa <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d002      	beq.n	80030b0 <HAL_UART_Transmit+0x2e>
 80030aa:	88fb      	ldrh	r3, [r7, #6]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e07b      	b.n	80031ac <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d101      	bne.n	80030c2 <HAL_UART_Transmit+0x40>
 80030be:	2302      	movs	r3, #2
 80030c0:	e074      	b.n	80031ac <HAL_UART_Transmit+0x12a>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2221      	movs	r2, #33	; 0x21
 80030d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80030d8:	f7fd fec6 	bl	8000e68 <HAL_GetTick>
 80030dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	88fa      	ldrh	r2, [r7, #6]
 80030e2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	88fa      	ldrh	r2, [r7, #6]
 80030e8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80030f2:	e042      	b.n	800317a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	3b01      	subs	r3, #1
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800310a:	d122      	bne.n	8003152 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	2200      	movs	r2, #0
 8003114:	2180      	movs	r1, #128	; 0x80
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f000 f84c 	bl	80031b4 <UART_WaitOnFlagUntilTimeout>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e042      	b.n	80031ac <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	881b      	ldrh	r3, [r3, #0]
 800312e:	461a      	mov	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003138:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d103      	bne.n	800314a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	3302      	adds	r3, #2
 8003146:	60bb      	str	r3, [r7, #8]
 8003148:	e017      	b.n	800317a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	3301      	adds	r3, #1
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	e013      	b.n	800317a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	9300      	str	r3, [sp, #0]
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	2200      	movs	r2, #0
 800315a:	2180      	movs	r1, #128	; 0x80
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 f829 	bl	80031b4 <UART_WaitOnFlagUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e01f      	b.n	80031ac <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	1c5a      	adds	r2, r3, #1
 8003170:	60ba      	str	r2, [r7, #8]
 8003172:	781a      	ldrb	r2, [r3, #0]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800317e:	b29b      	uxth	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	d1b7      	bne.n	80030f4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	2200      	movs	r2, #0
 800318c:	2140      	movs	r1, #64	; 0x40
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f000 f810 	bl	80031b4 <UART_WaitOnFlagUntilTimeout>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e006      	b.n	80031ac <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2220      	movs	r2, #32
 80031a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80031a6:	2300      	movs	r3, #0
 80031a8:	e000      	b.n	80031ac <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80031aa:	2302      	movs	r3, #2
  }
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3718      	adds	r7, #24
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	603b      	str	r3, [r7, #0]
 80031c0:	4613      	mov	r3, r2
 80031c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031c4:	e02c      	b.n	8003220 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031cc:	d028      	beq.n	8003220 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d007      	beq.n	80031e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80031d4:	f7fd fe48 	bl	8000e68 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d21d      	bcs.n	8003220 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68da      	ldr	r2, [r3, #12]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80031f2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	695a      	ldr	r2, [r3, #20]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 0201 	bic.w	r2, r2, #1
 8003202:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2220      	movs	r2, #32
 8003208:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2220      	movs	r2, #32
 8003210:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e00f      	b.n	8003240 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	4013      	ands	r3, r2
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	429a      	cmp	r2, r3
 800322e:	bf0c      	ite	eq
 8003230:	2301      	moveq	r3, #1
 8003232:	2300      	movne	r3, #0
 8003234:	b2db      	uxtb	r3, r3
 8003236:	461a      	mov	r2, r3
 8003238:	79fb      	ldrb	r3, [r7, #7]
 800323a:	429a      	cmp	r2, r3
 800323c:	d0c3      	beq.n	80031c6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3710      	adds	r7, #16
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800324c:	b085      	sub	sp, #20
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	430a      	orrs	r2, r1
 8003266:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	431a      	orrs	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	431a      	orrs	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	69db      	ldr	r3, [r3, #28]
 800327c:	4313      	orrs	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800328a:	f023 030c 	bic.w	r3, r3, #12
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6812      	ldr	r2, [r2, #0]
 8003292:	68f9      	ldr	r1, [r7, #12]
 8003294:	430b      	orrs	r3, r1
 8003296:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	699a      	ldr	r2, [r3, #24]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032b6:	f040 818b 	bne.w	80035d0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4ac1      	ldr	r2, [pc, #772]	; (80035c4 <UART_SetConfig+0x37c>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d005      	beq.n	80032d0 <UART_SetConfig+0x88>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4abf      	ldr	r2, [pc, #764]	; (80035c8 <UART_SetConfig+0x380>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	f040 80bd 	bne.w	800344a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80032d0:	f7ff f884 	bl	80023dc <HAL_RCC_GetPCLK2Freq>
 80032d4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	461d      	mov	r5, r3
 80032da:	f04f 0600 	mov.w	r6, #0
 80032de:	46a8      	mov	r8, r5
 80032e0:	46b1      	mov	r9, r6
 80032e2:	eb18 0308 	adds.w	r3, r8, r8
 80032e6:	eb49 0409 	adc.w	r4, r9, r9
 80032ea:	4698      	mov	r8, r3
 80032ec:	46a1      	mov	r9, r4
 80032ee:	eb18 0805 	adds.w	r8, r8, r5
 80032f2:	eb49 0906 	adc.w	r9, r9, r6
 80032f6:	f04f 0100 	mov.w	r1, #0
 80032fa:	f04f 0200 	mov.w	r2, #0
 80032fe:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003302:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003306:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800330a:	4688      	mov	r8, r1
 800330c:	4691      	mov	r9, r2
 800330e:	eb18 0005 	adds.w	r0, r8, r5
 8003312:	eb49 0106 	adc.w	r1, r9, r6
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	461d      	mov	r5, r3
 800331c:	f04f 0600 	mov.w	r6, #0
 8003320:	196b      	adds	r3, r5, r5
 8003322:	eb46 0406 	adc.w	r4, r6, r6
 8003326:	461a      	mov	r2, r3
 8003328:	4623      	mov	r3, r4
 800332a:	f7fc ffb1 	bl	8000290 <__aeabi_uldivmod>
 800332e:	4603      	mov	r3, r0
 8003330:	460c      	mov	r4, r1
 8003332:	461a      	mov	r2, r3
 8003334:	4ba5      	ldr	r3, [pc, #660]	; (80035cc <UART_SetConfig+0x384>)
 8003336:	fba3 2302 	umull	r2, r3, r3, r2
 800333a:	095b      	lsrs	r3, r3, #5
 800333c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	461d      	mov	r5, r3
 8003344:	f04f 0600 	mov.w	r6, #0
 8003348:	46a9      	mov	r9, r5
 800334a:	46b2      	mov	sl, r6
 800334c:	eb19 0309 	adds.w	r3, r9, r9
 8003350:	eb4a 040a 	adc.w	r4, sl, sl
 8003354:	4699      	mov	r9, r3
 8003356:	46a2      	mov	sl, r4
 8003358:	eb19 0905 	adds.w	r9, r9, r5
 800335c:	eb4a 0a06 	adc.w	sl, sl, r6
 8003360:	f04f 0100 	mov.w	r1, #0
 8003364:	f04f 0200 	mov.w	r2, #0
 8003368:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800336c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003370:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003374:	4689      	mov	r9, r1
 8003376:	4692      	mov	sl, r2
 8003378:	eb19 0005 	adds.w	r0, r9, r5
 800337c:	eb4a 0106 	adc.w	r1, sl, r6
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	461d      	mov	r5, r3
 8003386:	f04f 0600 	mov.w	r6, #0
 800338a:	196b      	adds	r3, r5, r5
 800338c:	eb46 0406 	adc.w	r4, r6, r6
 8003390:	461a      	mov	r2, r3
 8003392:	4623      	mov	r3, r4
 8003394:	f7fc ff7c 	bl	8000290 <__aeabi_uldivmod>
 8003398:	4603      	mov	r3, r0
 800339a:	460c      	mov	r4, r1
 800339c:	461a      	mov	r2, r3
 800339e:	4b8b      	ldr	r3, [pc, #556]	; (80035cc <UART_SetConfig+0x384>)
 80033a0:	fba3 1302 	umull	r1, r3, r3, r2
 80033a4:	095b      	lsrs	r3, r3, #5
 80033a6:	2164      	movs	r1, #100	; 0x64
 80033a8:	fb01 f303 	mul.w	r3, r1, r3
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	00db      	lsls	r3, r3, #3
 80033b0:	3332      	adds	r3, #50	; 0x32
 80033b2:	4a86      	ldr	r2, [pc, #536]	; (80035cc <UART_SetConfig+0x384>)
 80033b4:	fba2 2303 	umull	r2, r3, r2, r3
 80033b8:	095b      	lsrs	r3, r3, #5
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033c0:	4498      	add	r8, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	461d      	mov	r5, r3
 80033c6:	f04f 0600 	mov.w	r6, #0
 80033ca:	46a9      	mov	r9, r5
 80033cc:	46b2      	mov	sl, r6
 80033ce:	eb19 0309 	adds.w	r3, r9, r9
 80033d2:	eb4a 040a 	adc.w	r4, sl, sl
 80033d6:	4699      	mov	r9, r3
 80033d8:	46a2      	mov	sl, r4
 80033da:	eb19 0905 	adds.w	r9, r9, r5
 80033de:	eb4a 0a06 	adc.w	sl, sl, r6
 80033e2:	f04f 0100 	mov.w	r1, #0
 80033e6:	f04f 0200 	mov.w	r2, #0
 80033ea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80033ee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80033f2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80033f6:	4689      	mov	r9, r1
 80033f8:	4692      	mov	sl, r2
 80033fa:	eb19 0005 	adds.w	r0, r9, r5
 80033fe:	eb4a 0106 	adc.w	r1, sl, r6
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	461d      	mov	r5, r3
 8003408:	f04f 0600 	mov.w	r6, #0
 800340c:	196b      	adds	r3, r5, r5
 800340e:	eb46 0406 	adc.w	r4, r6, r6
 8003412:	461a      	mov	r2, r3
 8003414:	4623      	mov	r3, r4
 8003416:	f7fc ff3b 	bl	8000290 <__aeabi_uldivmod>
 800341a:	4603      	mov	r3, r0
 800341c:	460c      	mov	r4, r1
 800341e:	461a      	mov	r2, r3
 8003420:	4b6a      	ldr	r3, [pc, #424]	; (80035cc <UART_SetConfig+0x384>)
 8003422:	fba3 1302 	umull	r1, r3, r3, r2
 8003426:	095b      	lsrs	r3, r3, #5
 8003428:	2164      	movs	r1, #100	; 0x64
 800342a:	fb01 f303 	mul.w	r3, r1, r3
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	00db      	lsls	r3, r3, #3
 8003432:	3332      	adds	r3, #50	; 0x32
 8003434:	4a65      	ldr	r2, [pc, #404]	; (80035cc <UART_SetConfig+0x384>)
 8003436:	fba2 2303 	umull	r2, r3, r2, r3
 800343a:	095b      	lsrs	r3, r3, #5
 800343c:	f003 0207 	and.w	r2, r3, #7
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4442      	add	r2, r8
 8003446:	609a      	str	r2, [r3, #8]
 8003448:	e26f      	b.n	800392a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800344a:	f7fe ffb3 	bl	80023b4 <HAL_RCC_GetPCLK1Freq>
 800344e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	461d      	mov	r5, r3
 8003454:	f04f 0600 	mov.w	r6, #0
 8003458:	46a8      	mov	r8, r5
 800345a:	46b1      	mov	r9, r6
 800345c:	eb18 0308 	adds.w	r3, r8, r8
 8003460:	eb49 0409 	adc.w	r4, r9, r9
 8003464:	4698      	mov	r8, r3
 8003466:	46a1      	mov	r9, r4
 8003468:	eb18 0805 	adds.w	r8, r8, r5
 800346c:	eb49 0906 	adc.w	r9, r9, r6
 8003470:	f04f 0100 	mov.w	r1, #0
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800347c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003480:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003484:	4688      	mov	r8, r1
 8003486:	4691      	mov	r9, r2
 8003488:	eb18 0005 	adds.w	r0, r8, r5
 800348c:	eb49 0106 	adc.w	r1, r9, r6
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	461d      	mov	r5, r3
 8003496:	f04f 0600 	mov.w	r6, #0
 800349a:	196b      	adds	r3, r5, r5
 800349c:	eb46 0406 	adc.w	r4, r6, r6
 80034a0:	461a      	mov	r2, r3
 80034a2:	4623      	mov	r3, r4
 80034a4:	f7fc fef4 	bl	8000290 <__aeabi_uldivmod>
 80034a8:	4603      	mov	r3, r0
 80034aa:	460c      	mov	r4, r1
 80034ac:	461a      	mov	r2, r3
 80034ae:	4b47      	ldr	r3, [pc, #284]	; (80035cc <UART_SetConfig+0x384>)
 80034b0:	fba3 2302 	umull	r2, r3, r3, r2
 80034b4:	095b      	lsrs	r3, r3, #5
 80034b6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	461d      	mov	r5, r3
 80034be:	f04f 0600 	mov.w	r6, #0
 80034c2:	46a9      	mov	r9, r5
 80034c4:	46b2      	mov	sl, r6
 80034c6:	eb19 0309 	adds.w	r3, r9, r9
 80034ca:	eb4a 040a 	adc.w	r4, sl, sl
 80034ce:	4699      	mov	r9, r3
 80034d0:	46a2      	mov	sl, r4
 80034d2:	eb19 0905 	adds.w	r9, r9, r5
 80034d6:	eb4a 0a06 	adc.w	sl, sl, r6
 80034da:	f04f 0100 	mov.w	r1, #0
 80034de:	f04f 0200 	mov.w	r2, #0
 80034e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034e6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80034ea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80034ee:	4689      	mov	r9, r1
 80034f0:	4692      	mov	sl, r2
 80034f2:	eb19 0005 	adds.w	r0, r9, r5
 80034f6:	eb4a 0106 	adc.w	r1, sl, r6
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	461d      	mov	r5, r3
 8003500:	f04f 0600 	mov.w	r6, #0
 8003504:	196b      	adds	r3, r5, r5
 8003506:	eb46 0406 	adc.w	r4, r6, r6
 800350a:	461a      	mov	r2, r3
 800350c:	4623      	mov	r3, r4
 800350e:	f7fc febf 	bl	8000290 <__aeabi_uldivmod>
 8003512:	4603      	mov	r3, r0
 8003514:	460c      	mov	r4, r1
 8003516:	461a      	mov	r2, r3
 8003518:	4b2c      	ldr	r3, [pc, #176]	; (80035cc <UART_SetConfig+0x384>)
 800351a:	fba3 1302 	umull	r1, r3, r3, r2
 800351e:	095b      	lsrs	r3, r3, #5
 8003520:	2164      	movs	r1, #100	; 0x64
 8003522:	fb01 f303 	mul.w	r3, r1, r3
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	3332      	adds	r3, #50	; 0x32
 800352c:	4a27      	ldr	r2, [pc, #156]	; (80035cc <UART_SetConfig+0x384>)
 800352e:	fba2 2303 	umull	r2, r3, r2, r3
 8003532:	095b      	lsrs	r3, r3, #5
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800353a:	4498      	add	r8, r3
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	461d      	mov	r5, r3
 8003540:	f04f 0600 	mov.w	r6, #0
 8003544:	46a9      	mov	r9, r5
 8003546:	46b2      	mov	sl, r6
 8003548:	eb19 0309 	adds.w	r3, r9, r9
 800354c:	eb4a 040a 	adc.w	r4, sl, sl
 8003550:	4699      	mov	r9, r3
 8003552:	46a2      	mov	sl, r4
 8003554:	eb19 0905 	adds.w	r9, r9, r5
 8003558:	eb4a 0a06 	adc.w	sl, sl, r6
 800355c:	f04f 0100 	mov.w	r1, #0
 8003560:	f04f 0200 	mov.w	r2, #0
 8003564:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003568:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800356c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003570:	4689      	mov	r9, r1
 8003572:	4692      	mov	sl, r2
 8003574:	eb19 0005 	adds.w	r0, r9, r5
 8003578:	eb4a 0106 	adc.w	r1, sl, r6
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	461d      	mov	r5, r3
 8003582:	f04f 0600 	mov.w	r6, #0
 8003586:	196b      	adds	r3, r5, r5
 8003588:	eb46 0406 	adc.w	r4, r6, r6
 800358c:	461a      	mov	r2, r3
 800358e:	4623      	mov	r3, r4
 8003590:	f7fc fe7e 	bl	8000290 <__aeabi_uldivmod>
 8003594:	4603      	mov	r3, r0
 8003596:	460c      	mov	r4, r1
 8003598:	461a      	mov	r2, r3
 800359a:	4b0c      	ldr	r3, [pc, #48]	; (80035cc <UART_SetConfig+0x384>)
 800359c:	fba3 1302 	umull	r1, r3, r3, r2
 80035a0:	095b      	lsrs	r3, r3, #5
 80035a2:	2164      	movs	r1, #100	; 0x64
 80035a4:	fb01 f303 	mul.w	r3, r1, r3
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	3332      	adds	r3, #50	; 0x32
 80035ae:	4a07      	ldr	r2, [pc, #28]	; (80035cc <UART_SetConfig+0x384>)
 80035b0:	fba2 2303 	umull	r2, r3, r2, r3
 80035b4:	095b      	lsrs	r3, r3, #5
 80035b6:	f003 0207 	and.w	r2, r3, #7
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4442      	add	r2, r8
 80035c0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80035c2:	e1b2      	b.n	800392a <UART_SetConfig+0x6e2>
 80035c4:	40011000 	.word	0x40011000
 80035c8:	40011400 	.word	0x40011400
 80035cc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4ad7      	ldr	r2, [pc, #860]	; (8003934 <UART_SetConfig+0x6ec>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d005      	beq.n	80035e6 <UART_SetConfig+0x39e>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4ad6      	ldr	r2, [pc, #856]	; (8003938 <UART_SetConfig+0x6f0>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	f040 80d1 	bne.w	8003788 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80035e6:	f7fe fef9 	bl	80023dc <HAL_RCC_GetPCLK2Freq>
 80035ea:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	469a      	mov	sl, r3
 80035f0:	f04f 0b00 	mov.w	fp, #0
 80035f4:	46d0      	mov	r8, sl
 80035f6:	46d9      	mov	r9, fp
 80035f8:	eb18 0308 	adds.w	r3, r8, r8
 80035fc:	eb49 0409 	adc.w	r4, r9, r9
 8003600:	4698      	mov	r8, r3
 8003602:	46a1      	mov	r9, r4
 8003604:	eb18 080a 	adds.w	r8, r8, sl
 8003608:	eb49 090b 	adc.w	r9, r9, fp
 800360c:	f04f 0100 	mov.w	r1, #0
 8003610:	f04f 0200 	mov.w	r2, #0
 8003614:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003618:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800361c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003620:	4688      	mov	r8, r1
 8003622:	4691      	mov	r9, r2
 8003624:	eb1a 0508 	adds.w	r5, sl, r8
 8003628:	eb4b 0609 	adc.w	r6, fp, r9
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	4619      	mov	r1, r3
 8003632:	f04f 0200 	mov.w	r2, #0
 8003636:	f04f 0300 	mov.w	r3, #0
 800363a:	f04f 0400 	mov.w	r4, #0
 800363e:	0094      	lsls	r4, r2, #2
 8003640:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003644:	008b      	lsls	r3, r1, #2
 8003646:	461a      	mov	r2, r3
 8003648:	4623      	mov	r3, r4
 800364a:	4628      	mov	r0, r5
 800364c:	4631      	mov	r1, r6
 800364e:	f7fc fe1f 	bl	8000290 <__aeabi_uldivmod>
 8003652:	4603      	mov	r3, r0
 8003654:	460c      	mov	r4, r1
 8003656:	461a      	mov	r2, r3
 8003658:	4bb8      	ldr	r3, [pc, #736]	; (800393c <UART_SetConfig+0x6f4>)
 800365a:	fba3 2302 	umull	r2, r3, r3, r2
 800365e:	095b      	lsrs	r3, r3, #5
 8003660:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	469b      	mov	fp, r3
 8003668:	f04f 0c00 	mov.w	ip, #0
 800366c:	46d9      	mov	r9, fp
 800366e:	46e2      	mov	sl, ip
 8003670:	eb19 0309 	adds.w	r3, r9, r9
 8003674:	eb4a 040a 	adc.w	r4, sl, sl
 8003678:	4699      	mov	r9, r3
 800367a:	46a2      	mov	sl, r4
 800367c:	eb19 090b 	adds.w	r9, r9, fp
 8003680:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003684:	f04f 0100 	mov.w	r1, #0
 8003688:	f04f 0200 	mov.w	r2, #0
 800368c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003690:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003694:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003698:	4689      	mov	r9, r1
 800369a:	4692      	mov	sl, r2
 800369c:	eb1b 0509 	adds.w	r5, fp, r9
 80036a0:	eb4c 060a 	adc.w	r6, ip, sl
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	4619      	mov	r1, r3
 80036aa:	f04f 0200 	mov.w	r2, #0
 80036ae:	f04f 0300 	mov.w	r3, #0
 80036b2:	f04f 0400 	mov.w	r4, #0
 80036b6:	0094      	lsls	r4, r2, #2
 80036b8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80036bc:	008b      	lsls	r3, r1, #2
 80036be:	461a      	mov	r2, r3
 80036c0:	4623      	mov	r3, r4
 80036c2:	4628      	mov	r0, r5
 80036c4:	4631      	mov	r1, r6
 80036c6:	f7fc fde3 	bl	8000290 <__aeabi_uldivmod>
 80036ca:	4603      	mov	r3, r0
 80036cc:	460c      	mov	r4, r1
 80036ce:	461a      	mov	r2, r3
 80036d0:	4b9a      	ldr	r3, [pc, #616]	; (800393c <UART_SetConfig+0x6f4>)
 80036d2:	fba3 1302 	umull	r1, r3, r3, r2
 80036d6:	095b      	lsrs	r3, r3, #5
 80036d8:	2164      	movs	r1, #100	; 0x64
 80036da:	fb01 f303 	mul.w	r3, r1, r3
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	011b      	lsls	r3, r3, #4
 80036e2:	3332      	adds	r3, #50	; 0x32
 80036e4:	4a95      	ldr	r2, [pc, #596]	; (800393c <UART_SetConfig+0x6f4>)
 80036e6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ea:	095b      	lsrs	r3, r3, #5
 80036ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036f0:	4498      	add	r8, r3
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	469b      	mov	fp, r3
 80036f6:	f04f 0c00 	mov.w	ip, #0
 80036fa:	46d9      	mov	r9, fp
 80036fc:	46e2      	mov	sl, ip
 80036fe:	eb19 0309 	adds.w	r3, r9, r9
 8003702:	eb4a 040a 	adc.w	r4, sl, sl
 8003706:	4699      	mov	r9, r3
 8003708:	46a2      	mov	sl, r4
 800370a:	eb19 090b 	adds.w	r9, r9, fp
 800370e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003712:	f04f 0100 	mov.w	r1, #0
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800371e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003722:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003726:	4689      	mov	r9, r1
 8003728:	4692      	mov	sl, r2
 800372a:	eb1b 0509 	adds.w	r5, fp, r9
 800372e:	eb4c 060a 	adc.w	r6, ip, sl
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	4619      	mov	r1, r3
 8003738:	f04f 0200 	mov.w	r2, #0
 800373c:	f04f 0300 	mov.w	r3, #0
 8003740:	f04f 0400 	mov.w	r4, #0
 8003744:	0094      	lsls	r4, r2, #2
 8003746:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800374a:	008b      	lsls	r3, r1, #2
 800374c:	461a      	mov	r2, r3
 800374e:	4623      	mov	r3, r4
 8003750:	4628      	mov	r0, r5
 8003752:	4631      	mov	r1, r6
 8003754:	f7fc fd9c 	bl	8000290 <__aeabi_uldivmod>
 8003758:	4603      	mov	r3, r0
 800375a:	460c      	mov	r4, r1
 800375c:	461a      	mov	r2, r3
 800375e:	4b77      	ldr	r3, [pc, #476]	; (800393c <UART_SetConfig+0x6f4>)
 8003760:	fba3 1302 	umull	r1, r3, r3, r2
 8003764:	095b      	lsrs	r3, r3, #5
 8003766:	2164      	movs	r1, #100	; 0x64
 8003768:	fb01 f303 	mul.w	r3, r1, r3
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	011b      	lsls	r3, r3, #4
 8003770:	3332      	adds	r3, #50	; 0x32
 8003772:	4a72      	ldr	r2, [pc, #456]	; (800393c <UART_SetConfig+0x6f4>)
 8003774:	fba2 2303 	umull	r2, r3, r2, r3
 8003778:	095b      	lsrs	r3, r3, #5
 800377a:	f003 020f 	and.w	r2, r3, #15
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4442      	add	r2, r8
 8003784:	609a      	str	r2, [r3, #8]
 8003786:	e0d0      	b.n	800392a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003788:	f7fe fe14 	bl	80023b4 <HAL_RCC_GetPCLK1Freq>
 800378c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	469a      	mov	sl, r3
 8003792:	f04f 0b00 	mov.w	fp, #0
 8003796:	46d0      	mov	r8, sl
 8003798:	46d9      	mov	r9, fp
 800379a:	eb18 0308 	adds.w	r3, r8, r8
 800379e:	eb49 0409 	adc.w	r4, r9, r9
 80037a2:	4698      	mov	r8, r3
 80037a4:	46a1      	mov	r9, r4
 80037a6:	eb18 080a 	adds.w	r8, r8, sl
 80037aa:	eb49 090b 	adc.w	r9, r9, fp
 80037ae:	f04f 0100 	mov.w	r1, #0
 80037b2:	f04f 0200 	mov.w	r2, #0
 80037b6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80037ba:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80037be:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80037c2:	4688      	mov	r8, r1
 80037c4:	4691      	mov	r9, r2
 80037c6:	eb1a 0508 	adds.w	r5, sl, r8
 80037ca:	eb4b 0609 	adc.w	r6, fp, r9
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	4619      	mov	r1, r3
 80037d4:	f04f 0200 	mov.w	r2, #0
 80037d8:	f04f 0300 	mov.w	r3, #0
 80037dc:	f04f 0400 	mov.w	r4, #0
 80037e0:	0094      	lsls	r4, r2, #2
 80037e2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80037e6:	008b      	lsls	r3, r1, #2
 80037e8:	461a      	mov	r2, r3
 80037ea:	4623      	mov	r3, r4
 80037ec:	4628      	mov	r0, r5
 80037ee:	4631      	mov	r1, r6
 80037f0:	f7fc fd4e 	bl	8000290 <__aeabi_uldivmod>
 80037f4:	4603      	mov	r3, r0
 80037f6:	460c      	mov	r4, r1
 80037f8:	461a      	mov	r2, r3
 80037fa:	4b50      	ldr	r3, [pc, #320]	; (800393c <UART_SetConfig+0x6f4>)
 80037fc:	fba3 2302 	umull	r2, r3, r3, r2
 8003800:	095b      	lsrs	r3, r3, #5
 8003802:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	469b      	mov	fp, r3
 800380a:	f04f 0c00 	mov.w	ip, #0
 800380e:	46d9      	mov	r9, fp
 8003810:	46e2      	mov	sl, ip
 8003812:	eb19 0309 	adds.w	r3, r9, r9
 8003816:	eb4a 040a 	adc.w	r4, sl, sl
 800381a:	4699      	mov	r9, r3
 800381c:	46a2      	mov	sl, r4
 800381e:	eb19 090b 	adds.w	r9, r9, fp
 8003822:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003826:	f04f 0100 	mov.w	r1, #0
 800382a:	f04f 0200 	mov.w	r2, #0
 800382e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003832:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003836:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800383a:	4689      	mov	r9, r1
 800383c:	4692      	mov	sl, r2
 800383e:	eb1b 0509 	adds.w	r5, fp, r9
 8003842:	eb4c 060a 	adc.w	r6, ip, sl
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	4619      	mov	r1, r3
 800384c:	f04f 0200 	mov.w	r2, #0
 8003850:	f04f 0300 	mov.w	r3, #0
 8003854:	f04f 0400 	mov.w	r4, #0
 8003858:	0094      	lsls	r4, r2, #2
 800385a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800385e:	008b      	lsls	r3, r1, #2
 8003860:	461a      	mov	r2, r3
 8003862:	4623      	mov	r3, r4
 8003864:	4628      	mov	r0, r5
 8003866:	4631      	mov	r1, r6
 8003868:	f7fc fd12 	bl	8000290 <__aeabi_uldivmod>
 800386c:	4603      	mov	r3, r0
 800386e:	460c      	mov	r4, r1
 8003870:	461a      	mov	r2, r3
 8003872:	4b32      	ldr	r3, [pc, #200]	; (800393c <UART_SetConfig+0x6f4>)
 8003874:	fba3 1302 	umull	r1, r3, r3, r2
 8003878:	095b      	lsrs	r3, r3, #5
 800387a:	2164      	movs	r1, #100	; 0x64
 800387c:	fb01 f303 	mul.w	r3, r1, r3
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	011b      	lsls	r3, r3, #4
 8003884:	3332      	adds	r3, #50	; 0x32
 8003886:	4a2d      	ldr	r2, [pc, #180]	; (800393c <UART_SetConfig+0x6f4>)
 8003888:	fba2 2303 	umull	r2, r3, r2, r3
 800388c:	095b      	lsrs	r3, r3, #5
 800388e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003892:	4498      	add	r8, r3
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	469b      	mov	fp, r3
 8003898:	f04f 0c00 	mov.w	ip, #0
 800389c:	46d9      	mov	r9, fp
 800389e:	46e2      	mov	sl, ip
 80038a0:	eb19 0309 	adds.w	r3, r9, r9
 80038a4:	eb4a 040a 	adc.w	r4, sl, sl
 80038a8:	4699      	mov	r9, r3
 80038aa:	46a2      	mov	sl, r4
 80038ac:	eb19 090b 	adds.w	r9, r9, fp
 80038b0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80038b4:	f04f 0100 	mov.w	r1, #0
 80038b8:	f04f 0200 	mov.w	r2, #0
 80038bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038c0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80038c4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80038c8:	4689      	mov	r9, r1
 80038ca:	4692      	mov	sl, r2
 80038cc:	eb1b 0509 	adds.w	r5, fp, r9
 80038d0:	eb4c 060a 	adc.w	r6, ip, sl
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	4619      	mov	r1, r3
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	f04f 0300 	mov.w	r3, #0
 80038e2:	f04f 0400 	mov.w	r4, #0
 80038e6:	0094      	lsls	r4, r2, #2
 80038e8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80038ec:	008b      	lsls	r3, r1, #2
 80038ee:	461a      	mov	r2, r3
 80038f0:	4623      	mov	r3, r4
 80038f2:	4628      	mov	r0, r5
 80038f4:	4631      	mov	r1, r6
 80038f6:	f7fc fccb 	bl	8000290 <__aeabi_uldivmod>
 80038fa:	4603      	mov	r3, r0
 80038fc:	460c      	mov	r4, r1
 80038fe:	461a      	mov	r2, r3
 8003900:	4b0e      	ldr	r3, [pc, #56]	; (800393c <UART_SetConfig+0x6f4>)
 8003902:	fba3 1302 	umull	r1, r3, r3, r2
 8003906:	095b      	lsrs	r3, r3, #5
 8003908:	2164      	movs	r1, #100	; 0x64
 800390a:	fb01 f303 	mul.w	r3, r1, r3
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	3332      	adds	r3, #50	; 0x32
 8003914:	4a09      	ldr	r2, [pc, #36]	; (800393c <UART_SetConfig+0x6f4>)
 8003916:	fba2 2303 	umull	r2, r3, r2, r3
 800391a:	095b      	lsrs	r3, r3, #5
 800391c:	f003 020f 	and.w	r2, r3, #15
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4442      	add	r2, r8
 8003926:	609a      	str	r2, [r3, #8]
}
 8003928:	e7ff      	b.n	800392a <UART_SetConfig+0x6e2>
 800392a:	bf00      	nop
 800392c:	3714      	adds	r7, #20
 800392e:	46bd      	mov	sp, r7
 8003930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003934:	40011000 	.word	0x40011000
 8003938:	40011400 	.word	0x40011400
 800393c:	51eb851f 	.word	0x51eb851f

08003940 <_Z12DMA_CompleteP19__DMA_HandleTypeDef>:
//		instance->handleNeeded = true;
//		instance->Handle();
//	}
//}

void DMA_Complete(DMA_HandleTypeDef *hdma) {
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
	instance->Handle();
 8003948:	4b04      	ldr	r3, [pc, #16]	; (800395c <_Z12DMA_CompleteP19__DMA_HandleTypeDef+0x1c>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4618      	mov	r0, r3
 800394e:	f000 fb5f 	bl	8004010 <_ZN12MatrixDriver6HandleEv>
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	20001990 	.word	0x20001990

08003960 <_Z9DMA_AbortP19__DMA_HandleTypeDef>:

void DMA_Abort(DMA_HandleTypeDef *hdma) {
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
	instance->Handle();
 8003968:	4b04      	ldr	r3, [pc, #16]	; (800397c <_Z9DMA_AbortP19__DMA_HandleTypeDef+0x1c>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4618      	mov	r0, r3
 800396e:	f000 fb4f 	bl	8004010 <_ZN12MatrixDriver6HandleEv>
}
 8003972:	bf00      	nop
 8003974:	3708      	adds	r7, #8
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	20001990 	.word	0x20001990

08003980 <_Z9DMA_ErrorP19__DMA_HandleTypeDef>:

void DMA_Error(DMA_HandleTypeDef *hdma) {
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
	sprintf(buffer, "DE - %d %d\n", hdma_tim1_ch1.State,
 8003988:	4b0c      	ldr	r3, [pc, #48]	; (80039bc <_Z9DMA_ErrorP19__DMA_HandleTypeDef+0x3c>)
 800398a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800398e:	b2db      	uxtb	r3, r3
 8003990:	461a      	mov	r2, r3
			hdma_tim1_ch1.ErrorCode);
 8003992:	4b0a      	ldr	r3, [pc, #40]	; (80039bc <_Z9DMA_ErrorP19__DMA_HandleTypeDef+0x3c>)
 8003994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
	sprintf(buffer, "DE - %d %d\n", hdma_tim1_ch1.State,
 8003996:	490a      	ldr	r1, [pc, #40]	; (80039c0 <_Z9DMA_ErrorP19__DMA_HandleTypeDef+0x40>)
 8003998:	480a      	ldr	r0, [pc, #40]	; (80039c4 <_Z9DMA_ErrorP19__DMA_HandleTypeDef+0x44>)
 800399a:	f000 fdfb 	bl	8004594 <siprintf>

	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 10);
 800399e:	4809      	ldr	r0, [pc, #36]	; (80039c4 <_Z9DMA_ErrorP19__DMA_HandleTypeDef+0x44>)
 80039a0:	f7fc fc1e 	bl	80001e0 <strlen>
 80039a4:	4603      	mov	r3, r0
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	230a      	movs	r3, #10
 80039aa:	4906      	ldr	r1, [pc, #24]	; (80039c4 <_Z9DMA_ErrorP19__DMA_HandleTypeDef+0x44>)
 80039ac:	4806      	ldr	r0, [pc, #24]	; (80039c8 <_Z9DMA_ErrorP19__DMA_HandleTypeDef+0x48>)
 80039ae:	f7ff fb68 	bl	8003082 <HAL_UART_Transmit>
}
 80039b2:	bf00      	nop
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	20001dbc 	.word	0x20001dbc
 80039c0:	08004c48 	.word	0x08004c48
 80039c4:	200019ac 	.word	0x200019ac
 80039c8:	20001e28 	.word	0x20001e28

080039cc <_ZN12MatrixDriver12BufferOffsetEhhh>:

uint16_t MatrixDriver::BufferOffset(uint8_t x, uint8_t y, uint8_t plane) {
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	4608      	mov	r0, r1
 80039d6:	4611      	mov	r1, r2
 80039d8:	461a      	mov	r2, r3
 80039da:	4603      	mov	r3, r0
 80039dc:	70fb      	strb	r3, [r7, #3]
 80039de:	460b      	mov	r3, r1
 80039e0:	70bb      	strb	r3, [r7, #2]
 80039e2:	4613      	mov	r3, r2
 80039e4:	707b      	strb	r3, [r7, #1]
	uint16_t rowEntry = y % (height / 2);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	785b      	ldrb	r3, [r3, #1]
 80039ea:	085b      	lsrs	r3, r3, #1
 80039ec:	b2da      	uxtb	r2, r3
 80039ee:	78bb      	ldrb	r3, [r7, #2]
 80039f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80039f4:	fb02 f201 	mul.w	r2, r2, r1
 80039f8:	1a9b      	subs	r3, r3, r2
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	81fb      	strh	r3, [r7, #14]
	uint16_t rowOffset = rowEntry
			* ((width * CYCLES_PER_PIXEL) + ROW_END_CYCLES);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	3302      	adds	r3, #2
	uint16_t rowOffset = rowEntry
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	89fa      	ldrh	r2, [r7, #14]
 8003a08:	fb12 f303 	smulbb	r3, r2, r3
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	81bb      	strh	r3, [r7, #12]
	uint16_t offsetInRow = x * CYCLES_PER_PIXEL;
 8003a12:	78fb      	ldrb	r3, [r7, #3]
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	817b      	strh	r3, [r7, #10]

	return (plane * planeSize) + rowOffset + offsetInRow;
 8003a1a:	787b      	ldrb	r3, [r7, #1]
 8003a1c:	b29a      	uxth	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	88db      	ldrh	r3, [r3, #6]
 8003a22:	fb12 f303 	smulbb	r3, r2, r3
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	89bb      	ldrh	r3, [r7, #12]
 8003a2a:	4413      	add	r3, r2
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	897b      	ldrh	r3, [r7, #10]
 8003a30:	4413      	add	r3, r2
 8003a32:	b29b      	uxth	r3, r3
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3714      	adds	r7, #20
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE>:

#define MIN(a,b) (((a)<(b))?(a):(b))

MatrixDriver::MatrixDriver(uint8_t width, uint8_t height, ScanType scanType) {
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	4608      	mov	r0, r1
 8003a4a:	4611      	mov	r1, r2
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	4603      	mov	r3, r0
 8003a50:	70fb      	strb	r3, [r7, #3]
 8003a52:	460b      	mov	r3, r1
 8003a54:	70bb      	strb	r3, [r7, #2]
 8003a56:	4613      	mov	r3, r2
 8003a58:	707b      	strb	r3, [r7, #1]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	715a      	strb	r2, [r3, #5]
	this->width = width;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	78fa      	ldrb	r2, [r7, #3]
 8003a64:	701a      	strb	r2, [r3, #0]
	this->height = height;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	78ba      	ldrb	r2, [r7, #2]
 8003a6a:	705a      	strb	r2, [r3, #1]
	this->scanType = scanType;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	787a      	ldrb	r2, [r7, #1]
 8003a70:	70da      	strb	r2, [r3, #3]
	this->planes = PLANES;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2204      	movs	r2, #4
 8003a76:	709a      	strb	r2, [r3, #2]

	this->planeSize = ((width * CYCLES_PER_PIXEL) + ROW_END_CYCLES)
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	3302      	adds	r3, #2
 8003a7c:	b29a      	uxth	r2, r3
			* (height / 2);
 8003a7e:	78bb      	ldrb	r3, [r7, #2]
 8003a80:	085b      	lsrs	r3, r3, #1
 8003a82:	b2db      	uxtb	r3, r3
	this->planeSize = ((width * CYCLES_PER_PIXEL) + ROW_END_CYCLES)
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	fb12 f303 	smulbb	r3, r2, r3
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	80da      	strh	r2, [r3, #6]
	this->bufferSize = planeSize * planes;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	88da      	ldrh	r2, [r3, #6]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	789b      	ldrb	r3, [r3, #2]
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	fb12 f303 	smulbb	r3, r2, r3
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	811a      	strh	r2, [r3, #8]

	this->sendBufferA = true;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	711a      	strb	r2, [r3, #4]
	this->bufferA = new uint16_t[bufferSize];
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	891b      	ldrh	r3, [r3, #8]
 8003ab2:	4a91      	ldr	r2, [pc, #580]	; (8003cf8 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x2b8>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d801      	bhi.n	8003abc <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x7c>
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	e001      	b.n	8003ac0 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x80>
 8003abc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f000 fc0d 	bl	80042e0 <_Znaj>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	461a      	mov	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	60da      	str	r2, [r3, #12]
	this->bufferB = new uint16_t[bufferSize];
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	891b      	ldrh	r3, [r3, #8]
 8003ad2:	4a89      	ldr	r2, [pc, #548]	; (8003cf8 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x2b8>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d801      	bhi.n	8003adc <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x9c>
 8003ad8:	005b      	lsls	r3, r3, #1
 8003ada:	e001      	b.n	8003ae0 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0xa0>
 8003adc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f000 fbfd 	bl	80042e0 <_Znaj>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	461a      	mov	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	611a      	str	r2, [r3, #16]

	for (uint8_t y = 0; y < height / 2; y++) {
 8003aee:	2300      	movs	r3, #0
 8003af0:	75fb      	strb	r3, [r7, #23]
 8003af2:	78bb      	ldrb	r3, [r7, #2]
 8003af4:	085b      	lsrs	r3, r3, #1
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	7dfa      	ldrb	r2, [r7, #23]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	f080 80f3 	bcs.w	8003ce6 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x2a6>

		uint8_t previousRow = y == 0 ? (height / 2) - 1 : y - 1;
 8003b00:	7dfb      	ldrb	r3, [r7, #23]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d105      	bne.n	8003b12 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0xd2>
 8003b06:	78bb      	ldrb	r3, [r7, #2]
 8003b08:	085b      	lsrs	r3, r3, #1
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	e002      	b.n	8003b18 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0xd8>
 8003b12:	7dfb      	ldrb	r3, [r7, #23]
 8003b14:	3b01      	subs	r3, #1
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	753b      	strb	r3, [r7, #20]

		uint16_t rowSelects =
		SET_IF(previousRow & 0x01,
 8003b1a:	7d3b      	ldrb	r3, [r7, #20]
 8003b1c:	015b      	lsls	r3, r3, #5
 8003b1e:	b21b      	sxth	r3, r3
 8003b20:	f003 0320 	and.w	r3, r3, #32
 8003b24:	b21a      	sxth	r2, r3
				Matrix_A_Pin) |SET_IF(previousRow & 0x02, Matrix_B_Pin)
 8003b26:	7d3b      	ldrb	r3, [r7, #20]
 8003b28:	00db      	lsls	r3, r3, #3
 8003b2a:	b21b      	sxth	r3, r3
 8003b2c:	f003 0310 	and.w	r3, r3, #16
 8003b30:	b21b      	sxth	r3, r3
 8003b32:	4313      	orrs	r3, r2
 8003b34:	b21a      	sxth	r2, r3
				|SET_IF(previousRow & 0x04, Matrix_C_Pin)
 8003b36:	7d3b      	ldrb	r3, [r7, #20]
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	b21b      	sxth	r3, r3
 8003b3c:	f003 0308 	and.w	r3, r3, #8
 8003b40:	b21b      	sxth	r3, r3
 8003b42:	4313      	orrs	r3, r2
 8003b44:	b21a      	sxth	r2, r3
				|SET_IF(previousRow & 0x08, Matrix_D_Pin)
 8003b46:	7d3b      	ldrb	r3, [r7, #20]
 8003b48:	01db      	lsls	r3, r3, #7
 8003b4a:	b21b      	sxth	r3, r3
 8003b4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b50:	b21b      	sxth	r3, r3
 8003b52:	4313      	orrs	r3, r2
 8003b54:	b21a      	sxth	r2, r3
				|SET_IF(previousRow & 0x10, Matrix_E_Pin);
 8003b56:	7d3b      	ldrb	r3, [r7, #20]
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	b21b      	sxth	r3, r3
 8003b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b60:	b21b      	sxth	r3, r3
 8003b62:	4313      	orrs	r3, r2
 8003b64:	b21b      	sxth	r3, r3
		uint16_t rowSelects =
 8003b66:	827b      	strh	r3, [r7, #18]

		for (uint8_t plane = 0; plane < planes; plane++) {
 8003b68:	2300      	movs	r3, #0
 8003b6a:	75bb      	strb	r3, [r7, #22]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	789b      	ldrb	r3, [r3, #2]
 8003b70:	7dba      	ldrb	r2, [r7, #22]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	f080 80b3 	bcs.w	8003cde <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x29e>
			for (uint8_t x = 0; x < width; x++) {
 8003b78:	2300      	movs	r3, #0
 8003b7a:	757b      	strb	r3, [r7, #21]
 8003b7c:	7d7a      	ldrb	r2, [r7, #21]
 8003b7e:	78fb      	ldrb	r3, [r7, #3]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d22f      	bcs.n	8003be4 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x1a4>

				uint16_t offset = BufferOffset(x, y, plane);
 8003b84:	7dbb      	ldrb	r3, [r7, #22]
 8003b86:	7dfa      	ldrb	r2, [r7, #23]
 8003b88:	7d79      	ldrb	r1, [r7, #21]
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7ff ff1e 	bl	80039cc <_ZN12MatrixDriver12BufferOffsetEhhh>
 8003b90:	4603      	mov	r3, r0
 8003b92:	823b      	strh	r3, [r7, #16]

				bufferA[offset] = rowSelects;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68da      	ldr	r2, [r3, #12]
 8003b98:	8a3b      	ldrh	r3, [r7, #16]
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	4413      	add	r3, r2
 8003b9e:	8a7a      	ldrh	r2, [r7, #18]
 8003ba0:	801a      	strh	r2, [r3, #0]
				bufferB[offset] = rowSelects;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	691a      	ldr	r2, [r3, #16]
 8003ba6:	8a3b      	ldrh	r3, [r7, #16]
 8003ba8:	005b      	lsls	r3, r3, #1
 8003baa:	4413      	add	r3, r2
 8003bac:	8a7a      	ldrh	r2, [r7, #18]
 8003bae:	801a      	strh	r2, [r3, #0]
				bufferA[offset + 1] = rowSelects | Matrix_CLK_Pin;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	68da      	ldr	r2, [r3, #12]
 8003bb4:	8a3b      	ldrh	r3, [r7, #16]
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	4413      	add	r3, r2
 8003bbc:	8a7a      	ldrh	r2, [r7, #18]
 8003bbe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003bc2:	b292      	uxth	r2, r2
 8003bc4:	801a      	strh	r2, [r3, #0]
				bufferB[offset + 1] = rowSelects | Matrix_CLK_Pin;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	691a      	ldr	r2, [r3, #16]
 8003bca:	8a3b      	ldrh	r3, [r7, #16]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	4413      	add	r3, r2
 8003bd2:	8a7a      	ldrh	r2, [r7, #18]
 8003bd4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003bd8:	b292      	uxth	r2, r2
 8003bda:	801a      	strh	r2, [r3, #0]
			for (uint8_t x = 0; x < width; x++) {
 8003bdc:	7d7b      	ldrb	r3, [r7, #21]
 8003bde:	3301      	adds	r3, #1
 8003be0:	757b      	strb	r3, [r7, #21]
 8003be2:	e7cb      	b.n	8003b7c <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x13c>
			}

			//Setup the final bytes for the row, staring with the output after the last pixel on the current row & plane
			//Disable outputs
			uint16_t offset = BufferOffset(width - 1, y,
 8003be4:	78fb      	ldrb	r3, [r7, #3]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	b2d9      	uxtb	r1, r3
 8003bea:	7dbb      	ldrb	r3, [r7, #22]
 8003bec:	7dfa      	ldrb	r2, [r7, #23]
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7ff feec 	bl	80039cc <_ZN12MatrixDriver12BufferOffsetEhhh>
 8003bf4:	4603      	mov	r3, r0
					plane) + CYCLES_PER_PIXEL;
 8003bf6:	3302      	adds	r3, #2
 8003bf8:	81fb      	strh	r3, [r7, #14]

			bufferA[offset] = bufferB[offset] = Matrix_OE_Pin | rowSelects;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691a      	ldr	r2, [r3, #16]
 8003bfe:	89fb      	ldrh	r3, [r7, #14]
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	4413      	add	r3, r2
 8003c04:	8a7a      	ldrh	r2, [r7, #18]
 8003c06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c0a:	b292      	uxth	r2, r2
 8003c0c:	801a      	strh	r2, [r3, #0]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	68d1      	ldr	r1, [r2, #12]
 8003c12:	89fa      	ldrh	r2, [r7, #14]
 8003c14:	0052      	lsls	r2, r2, #1
 8003c16:	440a      	add	r2, r1
 8003c18:	881b      	ldrh	r3, [r3, #0]
 8003c1a:	8013      	strh	r3, [r2, #0]
			offset++;
 8003c1c:	89fb      	ldrh	r3, [r7, #14]
 8003c1e:	3301      	adds	r3, #1
 8003c20:	81fb      	strh	r3, [r7, #14]

			uint16_t currentRowSelects =
			SET_IF(y & 0x01, Matrix_A_Pin) |SET_IF(y & 0x02, Matrix_B_Pin)
 8003c22:	7dfb      	ldrb	r3, [r7, #23]
 8003c24:	015b      	lsls	r3, r3, #5
 8003c26:	b21b      	sxth	r3, r3
 8003c28:	f003 0320 	and.w	r3, r3, #32
 8003c2c:	b21a      	sxth	r2, r3
 8003c2e:	7dfb      	ldrb	r3, [r7, #23]
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	b21b      	sxth	r3, r3
 8003c34:	f003 0310 	and.w	r3, r3, #16
 8003c38:	b21b      	sxth	r3, r3
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	b21a      	sxth	r2, r3
			|SET_IF(y & 0x04, Matrix_C_Pin)
 8003c3e:	7dfb      	ldrb	r3, [r7, #23]
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	b21b      	sxth	r3, r3
 8003c44:	f003 0308 	and.w	r3, r3, #8
 8003c48:	b21b      	sxth	r3, r3
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	b21a      	sxth	r2, r3
			|SET_IF(y & 0x08, Matrix_D_Pin)
 8003c4e:	7dfb      	ldrb	r3, [r7, #23]
 8003c50:	01db      	lsls	r3, r3, #7
 8003c52:	b21b      	sxth	r3, r3
 8003c54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c58:	b21b      	sxth	r3, r3
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	b21a      	sxth	r2, r3
			|SET_IF(y & 0x10, Matrix_E_Pin);
 8003c5e:	7dfb      	ldrb	r3, [r7, #23]
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	b21b      	sxth	r3, r3
 8003c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c68:	b21b      	sxth	r3, r3
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	b21b      	sxth	r3, r3
			uint16_t currentRowSelects =
 8003c6e:	81bb      	strh	r3, [r7, #12]

			//Latch data, select next row, outputs still off
			bufferA[offset] = bufferB[offset] = Matrix_LAT_Pin | Matrix_OE_Pin
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	691a      	ldr	r2, [r3, #16]
 8003c74:	89fb      	ldrh	r3, [r7, #14]
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	4413      	add	r3, r2
					| currentRowSelects;
 8003c7a:	89ba      	ldrh	r2, [r7, #12]
 8003c7c:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8003c80:	b292      	uxth	r2, r2
			bufferA[offset] = bufferB[offset] = Matrix_LAT_Pin | Matrix_OE_Pin
 8003c82:	801a      	strh	r2, [r3, #0]
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	68d1      	ldr	r1, [r2, #12]
 8003c88:	89fa      	ldrh	r2, [r7, #14]
 8003c8a:	0052      	lsls	r2, r2, #1
 8003c8c:	440a      	add	r2, r1
 8003c8e:	881b      	ldrh	r3, [r3, #0]
 8003c90:	8013      	strh	r3, [r2, #0]

			offset++;
 8003c92:	89fb      	ldrh	r3, [r7, #14]
 8003c94:	3301      	adds	r3, #1
 8003c96:	81fb      	strh	r3, [r7, #14]
			bufferA[offset] = bufferB[offset] = currentRowSelects;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	691a      	ldr	r2, [r3, #16]
 8003c9c:	89fb      	ldrh	r3, [r7, #14]
 8003c9e:	005b      	lsls	r3, r3, #1
 8003ca0:	4413      	add	r3, r2
 8003ca2:	89ba      	ldrh	r2, [r7, #12]
 8003ca4:	801a      	strh	r2, [r3, #0]
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	68d1      	ldr	r1, [r2, #12]
 8003caa:	89fa      	ldrh	r2, [r7, #14]
 8003cac:	0052      	lsls	r2, r2, #1
 8003cae:	440a      	add	r2, r1
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	8013      	strh	r3, [r2, #0]

			//Bonus cycle to settle.  Probably not necessary but 3 trailing cycles feels odd
			offset++;
 8003cb4:	89fb      	ldrh	r3, [r7, #14]
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	81fb      	strh	r3, [r7, #14]
			bufferA[offset] = bufferB[offset] = currentRowSelects;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	691a      	ldr	r2, [r3, #16]
 8003cbe:	89fb      	ldrh	r3, [r7, #14]
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	4413      	add	r3, r2
 8003cc4:	89ba      	ldrh	r2, [r7, #12]
 8003cc6:	801a      	strh	r2, [r3, #0]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	68d1      	ldr	r1, [r2, #12]
 8003ccc:	89fa      	ldrh	r2, [r7, #14]
 8003cce:	0052      	lsls	r2, r2, #1
 8003cd0:	440a      	add	r2, r1
 8003cd2:	881b      	ldrh	r3, [r3, #0]
 8003cd4:	8013      	strh	r3, [r2, #0]
		for (uint8_t plane = 0; plane < planes; plane++) {
 8003cd6:	7dbb      	ldrb	r3, [r7, #22]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	75bb      	strb	r3, [r7, #22]
 8003cdc:	e746      	b.n	8003b6c <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x12c>
	for (uint8_t y = 0; y < height / 2; y++) {
 8003cde:	7dfb      	ldrb	r3, [r7, #23]
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	75fb      	strb	r3, [r7, #23]
 8003ce4:	e705      	b.n	8003af2 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0xb2>
		}
	}

	instance = this;
 8003ce6:	4a05      	ldr	r2, [pc, #20]	; (8003cfc <_ZN12MatrixDriverC1EhhNS_8ScanTypeE+0x2bc>)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6013      	str	r3, [r2, #0]
}
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3718      	adds	r7, #24
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	3ffffffc 	.word	0x3ffffffc
 8003cfc:	20001990 	.word	0x20001990

08003d00 <_ZN12MatrixDriver4openEv>:

void MatrixDriver::open() {
 8003d00:	b590      	push	{r4, r7, lr}
 8003d02:	b087      	sub	sp, #28
 8003d04:	af04      	add	r7, sp, #16
 8003d06:	6078      	str	r0, [r7, #4]
	sprintf(buffer, "CFG: %ux%u Buffers: %u Planes: %u@%u \n", width, height,
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	785b      	ldrb	r3, [r3, #1]
 8003d12:	461c      	mov	r4, r3
			bufferSize, planes, planeSize);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	891b      	ldrh	r3, [r3, #8]
	sprintf(buffer, "CFG: %ux%u Buffers: %u Planes: %u@%u \n", width, height,
 8003d18:	461a      	mov	r2, r3
			bufferSize, planes, planeSize);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	789b      	ldrb	r3, [r3, #2]
	sprintf(buffer, "CFG: %ux%u Buffers: %u Planes: %u@%u \n", width, height,
 8003d1e:	4619      	mov	r1, r3
			bufferSize, planes, planeSize);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	88db      	ldrh	r3, [r3, #6]
	sprintf(buffer, "CFG: %ux%u Buffers: %u Planes: %u@%u \n", width, height,
 8003d24:	9302      	str	r3, [sp, #8]
 8003d26:	9101      	str	r1, [sp, #4]
 8003d28:	9200      	str	r2, [sp, #0]
 8003d2a:	4623      	mov	r3, r4
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	491c      	ldr	r1, [pc, #112]	; (8003da0 <_ZN12MatrixDriver4openEv+0xa0>)
 8003d30:	481c      	ldr	r0, [pc, #112]	; (8003da4 <_ZN12MatrixDriver4openEv+0xa4>)
 8003d32:	f000 fc2f 	bl	8004594 <siprintf>

	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 10);
 8003d36:	481b      	ldr	r0, [pc, #108]	; (8003da4 <_ZN12MatrixDriver4openEv+0xa4>)
 8003d38:	f7fc fa52 	bl	80001e0 <strlen>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	b29a      	uxth	r2, r3
 8003d40:	230a      	movs	r3, #10
 8003d42:	4918      	ldr	r1, [pc, #96]	; (8003da4 <_ZN12MatrixDriver4openEv+0xa4>)
 8003d44:	4818      	ldr	r0, [pc, #96]	; (8003da8 <_ZN12MatrixDriver4openEv+0xa8>)
 8003d46:	f7ff f99c 	bl	8003082 <HAL_UART_Transmit>

	hdma_tim1_ch1.XferAbortCallback = DMA_Abort;
 8003d4a:	4b18      	ldr	r3, [pc, #96]	; (8003dac <_ZN12MatrixDriver4openEv+0xac>)
 8003d4c:	4a18      	ldr	r2, [pc, #96]	; (8003db0 <_ZN12MatrixDriver4openEv+0xb0>)
 8003d4e:	651a      	str	r2, [r3, #80]	; 0x50
	hdma_tim1_ch1.XferCpltCallback = DMA_Complete;
 8003d50:	4b16      	ldr	r3, [pc, #88]	; (8003dac <_ZN12MatrixDriver4openEv+0xac>)
 8003d52:	4a18      	ldr	r2, [pc, #96]	; (8003db4 <_ZN12MatrixDriver4openEv+0xb4>)
 8003d54:	63da      	str	r2, [r3, #60]	; 0x3c
	hdma_tim1_ch1.XferErrorCallback = DMA_Error;
 8003d56:	4b15      	ldr	r3, [pc, #84]	; (8003dac <_ZN12MatrixDriver4openEv+0xac>)
 8003d58:	4a17      	ldr	r2, [pc, #92]	; (8003db8 <_ZN12MatrixDriver4openEv+0xb8>)
 8003d5a:	64da      	str	r2, [r3, #76]	; 0x4c

	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_CC1);
 8003d5c:	4b17      	ldr	r3, [pc, #92]	; (8003dbc <_ZN12MatrixDriver4openEv+0xbc>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68da      	ldr	r2, [r3, #12]
 8003d62:	4b16      	ldr	r3, [pc, #88]	; (8003dbc <_ZN12MatrixDriver4openEv+0xbc>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d6a:	60da      	str	r2, [r3, #12]

	TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003d6c:	4b13      	ldr	r3, [pc, #76]	; (8003dbc <_ZN12MatrixDriver4openEv+0xbc>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2201      	movs	r2, #1
 8003d72:	2100      	movs	r1, #0
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7ff f851 	bl	8002e1c <TIM_CCxChannelCmd>

	HAL_TIM_Base_Start_IT(&htim1);
 8003d7a:	4810      	ldr	r0, [pc, #64]	; (8003dbc <_ZN12MatrixDriver4openEv+0xbc>)
 8003d7c:	f7fe fbd1 	bl	8002522 <HAL_TIM_Base_Start_IT>

	nextDmaOffset = 0;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	829a      	strh	r2, [r3, #20]

	StartNextDma();
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f000 f966 	bl	8004058 <_ZN12MatrixDriver12StartNextDmaEv>

	__HAL_IWDG_START(&hiwdg);
 8003d8c:	4b0c      	ldr	r3, [pc, #48]	; (8003dc0 <_ZN12MatrixDriver4openEv+0xc0>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8003d94:	601a      	str	r2, [r3, #0]
}
 8003d96:	bf00      	nop
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd90      	pop	{r4, r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	08004c54 	.word	0x08004c54
 8003da4:	200019ac 	.word	0x200019ac
 8003da8:	20001e28 	.word	0x20001e28
 8003dac:	20001dbc 	.word	0x20001dbc
 8003db0:	08003961 	.word	0x08003961
 8003db4:	08003941 	.word	0x08003941
 8003db8:	08003981 	.word	0x08003981
 8003dbc:	20001e68 	.word	0x20001e68
 8003dc0:	20001e1c 	.word	0x20001e1c

08003dc4 <_ZN12MatrixDriver9PlaneBitsEh>:
  115,117,119,120,122,124,126,127,129,131,133,135,137,138,140,142,
  144,146,148,150,152,154,156,158,160,162,164,167,169,171,173,175,
  177,180,182,184,186,189,191,193,196,198,200,203,205,208,210,213,
  215,218,220,223,225,228,231,233,236,239,241,244,247,249,252,255 };

uint8_t MatrixDriver::PlaneBits(uint8_t value) {
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	460b      	mov	r3, r1
 8003dce:	70fb      	strb	r3, [r7, #3]
	value = gamma8[value];
 8003dd0:	78fb      	ldrb	r3, [r7, #3]
 8003dd2:	4a18      	ldr	r2, [pc, #96]	; (8003e34 <_ZN12MatrixDriver9PlaneBitsEh+0x70>)
 8003dd4:	5cd3      	ldrb	r3, [r2, r3]
 8003dd6:	70fb      	strb	r3, [r7, #3]

#if PLANES == 8
	return value;
#elif PLANES == 4
	uint8_t result = 0;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	73fb      	strb	r3, [r7, #15]

	if(value > 128) {
 8003ddc:	78fb      	ldrb	r3, [r7, #3]
 8003dde:	2b80      	cmp	r3, #128	; 0x80
 8003de0:	d906      	bls.n	8003df0 <_ZN12MatrixDriver9PlaneBitsEh+0x2c>
		result |= 0x08;
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	f043 0308 	orr.w	r3, r3, #8
 8003de8:	73fb      	strb	r3, [r7, #15]
		value -=128;
 8003dea:	78fb      	ldrb	r3, [r7, #3]
 8003dec:	3b80      	subs	r3, #128	; 0x80
 8003dee:	70fb      	strb	r3, [r7, #3]
	}

	if(value > 64) {
 8003df0:	78fb      	ldrb	r3, [r7, #3]
 8003df2:	2b40      	cmp	r3, #64	; 0x40
 8003df4:	d906      	bls.n	8003e04 <_ZN12MatrixDriver9PlaneBitsEh+0x40>
		result |= 0x03;
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	f043 0303 	orr.w	r3, r3, #3
 8003dfc:	73fb      	strb	r3, [r7, #15]
		value -=128;
 8003dfe:	78fb      	ldrb	r3, [r7, #3]
 8003e00:	3b80      	subs	r3, #128	; 0x80
 8003e02:	70fb      	strb	r3, [r7, #3]
	}

	if(value > 32) {
 8003e04:	78fb      	ldrb	r3, [r7, #3]
 8003e06:	2b20      	cmp	r3, #32
 8003e08:	d906      	bls.n	8003e18 <_ZN12MatrixDriver9PlaneBitsEh+0x54>
		result |= 0x02;
 8003e0a:	7bfb      	ldrb	r3, [r7, #15]
 8003e0c:	f043 0302 	orr.w	r3, r3, #2
 8003e10:	73fb      	strb	r3, [r7, #15]
		value -=128;
 8003e12:	78fb      	ldrb	r3, [r7, #3]
 8003e14:	3b80      	subs	r3, #128	; 0x80
 8003e16:	70fb      	strb	r3, [r7, #3]
	}

	if(value > 8) {
 8003e18:	78fb      	ldrb	r3, [r7, #3]
 8003e1a:	2b08      	cmp	r3, #8
 8003e1c:	d903      	bls.n	8003e26 <_ZN12MatrixDriver9PlaneBitsEh+0x62>
		result |= 0x01;
 8003e1e:	7bfb      	ldrb	r3, [r7, #15]
 8003e20:	f043 0301 	orr.w	r3, r3, #1
 8003e24:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8003e26:	7bfb      	ldrb	r3, [r7, #15]

	return result;
#elif PLANES == 1
	return value > 0 ? 0x01 : 0x00;
#endif
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr
 8003e34:	2000000c 	.word	0x2000000c

08003e38 <_ZN12MatrixDriver8SetPixelEhhhhh>:
//		}
//	}
}

void MatrixDriver::SetPixel(uint8_t x, uint8_t y, uint8_t r, uint8_t g,
		uint8_t b) {
 8003e38:	b5b0      	push	{r4, r5, r7, lr}
 8003e3a:	b08e      	sub	sp, #56	; 0x38
 8003e3c:	af04      	add	r7, sp, #16
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	4608      	mov	r0, r1
 8003e42:	4611      	mov	r1, r2
 8003e44:	461a      	mov	r2, r3
 8003e46:	4603      	mov	r3, r0
 8003e48:	70fb      	strb	r3, [r7, #3]
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	70bb      	strb	r3, [r7, #2]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	707b      	strb	r3, [r7, #1]
	uint16_t rBit, gBit, bBit;

//Set data into the buffer we aren't sending at the moment
	uint16_t *outputBuffer = sendBufferA ? bufferB : bufferA;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	791b      	ldrb	r3, [r3, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d002      	beq.n	8003e60 <_ZN12MatrixDriver8SetPixelEhhhhh+0x28>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	e001      	b.n	8003e64 <_ZN12MatrixDriver8SetPixelEhhhhh+0x2c>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	61bb      	str	r3, [r7, #24]

	if (y < (height / 2)) {
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	785b      	ldrb	r3, [r3, #1]
 8003e6a:	085b      	lsrs	r3, r3, #1
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	78ba      	ldrb	r2, [r7, #2]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d206      	bcs.n	8003e82 <_ZN12MatrixDriver8SetPixelEhhhhh+0x4a>
		rBit = Matrix_R0_Pin;
 8003e74:	2301      	movs	r3, #1
 8003e76:	84fb      	strh	r3, [r7, #38]	; 0x26
		gBit = Matrix_G0_Pin;
 8003e78:	2302      	movs	r3, #2
 8003e7a:	84bb      	strh	r3, [r7, #36]	; 0x24
		bBit = Matrix_B0_Pin;
 8003e7c:	2304      	movs	r3, #4
 8003e7e:	847b      	strh	r3, [r7, #34]	; 0x22
 8003e80:	e007      	b.n	8003e92 <_ZN12MatrixDriver8SetPixelEhhhhh+0x5a>
	} else {
		rBit = Matrix_R1_Pin;
 8003e82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e86:	84fb      	strh	r3, [r7, #38]	; 0x26
		gBit = Matrix_G1_Pin;
 8003e88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e8c:	84bb      	strh	r3, [r7, #36]	; 0x24
		bBit = Matrix_B1_Pin;
 8003e8e:	2380      	movs	r3, #128	; 0x80
 8003e90:	847b      	strh	r3, [r7, #34]	; 0x22
	}

	uint16_t pixelMask = rBit | gBit | bBit;
 8003e92:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003e94:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e96:	4313      	orrs	r3, r2
 8003e98:	b29a      	uxth	r2, r3
 8003e9a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	82fb      	strh	r3, [r7, #22]

	uint8_t rPlanes = PlaneBits(r);
 8003ea0:	787b      	ldrb	r3, [r7, #1]
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f7ff ff8d 	bl	8003dc4 <_ZN12MatrixDriver9PlaneBitsEh>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	757b      	strb	r3, [r7, #21]
	uint8_t gPlanes = PlaneBits(g);
 8003eae:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7ff ff85 	bl	8003dc4 <_ZN12MatrixDriver9PlaneBitsEh>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	753b      	strb	r3, [r7, #20]
	uint8_t bPlanes = PlaneBits(b);
 8003ebe:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7ff ff7d 	bl	8003dc4 <_ZN12MatrixDriver9PlaneBitsEh>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	74fb      	strb	r3, [r7, #19]

	sprintf(buffer,
 8003ece:	78fc      	ldrb	r4, [r7, #3]
 8003ed0:	78bd      	ldrb	r5, [r7, #2]
 8003ed2:	7d7b      	ldrb	r3, [r7, #21]
 8003ed4:	7d3a      	ldrb	r2, [r7, #20]
 8003ed6:	7cf9      	ldrb	r1, [r7, #19]
 8003ed8:	8af8      	ldrh	r0, [r7, #22]
 8003eda:	9003      	str	r0, [sp, #12]
 8003edc:	9102      	str	r1, [sp, #8]
 8003ede:	9201      	str	r2, [sp, #4]
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	462b      	mov	r3, r5
 8003ee4:	4622      	mov	r2, r4
 8003ee6:	493f      	ldr	r1, [pc, #252]	; (8003fe4 <_ZN12MatrixDriver8SetPixelEhhhhh+0x1ac>)
 8003ee8:	483f      	ldr	r0, [pc, #252]	; (8003fe8 <_ZN12MatrixDriver8SetPixelEhhhhh+0x1b0>)
 8003eea:	f000 fb53 	bl	8004594 <siprintf>
			"%02u, %02u : %02x %02x %02x %04x\n",
			x, y, rPlanes, gPlanes, bPlanes, pixelMask);

	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer),
 8003eee:	483e      	ldr	r0, [pc, #248]	; (8003fe8 <_ZN12MatrixDriver8SetPixelEhhhhh+0x1b0>)
 8003ef0:	f7fc f976 	bl	80001e0 <strlen>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	230a      	movs	r3, #10
 8003efa:	493b      	ldr	r1, [pc, #236]	; (8003fe8 <_ZN12MatrixDriver8SetPixelEhhhhh+0x1b0>)
 8003efc:	483b      	ldr	r0, [pc, #236]	; (8003fec <_ZN12MatrixDriver8SetPixelEhhhhh+0x1b4>)
 8003efe:	f7ff f8c0 	bl	8003082 <HAL_UART_Transmit>
			10);

	for (int plane = 0; plane < planes; plane++) {
 8003f02:	2300      	movs	r3, #0
 8003f04:	61fb      	str	r3, [r7, #28]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	789b      	ldrb	r3, [r3, #2]
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	da63      	bge.n	8003fda <_ZN12MatrixDriver8SetPixelEhhhhh+0x1a2>
		uint16_t planePixelBits = ((rPlanes & (0x01 << plane)) ? rBit : 0)
 8003f12:	7d7a      	ldrb	r2, [r7, #21]
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	fa42 f303 	asr.w	r3, r2, r3
 8003f1a:	f003 0301 	and.w	r3, r3, #1
				| ((gPlanes & (0x01 << plane)) ? gBit : 0)
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <_ZN12MatrixDriver8SetPixelEhhhhh+0xf0>
 8003f22:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8003f26:	e000      	b.n	8003f2a <_ZN12MatrixDriver8SetPixelEhhhhh+0xf2>
 8003f28:	2200      	movs	r2, #0
 8003f2a:	7d39      	ldrb	r1, [r7, #20]
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	fa41 f303 	asr.w	r3, r1, r3
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <_ZN12MatrixDriver8SetPixelEhhhhh+0x108>
 8003f3a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8003f3e:	e000      	b.n	8003f42 <_ZN12MatrixDriver8SetPixelEhhhhh+0x10a>
 8003f40:	2300      	movs	r3, #0
 8003f42:	4313      	orrs	r3, r2
 8003f44:	b21a      	sxth	r2, r3
				| ((bPlanes & (0x01 << plane)) ? bBit : 0);
 8003f46:	7cf9      	ldrb	r1, [r7, #19]
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	fa41 f303 	asr.w	r3, r1, r3
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d002      	beq.n	8003f5c <_ZN12MatrixDriver8SetPixelEhhhhh+0x124>
 8003f56:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003f5a:	e000      	b.n	8003f5e <_ZN12MatrixDriver8SetPixelEhhhhh+0x126>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	b21b      	sxth	r3, r3
		uint16_t planePixelBits = ((rPlanes & (0x01 << plane)) ? rBit : 0)
 8003f62:	823b      	strh	r3, [r7, #16]

		uint16_t offset = BufferOffset(x, y, plane);
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	78ba      	ldrb	r2, [r7, #2]
 8003f6a:	78f9      	ldrb	r1, [r7, #3]
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f7ff fd2d 	bl	80039cc <_ZN12MatrixDriver12BufferOffsetEhhh>
 8003f72:	4603      	mov	r3, r0
 8003f74:	81fb      	strh	r3, [r7, #14]

		outputBuffer[offset] = (outputBuffer[offset] & ~pixelMask)
 8003f76:	89fb      	ldrh	r3, [r7, #14]
 8003f78:	005b      	lsls	r3, r3, #1
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	881b      	ldrh	r3, [r3, #0]
 8003f80:	b21a      	sxth	r2, r3
 8003f82:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003f86:	43db      	mvns	r3, r3
 8003f88:	b21b      	sxth	r3, r3
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	b21a      	sxth	r2, r3
				| planePixelBits;
 8003f8e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	b219      	sxth	r1, r3
		outputBuffer[offset] = (outputBuffer[offset] & ~pixelMask)
 8003f96:	89fb      	ldrh	r3, [r7, #14]
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	69ba      	ldr	r2, [r7, #24]
 8003f9c:	4413      	add	r3, r2
				| planePixelBits;
 8003f9e:	b28a      	uxth	r2, r1
		outputBuffer[offset] = (outputBuffer[offset] & ~pixelMask)
 8003fa0:	801a      	strh	r2, [r3, #0]
		outputBuffer[offset + 1] = (outputBuffer[offset + 1] & ~pixelMask)
 8003fa2:	89fb      	ldrh	r3, [r7, #14]
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	4413      	add	r3, r2
 8003fac:	881b      	ldrh	r3, [r3, #0]
 8003fae:	b21a      	sxth	r2, r3
 8003fb0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003fb4:	43db      	mvns	r3, r3
 8003fb6:	b21b      	sxth	r3, r3
 8003fb8:	4013      	ands	r3, r2
 8003fba:	b21a      	sxth	r2, r3
				| planePixelBits;
 8003fbc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	b219      	sxth	r1, r3
		outputBuffer[offset + 1] = (outputBuffer[offset + 1] & ~pixelMask)
 8003fc4:	89fb      	ldrh	r3, [r7, #14]
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	69ba      	ldr	r2, [r7, #24]
 8003fcc:	4413      	add	r3, r2
				| planePixelBits;
 8003fce:	b28a      	uxth	r2, r1
		outputBuffer[offset + 1] = (outputBuffer[offset + 1] & ~pixelMask)
 8003fd0:	801a      	strh	r2, [r3, #0]
	for (int plane = 0; plane < planes; plane++) {
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	61fb      	str	r3, [r7, #28]
 8003fd8:	e795      	b.n	8003f06 <_ZN12MatrixDriver8SetPixelEhhhhh+0xce>
	}
}
 8003fda:	bf00      	nop
 8003fdc:	3728      	adds	r7, #40	; 0x28
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bdb0      	pop	{r4, r5, r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	08004cc4 	.word	0x08004cc4
 8003fe8:	200019ac 	.word	0x200019ac
 8003fec:	20001e28 	.word	0x20001e28

08003ff0 <_ZN12MatrixDriver10SwapBufferEv>:

void MatrixDriver::SwapBuffer() {
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
	completeSwap = true;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	715a      	strb	r2, [r3, #5]

	HAL_DMA_Abort_IT(&hdma_tim1_ch1);
 8003ffe:	4803      	ldr	r0, [pc, #12]	; (800400c <_ZN12MatrixDriver10SwapBufferEv+0x1c>)
 8004000:	f7fd f956 	bl	80012b0 <HAL_DMA_Abort_IT>
}
 8004004:	bf00      	nop
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	20001dbc 	.word	0x20001dbc

08004010 <_ZN12MatrixDriver6HandleEv>:

void MatrixDriver::Handle() {
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
	HAL_IWDG_Refresh(&hiwdg);
 8004018:	480e      	ldr	r0, [pc, #56]	; (8004054 <_ZN12MatrixDriver6HandleEv+0x44>)
 800401a:	f7fd fda7 	bl	8001b6c <HAL_IWDG_Refresh>

	bool cloneBuffer = completeSwap;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	795b      	ldrb	r3, [r3, #5]
 8004022:	73fb      	strb	r3, [r7, #15]

	if (completeSwap) {
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	795b      	ldrb	r3, [r3, #5]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d00c      	beq.n	8004046 <_ZN12MatrixDriver6HandleEv+0x36>
		completeSwap = false;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	715a      	strb	r2, [r3, #5]
		sendBufferA = !sendBufferA;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	791b      	ldrb	r3, [r3, #4]
 8004036:	f083 0301 	eor.w	r3, r3, #1
 800403a:	b2da      	uxtb	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	711a      	strb	r2, [r3, #4]
		nextDmaOffset = 0;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	829a      	strh	r2, [r3, #20]
	}

	StartNextDma();
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 f806 	bl	8004058 <_ZN12MatrixDriver12StartNextDmaEv>
//		uint16_t *targetBuffer = (!sendBufferA ? bufferA : bufferB);
//
//		memcpy(targetBuffer, outputBuffer, bufferSize * 2);
//	}

}
 800404c:	bf00      	nop
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	20001e1c 	.word	0x20001e1c

08004058 <_ZN12MatrixDriver12StartNextDmaEv>:
uint8_t const AAR_BY_PLANE[] = { 1, 2, 4, 8, 16, 32, 64 };
#elif PLANES == 4
uint8_t const AAR_BY_PLANE[] = { 1, 8, 16, 28 };
#endif

void MatrixDriver::StartNextDma() {
 8004058:	b580      	push	{r7, lr}
 800405a:	b086      	sub	sp, #24
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
	uint16_t plane = nextDmaOffset / planeSize;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	8a9a      	ldrh	r2, [r3, #20]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	88db      	ldrh	r3, [r3, #6]
 8004068:	fbb2 f3f3 	udiv	r3, r2, r3
 800406c:	82fb      	strh	r3, [r7, #22]
	uint16_t *outputBuffer = (sendBufferA ? bufferA : bufferB);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	791b      	ldrb	r3, [r3, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d002      	beq.n	800407c <_ZN12MatrixDriver12StartNextDmaEv+0x24>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	e001      	b.n	8004080 <_ZN12MatrixDriver12StartNextDmaEv+0x28>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	691b      	ldr	r3, [r3, #16]
 8004080:	613b      	str	r3, [r7, #16]
	uint16_t *ouputOffset = outputBuffer + (plane * planeSize);
 8004082:	8afb      	ldrh	r3, [r7, #22]
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	88d2      	ldrh	r2, [r2, #6]
 8004088:	fb02 f303 	mul.w	r3, r2, r3
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	4413      	add	r3, r2
 8004092:	60fb      	str	r3, [r7, #12]

	htim1.Instance->ARR = AAR_BY_PLANE[plane];
 8004094:	8afb      	ldrh	r3, [r7, #22]
 8004096:	4a29      	ldr	r2, [pc, #164]	; (800413c <_ZN12MatrixDriver12StartNextDmaEv+0xe4>)
 8004098:	5cd2      	ldrb	r2, [r2, r3]
 800409a:	4b29      	ldr	r3, [pc, #164]	; (8004140 <_ZN12MatrixDriver12StartNextDmaEv+0xe8>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	62da      	str	r2, [r3, #44]	; 0x2c
	htim1.Instance->EGR = TIM_EGR_UG;
 80040a0:	4b27      	ldr	r3, [pc, #156]	; (8004140 <_ZN12MatrixDriver12StartNextDmaEv+0xe8>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2201      	movs	r2, #1
 80040a6:	615a      	str	r2, [r3, #20]

	if (hdma_tim1_ch1.State != HAL_DMA_STATE_READY) {
 80040a8:	4b26      	ldr	r3, [pc, #152]	; (8004144 <_ZN12MatrixDriver12StartNextDmaEv+0xec>)
 80040aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	bf14      	ite	ne
 80040b4:	2301      	movne	r3, #1
 80040b6:	2300      	moveq	r3, #0
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d014      	beq.n	80040e8 <_ZN12MatrixDriver12StartNextDmaEv+0x90>
		sprintf(buffer, "DS - %d %l\n", hdma_tim1_ch1.State,
 80040be:	4b21      	ldr	r3, [pc, #132]	; (8004144 <_ZN12MatrixDriver12StartNextDmaEv+0xec>)
 80040c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	461a      	mov	r2, r3
				hdma_tim1_ch1.ErrorCode);
 80040c8:	4b1e      	ldr	r3, [pc, #120]	; (8004144 <_ZN12MatrixDriver12StartNextDmaEv+0xec>)
 80040ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
		sprintf(buffer, "DS - %d %l\n", hdma_tim1_ch1.State,
 80040cc:	491e      	ldr	r1, [pc, #120]	; (8004148 <_ZN12MatrixDriver12StartNextDmaEv+0xf0>)
 80040ce:	481f      	ldr	r0, [pc, #124]	; (800414c <_ZN12MatrixDriver12StartNextDmaEv+0xf4>)
 80040d0:	f000 fa60 	bl	8004594 <siprintf>

		HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 10);
 80040d4:	481d      	ldr	r0, [pc, #116]	; (800414c <_ZN12MatrixDriver12StartNextDmaEv+0xf4>)
 80040d6:	f7fc f883 	bl	80001e0 <strlen>
 80040da:	4603      	mov	r3, r0
 80040dc:	b29a      	uxth	r2, r3
 80040de:	230a      	movs	r3, #10
 80040e0:	491a      	ldr	r1, [pc, #104]	; (800414c <_ZN12MatrixDriver12StartNextDmaEv+0xf4>)
 80040e2:	481b      	ldr	r0, [pc, #108]	; (8004150 <_ZN12MatrixDriver12StartNextDmaEv+0xf8>)
 80040e4:	f7fe ffcd 	bl	8003082 <HAL_UART_Transmit>
	}

	HAL_DMA_Start_IT(&hdma_tim1_ch1, (uint32_t) ouputOffset,
 80040e8:	68f9      	ldr	r1, [r7, #12]
			(uint32_t) &(GPIOB->ODR), planeSize);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	88db      	ldrh	r3, [r3, #6]
	HAL_DMA_Start_IT(&hdma_tim1_ch1, (uint32_t) ouputOffset,
 80040ee:	4a19      	ldr	r2, [pc, #100]	; (8004154 <_ZN12MatrixDriver12StartNextDmaEv+0xfc>)
 80040f0:	4814      	ldr	r0, [pc, #80]	; (8004144 <_ZN12MatrixDriver12StartNextDmaEv+0xec>)
 80040f2:	f7fd f885 	bl	8001200 <HAL_DMA_Start_IT>

	nextDmaOffset += planeSize;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	8a9a      	ldrh	r2, [r3, #20]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	88db      	ldrh	r3, [r3, #6]
 80040fe:	4413      	add	r3, r2
 8004100:	b29a      	uxth	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	829a      	strh	r2, [r3, #20]

	if (nextDmaOffset >= bufferSize) {
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	8a9a      	ldrh	r2, [r3, #20]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	891b      	ldrh	r3, [r3, #8]
 800410e:	429a      	cmp	r2, r3
 8004110:	d302      	bcc.n	8004118 <_ZN12MatrixDriver12StartNextDmaEv+0xc0>
		nextDmaOffset = 0;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	829a      	strh	r2, [r3, #20]
	}

#ifdef DebugPin_GPIO_Port
	HAL_GPIO_WritePin(DebugPin_GPIO_Port, DebugPin_Pin,
			plane & 0x01 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8004118:	8afb      	ldrh	r3, [r7, #22]
 800411a:	f003 0301 	and.w	r3, r3, #1
	HAL_GPIO_WritePin(DebugPin_GPIO_Port, DebugPin_Pin,
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <_ZN12MatrixDriver12StartNextDmaEv+0xce>
 8004122:	2301      	movs	r3, #1
 8004124:	e000      	b.n	8004128 <_ZN12MatrixDriver12StartNextDmaEv+0xd0>
 8004126:	2300      	movs	r3, #0
 8004128:	461a      	mov	r2, r3
 800412a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800412e:	480a      	ldr	r0, [pc, #40]	; (8004158 <_ZN12MatrixDriver12StartNextDmaEv+0x100>)
 8004130:	f7fd fcca 	bl	8001ac8 <HAL_GPIO_WritePin>
#endif
}
 8004134:	bf00      	nop
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	08004d2c 	.word	0x08004d2c
 8004140:	20001e68 	.word	0x20001e68
 8004144:	20001dbc 	.word	0x20001dbc
 8004148:	08004ce8 	.word	0x08004ce8
 800414c:	200019ac 	.word	0x200019ac
 8004150:	20001e28 	.word	0x20001e28
 8004154:	40020414 	.word	0x40020414
 8004158:	40020000 	.word	0x40020000

0800415c <cpp_main>:
//2 - advancing pixel
//3 - image
//4 - Debugging
#define DRAW 3

extern "C" int cpp_main(void) {
 800415c:	b580      	push	{r7, lr}
 800415e:	b088      	sub	sp, #32
 8004160:	af02      	add	r7, sp, #8
	__HAL_DBGMCU_FREEZE_IWDG();
 8004162:	4b46      	ldr	r3, [pc, #280]	; (800427c <cpp_main+0x120>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	4a45      	ldr	r2, [pc, #276]	; (800427c <cpp_main+0x120>)
 8004168:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800416c:	6093      	str	r3, [r2, #8]

	uint32_t start = HAL_GetTick();
 800416e:	f7fc fe7b 	bl	8000e68 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

	uint16_t color_shift = 1;
 8004174:	2301      	movs	r3, #1
 8004176:	81fb      	strh	r3, [r7, #14]

	uint16_t pos = 0;
 8004178:	2300      	movs	r3, #0
 800417a:	81bb      	strh	r3, [r7, #12]

#if DRAW == 3
	for (uint16_t col = 0; col < PANEL_WIDTH; col++) {
 800417c:	2300      	movs	r3, #0
 800417e:	82fb      	strh	r3, [r7, #22]
 8004180:	8afb      	ldrh	r3, [r7, #22]
 8004182:	2b3f      	cmp	r3, #63	; 0x3f
 8004184:	d854      	bhi.n	8004230 <cpp_main+0xd4>
		HAL_IWDG_Refresh(&hiwdg);
 8004186:	483e      	ldr	r0, [pc, #248]	; (8004280 <cpp_main+0x124>)
 8004188:	f7fd fcf0 	bl	8001b6c <HAL_IWDG_Refresh>

		for (uint16_t row = 0; row < PANEL_HEIGHT; row++) {
 800418c:	2300      	movs	r3, #0
 800418e:	82bb      	strh	r3, [r7, #20]
 8004190:	8abb      	ldrh	r3, [r7, #20]
 8004192:	2b1f      	cmp	r3, #31
 8004194:	d848      	bhi.n	8004228 <cpp_main+0xcc>
			uint8_t r = IMAGE_DATA[col % IMAGE_WIDTH][row % IMAGE_HEIGHT][0];
 8004196:	8afb      	ldrh	r3, [r7, #22]
 8004198:	f003 013f 	and.w	r1, r3, #63	; 0x3f
 800419c:	8abb      	ldrh	r3, [r7, #20]
 800419e:	f003 031f 	and.w	r3, r3, #31
 80041a2:	4838      	ldr	r0, [pc, #224]	; (8004284 <cpp_main+0x128>)
 80041a4:	461a      	mov	r2, r3
 80041a6:	0052      	lsls	r2, r2, #1
 80041a8:	441a      	add	r2, r3
 80041aa:	460b      	mov	r3, r1
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	440b      	add	r3, r1
 80041b0:	015b      	lsls	r3, r3, #5
 80041b2:	4413      	add	r3, r2
 80041b4:	4403      	add	r3, r0
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	72fb      	strb	r3, [r7, #11]
			uint8_t g = IMAGE_DATA[col % IMAGE_WIDTH][row % IMAGE_HEIGHT][1];
 80041ba:	8afb      	ldrh	r3, [r7, #22]
 80041bc:	f003 013f 	and.w	r1, r3, #63	; 0x3f
 80041c0:	8abb      	ldrh	r3, [r7, #20]
 80041c2:	f003 031f 	and.w	r3, r3, #31
 80041c6:	482f      	ldr	r0, [pc, #188]	; (8004284 <cpp_main+0x128>)
 80041c8:	461a      	mov	r2, r3
 80041ca:	0052      	lsls	r2, r2, #1
 80041cc:	441a      	add	r2, r3
 80041ce:	460b      	mov	r3, r1
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	440b      	add	r3, r1
 80041d4:	015b      	lsls	r3, r3, #5
 80041d6:	4413      	add	r3, r2
 80041d8:	4403      	add	r3, r0
 80041da:	3301      	adds	r3, #1
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	72bb      	strb	r3, [r7, #10]
			uint8_t b = IMAGE_DATA[col % IMAGE_WIDTH][row % IMAGE_HEIGHT][2];
 80041e0:	8afb      	ldrh	r3, [r7, #22]
 80041e2:	f003 013f 	and.w	r1, r3, #63	; 0x3f
 80041e6:	8abb      	ldrh	r3, [r7, #20]
 80041e8:	f003 031f 	and.w	r3, r3, #31
 80041ec:	4825      	ldr	r0, [pc, #148]	; (8004284 <cpp_main+0x128>)
 80041ee:	461a      	mov	r2, r3
 80041f0:	0052      	lsls	r2, r2, #1
 80041f2:	441a      	add	r2, r3
 80041f4:	460b      	mov	r3, r1
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	440b      	add	r3, r1
 80041fa:	015b      	lsls	r3, r3, #5
 80041fc:	4413      	add	r3, r2
 80041fe:	4403      	add	r3, r0
 8004200:	3302      	adds	r3, #2
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	727b      	strb	r3, [r7, #9]

			matrix.SetPixel(col, row, r, g, b);
 8004206:	8afb      	ldrh	r3, [r7, #22]
 8004208:	b2d9      	uxtb	r1, r3
 800420a:	8abb      	ldrh	r3, [r7, #20]
 800420c:	b2da      	uxtb	r2, r3
 800420e:	7af8      	ldrb	r0, [r7, #11]
 8004210:	7a7b      	ldrb	r3, [r7, #9]
 8004212:	9301      	str	r3, [sp, #4]
 8004214:	7abb      	ldrb	r3, [r7, #10]
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	4603      	mov	r3, r0
 800421a:	481b      	ldr	r0, [pc, #108]	; (8004288 <cpp_main+0x12c>)
 800421c:	f7ff fe0c 	bl	8003e38 <_ZN12MatrixDriver8SetPixelEhhhhh>
		for (uint16_t row = 0; row < PANEL_HEIGHT; row++) {
 8004220:	8abb      	ldrh	r3, [r7, #20]
 8004222:	3301      	adds	r3, #1
 8004224:	82bb      	strh	r3, [r7, #20]
 8004226:	e7b3      	b.n	8004190 <cpp_main+0x34>
	for (uint16_t col = 0; col < PANEL_WIDTH; col++) {
 8004228:	8afb      	ldrh	r3, [r7, #22]
 800422a:	3301      	adds	r3, #1
 800422c:	82fb      	strh	r3, [r7, #22]
 800422e:	e7a7      	b.n	8004180 <cpp_main+0x24>
			matrix.SetPixel(col, row, r, g, b);
		}
	}
#endif

	lastUpdate = HAL_GetTick();
 8004230:	f7fc fe1a 	bl	8000e68 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	4b15      	ldr	r3, [pc, #84]	; (800428c <cpp_main+0x130>)
 8004238:	601a      	str	r2, [r3, #0]

	color_shift++;
 800423a:	89fb      	ldrh	r3, [r7, #14]
 800423c:	3301      	adds	r3, #1
 800423e:	81fb      	strh	r3, [r7, #14]

//	matrix.Dump();

	matrix.SwapBuffer();
 8004240:	4811      	ldr	r0, [pc, #68]	; (8004288 <cpp_main+0x12c>)
 8004242:	f7ff fed5 	bl	8003ff0 <_ZN12MatrixDriver10SwapBufferEv>

	uint32_t duration = HAL_GetTick() - start;
 8004246:	f7fc fe0f 	bl	8000e68 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	607b      	str	r3, [r7, #4]

	sprintf(buffer, "Setup Duration: %lu\n", duration);
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	490e      	ldr	r1, [pc, #56]	; (8004290 <cpp_main+0x134>)
 8004256:	480f      	ldr	r0, [pc, #60]	; (8004294 <cpp_main+0x138>)
 8004258:	f000 f99c 	bl	8004594 <siprintf>

	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 500);
 800425c:	480d      	ldr	r0, [pc, #52]	; (8004294 <cpp_main+0x138>)
 800425e:	f7fb ffbf 	bl	80001e0 <strlen>
 8004262:	4603      	mov	r3, r0
 8004264:	b29a      	uxth	r2, r3
 8004266:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800426a:	490a      	ldr	r1, [pc, #40]	; (8004294 <cpp_main+0x138>)
 800426c:	480a      	ldr	r0, [pc, #40]	; (8004298 <cpp_main+0x13c>)
 800426e:	f7fe ff08 	bl	8003082 <HAL_UART_Transmit>

	matrix.open();
 8004272:	4805      	ldr	r0, [pc, #20]	; (8004288 <cpp_main+0x12c>)
 8004274:	f7ff fd44 	bl	8003d00 <_ZN12MatrixDriver4openEv>

	while (1) {
 8004278:	e7fe      	b.n	8004278 <cpp_main+0x11c>
 800427a:	bf00      	nop
 800427c:	e0042000 	.word	0xe0042000
 8004280:	20001e1c 	.word	0x20001e1c
 8004284:	2000010c 	.word	0x2000010c
 8004288:	20001994 	.word	0x20001994
 800428c:	20001dac 	.word	0x20001dac
 8004290:	08004cf4 	.word	0x08004cf4
 8004294:	200019ac 	.word	0x200019ac
 8004298:	20001e28 	.word	0x20001e28

0800429c <_Z41__static_initialization_and_destruction_0ii>:
//
//					matrix.SetPixel(col, row, r, g, b);
//				}
//			}
	}
}
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d10a      	bne.n	80042c2 <_Z41__static_initialization_and_destruction_0ii+0x26>
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d105      	bne.n	80042c2 <_Z41__static_initialization_and_destruction_0ii+0x26>
MatrixDriver matrix(PANEL_WIDTH, PANEL_HEIGHT, MatrixDriver::ScanType::SCAN_16);
 80042b6:	2300      	movs	r3, #0
 80042b8:	2220      	movs	r2, #32
 80042ba:	2140      	movs	r1, #64	; 0x40
 80042bc:	4803      	ldr	r0, [pc, #12]	; (80042cc <_Z41__static_initialization_and_destruction_0ii+0x30>)
 80042be:	f7ff fbbf 	bl	8003a40 <_ZN12MatrixDriverC1EhhNS_8ScanTypeE>
}
 80042c2:	bf00      	nop
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	20001994 	.word	0x20001994

080042d0 <_GLOBAL__sub_I_IMAGE_DATA>:
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80042d8:	2001      	movs	r0, #1
 80042da:	f7ff ffdf 	bl	800429c <_Z41__static_initialization_and_destruction_0ii>
 80042de:	bd80      	pop	{r7, pc}

080042e0 <_Znaj>:
 80042e0:	f000 b800 	b.w	80042e4 <_Znwj>

080042e4 <_Znwj>:
 80042e4:	b510      	push	{r4, lr}
 80042e6:	2800      	cmp	r0, #0
 80042e8:	bf14      	ite	ne
 80042ea:	4604      	movne	r4, r0
 80042ec:	2401      	moveq	r4, #1
 80042ee:	4620      	mov	r0, r4
 80042f0:	f000 f844 	bl	800437c <malloc>
 80042f4:	b930      	cbnz	r0, 8004304 <_Znwj+0x20>
 80042f6:	f000 f807 	bl	8004308 <_ZSt15get_new_handlerv>
 80042fa:	b908      	cbnz	r0, 8004300 <_Znwj+0x1c>
 80042fc:	f000 f80c 	bl	8004318 <abort>
 8004300:	4780      	blx	r0
 8004302:	e7f4      	b.n	80042ee <_Znwj+0xa>
 8004304:	bd10      	pop	{r4, pc}
	...

08004308 <_ZSt15get_new_handlerv>:
 8004308:	4b02      	ldr	r3, [pc, #8]	; (8004314 <_ZSt15get_new_handlerv+0xc>)
 800430a:	6818      	ldr	r0, [r3, #0]
 800430c:	f3bf 8f5b 	dmb	ish
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	20001db0 	.word	0x20001db0

08004318 <abort>:
 8004318:	b508      	push	{r3, lr}
 800431a:	2006      	movs	r0, #6
 800431c:	f000 f91e 	bl	800455c <raise>
 8004320:	2001      	movs	r0, #1
 8004322:	f7fc fcbb 	bl	8000c9c <_exit>
	...

08004328 <__errno>:
 8004328:	4b01      	ldr	r3, [pc, #4]	; (8004330 <__errno+0x8>)
 800432a:	6818      	ldr	r0, [r3, #0]
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	2000190c 	.word	0x2000190c

08004334 <__libc_init_array>:
 8004334:	b570      	push	{r4, r5, r6, lr}
 8004336:	4e0d      	ldr	r6, [pc, #52]	; (800436c <__libc_init_array+0x38>)
 8004338:	4c0d      	ldr	r4, [pc, #52]	; (8004370 <__libc_init_array+0x3c>)
 800433a:	1ba4      	subs	r4, r4, r6
 800433c:	10a4      	asrs	r4, r4, #2
 800433e:	2500      	movs	r5, #0
 8004340:	42a5      	cmp	r5, r4
 8004342:	d109      	bne.n	8004358 <__libc_init_array+0x24>
 8004344:	4e0b      	ldr	r6, [pc, #44]	; (8004374 <__libc_init_array+0x40>)
 8004346:	4c0c      	ldr	r4, [pc, #48]	; (8004378 <__libc_init_array+0x44>)
 8004348:	f000 fc72 	bl	8004c30 <_init>
 800434c:	1ba4      	subs	r4, r4, r6
 800434e:	10a4      	asrs	r4, r4, #2
 8004350:	2500      	movs	r5, #0
 8004352:	42a5      	cmp	r5, r4
 8004354:	d105      	bne.n	8004362 <__libc_init_array+0x2e>
 8004356:	bd70      	pop	{r4, r5, r6, pc}
 8004358:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800435c:	4798      	blx	r3
 800435e:	3501      	adds	r5, #1
 8004360:	e7ee      	b.n	8004340 <__libc_init_array+0xc>
 8004362:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004366:	4798      	blx	r3
 8004368:	3501      	adds	r5, #1
 800436a:	e7f2      	b.n	8004352 <__libc_init_array+0x1e>
 800436c:	08004d6c 	.word	0x08004d6c
 8004370:	08004d6c 	.word	0x08004d6c
 8004374:	08004d6c 	.word	0x08004d6c
 8004378:	08004d74 	.word	0x08004d74

0800437c <malloc>:
 800437c:	4b02      	ldr	r3, [pc, #8]	; (8004388 <malloc+0xc>)
 800437e:	4601      	mov	r1, r0
 8004380:	6818      	ldr	r0, [r3, #0]
 8004382:	f000 b859 	b.w	8004438 <_malloc_r>
 8004386:	bf00      	nop
 8004388:	2000190c 	.word	0x2000190c

0800438c <memset>:
 800438c:	4402      	add	r2, r0
 800438e:	4603      	mov	r3, r0
 8004390:	4293      	cmp	r3, r2
 8004392:	d100      	bne.n	8004396 <memset+0xa>
 8004394:	4770      	bx	lr
 8004396:	f803 1b01 	strb.w	r1, [r3], #1
 800439a:	e7f9      	b.n	8004390 <memset+0x4>

0800439c <_free_r>:
 800439c:	b538      	push	{r3, r4, r5, lr}
 800439e:	4605      	mov	r5, r0
 80043a0:	2900      	cmp	r1, #0
 80043a2:	d045      	beq.n	8004430 <_free_r+0x94>
 80043a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043a8:	1f0c      	subs	r4, r1, #4
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	bfb8      	it	lt
 80043ae:	18e4      	addlt	r4, r4, r3
 80043b0:	f000 f910 	bl	80045d4 <__malloc_lock>
 80043b4:	4a1f      	ldr	r2, [pc, #124]	; (8004434 <_free_r+0x98>)
 80043b6:	6813      	ldr	r3, [r2, #0]
 80043b8:	4610      	mov	r0, r2
 80043ba:	b933      	cbnz	r3, 80043ca <_free_r+0x2e>
 80043bc:	6063      	str	r3, [r4, #4]
 80043be:	6014      	str	r4, [r2, #0]
 80043c0:	4628      	mov	r0, r5
 80043c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043c6:	f000 b906 	b.w	80045d6 <__malloc_unlock>
 80043ca:	42a3      	cmp	r3, r4
 80043cc:	d90c      	bls.n	80043e8 <_free_r+0x4c>
 80043ce:	6821      	ldr	r1, [r4, #0]
 80043d0:	1862      	adds	r2, r4, r1
 80043d2:	4293      	cmp	r3, r2
 80043d4:	bf04      	itt	eq
 80043d6:	681a      	ldreq	r2, [r3, #0]
 80043d8:	685b      	ldreq	r3, [r3, #4]
 80043da:	6063      	str	r3, [r4, #4]
 80043dc:	bf04      	itt	eq
 80043de:	1852      	addeq	r2, r2, r1
 80043e0:	6022      	streq	r2, [r4, #0]
 80043e2:	6004      	str	r4, [r0, #0]
 80043e4:	e7ec      	b.n	80043c0 <_free_r+0x24>
 80043e6:	4613      	mov	r3, r2
 80043e8:	685a      	ldr	r2, [r3, #4]
 80043ea:	b10a      	cbz	r2, 80043f0 <_free_r+0x54>
 80043ec:	42a2      	cmp	r2, r4
 80043ee:	d9fa      	bls.n	80043e6 <_free_r+0x4a>
 80043f0:	6819      	ldr	r1, [r3, #0]
 80043f2:	1858      	adds	r0, r3, r1
 80043f4:	42a0      	cmp	r0, r4
 80043f6:	d10b      	bne.n	8004410 <_free_r+0x74>
 80043f8:	6820      	ldr	r0, [r4, #0]
 80043fa:	4401      	add	r1, r0
 80043fc:	1858      	adds	r0, r3, r1
 80043fe:	4282      	cmp	r2, r0
 8004400:	6019      	str	r1, [r3, #0]
 8004402:	d1dd      	bne.n	80043c0 <_free_r+0x24>
 8004404:	6810      	ldr	r0, [r2, #0]
 8004406:	6852      	ldr	r2, [r2, #4]
 8004408:	605a      	str	r2, [r3, #4]
 800440a:	4401      	add	r1, r0
 800440c:	6019      	str	r1, [r3, #0]
 800440e:	e7d7      	b.n	80043c0 <_free_r+0x24>
 8004410:	d902      	bls.n	8004418 <_free_r+0x7c>
 8004412:	230c      	movs	r3, #12
 8004414:	602b      	str	r3, [r5, #0]
 8004416:	e7d3      	b.n	80043c0 <_free_r+0x24>
 8004418:	6820      	ldr	r0, [r4, #0]
 800441a:	1821      	adds	r1, r4, r0
 800441c:	428a      	cmp	r2, r1
 800441e:	bf04      	itt	eq
 8004420:	6811      	ldreq	r1, [r2, #0]
 8004422:	6852      	ldreq	r2, [r2, #4]
 8004424:	6062      	str	r2, [r4, #4]
 8004426:	bf04      	itt	eq
 8004428:	1809      	addeq	r1, r1, r0
 800442a:	6021      	streq	r1, [r4, #0]
 800442c:	605c      	str	r4, [r3, #4]
 800442e:	e7c7      	b.n	80043c0 <_free_r+0x24>
 8004430:	bd38      	pop	{r3, r4, r5, pc}
 8004432:	bf00      	nop
 8004434:	20001db4 	.word	0x20001db4

08004438 <_malloc_r>:
 8004438:	b570      	push	{r4, r5, r6, lr}
 800443a:	1ccd      	adds	r5, r1, #3
 800443c:	f025 0503 	bic.w	r5, r5, #3
 8004440:	3508      	adds	r5, #8
 8004442:	2d0c      	cmp	r5, #12
 8004444:	bf38      	it	cc
 8004446:	250c      	movcc	r5, #12
 8004448:	2d00      	cmp	r5, #0
 800444a:	4606      	mov	r6, r0
 800444c:	db01      	blt.n	8004452 <_malloc_r+0x1a>
 800444e:	42a9      	cmp	r1, r5
 8004450:	d903      	bls.n	800445a <_malloc_r+0x22>
 8004452:	230c      	movs	r3, #12
 8004454:	6033      	str	r3, [r6, #0]
 8004456:	2000      	movs	r0, #0
 8004458:	bd70      	pop	{r4, r5, r6, pc}
 800445a:	f000 f8bb 	bl	80045d4 <__malloc_lock>
 800445e:	4a21      	ldr	r2, [pc, #132]	; (80044e4 <_malloc_r+0xac>)
 8004460:	6814      	ldr	r4, [r2, #0]
 8004462:	4621      	mov	r1, r4
 8004464:	b991      	cbnz	r1, 800448c <_malloc_r+0x54>
 8004466:	4c20      	ldr	r4, [pc, #128]	; (80044e8 <_malloc_r+0xb0>)
 8004468:	6823      	ldr	r3, [r4, #0]
 800446a:	b91b      	cbnz	r3, 8004474 <_malloc_r+0x3c>
 800446c:	4630      	mov	r0, r6
 800446e:	f000 f83d 	bl	80044ec <_sbrk_r>
 8004472:	6020      	str	r0, [r4, #0]
 8004474:	4629      	mov	r1, r5
 8004476:	4630      	mov	r0, r6
 8004478:	f000 f838 	bl	80044ec <_sbrk_r>
 800447c:	1c43      	adds	r3, r0, #1
 800447e:	d124      	bne.n	80044ca <_malloc_r+0x92>
 8004480:	230c      	movs	r3, #12
 8004482:	6033      	str	r3, [r6, #0]
 8004484:	4630      	mov	r0, r6
 8004486:	f000 f8a6 	bl	80045d6 <__malloc_unlock>
 800448a:	e7e4      	b.n	8004456 <_malloc_r+0x1e>
 800448c:	680b      	ldr	r3, [r1, #0]
 800448e:	1b5b      	subs	r3, r3, r5
 8004490:	d418      	bmi.n	80044c4 <_malloc_r+0x8c>
 8004492:	2b0b      	cmp	r3, #11
 8004494:	d90f      	bls.n	80044b6 <_malloc_r+0x7e>
 8004496:	600b      	str	r3, [r1, #0]
 8004498:	50cd      	str	r5, [r1, r3]
 800449a:	18cc      	adds	r4, r1, r3
 800449c:	4630      	mov	r0, r6
 800449e:	f000 f89a 	bl	80045d6 <__malloc_unlock>
 80044a2:	f104 000b 	add.w	r0, r4, #11
 80044a6:	1d23      	adds	r3, r4, #4
 80044a8:	f020 0007 	bic.w	r0, r0, #7
 80044ac:	1ac3      	subs	r3, r0, r3
 80044ae:	d0d3      	beq.n	8004458 <_malloc_r+0x20>
 80044b0:	425a      	negs	r2, r3
 80044b2:	50e2      	str	r2, [r4, r3]
 80044b4:	e7d0      	b.n	8004458 <_malloc_r+0x20>
 80044b6:	428c      	cmp	r4, r1
 80044b8:	684b      	ldr	r3, [r1, #4]
 80044ba:	bf16      	itet	ne
 80044bc:	6063      	strne	r3, [r4, #4]
 80044be:	6013      	streq	r3, [r2, #0]
 80044c0:	460c      	movne	r4, r1
 80044c2:	e7eb      	b.n	800449c <_malloc_r+0x64>
 80044c4:	460c      	mov	r4, r1
 80044c6:	6849      	ldr	r1, [r1, #4]
 80044c8:	e7cc      	b.n	8004464 <_malloc_r+0x2c>
 80044ca:	1cc4      	adds	r4, r0, #3
 80044cc:	f024 0403 	bic.w	r4, r4, #3
 80044d0:	42a0      	cmp	r0, r4
 80044d2:	d005      	beq.n	80044e0 <_malloc_r+0xa8>
 80044d4:	1a21      	subs	r1, r4, r0
 80044d6:	4630      	mov	r0, r6
 80044d8:	f000 f808 	bl	80044ec <_sbrk_r>
 80044dc:	3001      	adds	r0, #1
 80044de:	d0cf      	beq.n	8004480 <_malloc_r+0x48>
 80044e0:	6025      	str	r5, [r4, #0]
 80044e2:	e7db      	b.n	800449c <_malloc_r+0x64>
 80044e4:	20001db4 	.word	0x20001db4
 80044e8:	20001db8 	.word	0x20001db8

080044ec <_sbrk_r>:
 80044ec:	b538      	push	{r3, r4, r5, lr}
 80044ee:	4c06      	ldr	r4, [pc, #24]	; (8004508 <_sbrk_r+0x1c>)
 80044f0:	2300      	movs	r3, #0
 80044f2:	4605      	mov	r5, r0
 80044f4:	4608      	mov	r0, r1
 80044f6:	6023      	str	r3, [r4, #0]
 80044f8:	f7fc fbda 	bl	8000cb0 <_sbrk>
 80044fc:	1c43      	adds	r3, r0, #1
 80044fe:	d102      	bne.n	8004506 <_sbrk_r+0x1a>
 8004500:	6823      	ldr	r3, [r4, #0]
 8004502:	b103      	cbz	r3, 8004506 <_sbrk_r+0x1a>
 8004504:	602b      	str	r3, [r5, #0]
 8004506:	bd38      	pop	{r3, r4, r5, pc}
 8004508:	20001f04 	.word	0x20001f04

0800450c <_raise_r>:
 800450c:	291f      	cmp	r1, #31
 800450e:	b538      	push	{r3, r4, r5, lr}
 8004510:	4604      	mov	r4, r0
 8004512:	460d      	mov	r5, r1
 8004514:	d904      	bls.n	8004520 <_raise_r+0x14>
 8004516:	2316      	movs	r3, #22
 8004518:	6003      	str	r3, [r0, #0]
 800451a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800451e:	bd38      	pop	{r3, r4, r5, pc}
 8004520:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004522:	b112      	cbz	r2, 800452a <_raise_r+0x1e>
 8004524:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004528:	b94b      	cbnz	r3, 800453e <_raise_r+0x32>
 800452a:	4620      	mov	r0, r4
 800452c:	f000 f830 	bl	8004590 <_getpid_r>
 8004530:	462a      	mov	r2, r5
 8004532:	4601      	mov	r1, r0
 8004534:	4620      	mov	r0, r4
 8004536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800453a:	f000 b817 	b.w	800456c <_kill_r>
 800453e:	2b01      	cmp	r3, #1
 8004540:	d00a      	beq.n	8004558 <_raise_r+0x4c>
 8004542:	1c59      	adds	r1, r3, #1
 8004544:	d103      	bne.n	800454e <_raise_r+0x42>
 8004546:	2316      	movs	r3, #22
 8004548:	6003      	str	r3, [r0, #0]
 800454a:	2001      	movs	r0, #1
 800454c:	e7e7      	b.n	800451e <_raise_r+0x12>
 800454e:	2400      	movs	r4, #0
 8004550:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004554:	4628      	mov	r0, r5
 8004556:	4798      	blx	r3
 8004558:	2000      	movs	r0, #0
 800455a:	e7e0      	b.n	800451e <_raise_r+0x12>

0800455c <raise>:
 800455c:	4b02      	ldr	r3, [pc, #8]	; (8004568 <raise+0xc>)
 800455e:	4601      	mov	r1, r0
 8004560:	6818      	ldr	r0, [r3, #0]
 8004562:	f7ff bfd3 	b.w	800450c <_raise_r>
 8004566:	bf00      	nop
 8004568:	2000190c 	.word	0x2000190c

0800456c <_kill_r>:
 800456c:	b538      	push	{r3, r4, r5, lr}
 800456e:	4c07      	ldr	r4, [pc, #28]	; (800458c <_kill_r+0x20>)
 8004570:	2300      	movs	r3, #0
 8004572:	4605      	mov	r5, r0
 8004574:	4608      	mov	r0, r1
 8004576:	4611      	mov	r1, r2
 8004578:	6023      	str	r3, [r4, #0]
 800457a:	f7fc fb7f 	bl	8000c7c <_kill>
 800457e:	1c43      	adds	r3, r0, #1
 8004580:	d102      	bne.n	8004588 <_kill_r+0x1c>
 8004582:	6823      	ldr	r3, [r4, #0]
 8004584:	b103      	cbz	r3, 8004588 <_kill_r+0x1c>
 8004586:	602b      	str	r3, [r5, #0]
 8004588:	bd38      	pop	{r3, r4, r5, pc}
 800458a:	bf00      	nop
 800458c:	20001f04 	.word	0x20001f04

08004590 <_getpid_r>:
 8004590:	f7fc bb6c 	b.w	8000c6c <_getpid>

08004594 <siprintf>:
 8004594:	b40e      	push	{r1, r2, r3}
 8004596:	b500      	push	{lr}
 8004598:	b09c      	sub	sp, #112	; 0x70
 800459a:	ab1d      	add	r3, sp, #116	; 0x74
 800459c:	9002      	str	r0, [sp, #8]
 800459e:	9006      	str	r0, [sp, #24]
 80045a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80045a4:	4809      	ldr	r0, [pc, #36]	; (80045cc <siprintf+0x38>)
 80045a6:	9107      	str	r1, [sp, #28]
 80045a8:	9104      	str	r1, [sp, #16]
 80045aa:	4909      	ldr	r1, [pc, #36]	; (80045d0 <siprintf+0x3c>)
 80045ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80045b0:	9105      	str	r1, [sp, #20]
 80045b2:	6800      	ldr	r0, [r0, #0]
 80045b4:	9301      	str	r3, [sp, #4]
 80045b6:	a902      	add	r1, sp, #8
 80045b8:	f000 f868 	bl	800468c <_svfiprintf_r>
 80045bc:	9b02      	ldr	r3, [sp, #8]
 80045be:	2200      	movs	r2, #0
 80045c0:	701a      	strb	r2, [r3, #0]
 80045c2:	b01c      	add	sp, #112	; 0x70
 80045c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80045c8:	b003      	add	sp, #12
 80045ca:	4770      	bx	lr
 80045cc:	2000190c 	.word	0x2000190c
 80045d0:	ffff0208 	.word	0xffff0208

080045d4 <__malloc_lock>:
 80045d4:	4770      	bx	lr

080045d6 <__malloc_unlock>:
 80045d6:	4770      	bx	lr

080045d8 <__ssputs_r>:
 80045d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045dc:	688e      	ldr	r6, [r1, #8]
 80045de:	429e      	cmp	r6, r3
 80045e0:	4682      	mov	sl, r0
 80045e2:	460c      	mov	r4, r1
 80045e4:	4690      	mov	r8, r2
 80045e6:	4699      	mov	r9, r3
 80045e8:	d837      	bhi.n	800465a <__ssputs_r+0x82>
 80045ea:	898a      	ldrh	r2, [r1, #12]
 80045ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80045f0:	d031      	beq.n	8004656 <__ssputs_r+0x7e>
 80045f2:	6825      	ldr	r5, [r4, #0]
 80045f4:	6909      	ldr	r1, [r1, #16]
 80045f6:	1a6f      	subs	r7, r5, r1
 80045f8:	6965      	ldr	r5, [r4, #20]
 80045fa:	2302      	movs	r3, #2
 80045fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004600:	fb95 f5f3 	sdiv	r5, r5, r3
 8004604:	f109 0301 	add.w	r3, r9, #1
 8004608:	443b      	add	r3, r7
 800460a:	429d      	cmp	r5, r3
 800460c:	bf38      	it	cc
 800460e:	461d      	movcc	r5, r3
 8004610:	0553      	lsls	r3, r2, #21
 8004612:	d530      	bpl.n	8004676 <__ssputs_r+0x9e>
 8004614:	4629      	mov	r1, r5
 8004616:	f7ff ff0f 	bl	8004438 <_malloc_r>
 800461a:	4606      	mov	r6, r0
 800461c:	b950      	cbnz	r0, 8004634 <__ssputs_r+0x5c>
 800461e:	230c      	movs	r3, #12
 8004620:	f8ca 3000 	str.w	r3, [sl]
 8004624:	89a3      	ldrh	r3, [r4, #12]
 8004626:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800462a:	81a3      	strh	r3, [r4, #12]
 800462c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004634:	463a      	mov	r2, r7
 8004636:	6921      	ldr	r1, [r4, #16]
 8004638:	f000 faa8 	bl	8004b8c <memcpy>
 800463c:	89a3      	ldrh	r3, [r4, #12]
 800463e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004646:	81a3      	strh	r3, [r4, #12]
 8004648:	6126      	str	r6, [r4, #16]
 800464a:	6165      	str	r5, [r4, #20]
 800464c:	443e      	add	r6, r7
 800464e:	1bed      	subs	r5, r5, r7
 8004650:	6026      	str	r6, [r4, #0]
 8004652:	60a5      	str	r5, [r4, #8]
 8004654:	464e      	mov	r6, r9
 8004656:	454e      	cmp	r6, r9
 8004658:	d900      	bls.n	800465c <__ssputs_r+0x84>
 800465a:	464e      	mov	r6, r9
 800465c:	4632      	mov	r2, r6
 800465e:	4641      	mov	r1, r8
 8004660:	6820      	ldr	r0, [r4, #0]
 8004662:	f000 fa9e 	bl	8004ba2 <memmove>
 8004666:	68a3      	ldr	r3, [r4, #8]
 8004668:	1b9b      	subs	r3, r3, r6
 800466a:	60a3      	str	r3, [r4, #8]
 800466c:	6823      	ldr	r3, [r4, #0]
 800466e:	441e      	add	r6, r3
 8004670:	6026      	str	r6, [r4, #0]
 8004672:	2000      	movs	r0, #0
 8004674:	e7dc      	b.n	8004630 <__ssputs_r+0x58>
 8004676:	462a      	mov	r2, r5
 8004678:	f000 faac 	bl	8004bd4 <_realloc_r>
 800467c:	4606      	mov	r6, r0
 800467e:	2800      	cmp	r0, #0
 8004680:	d1e2      	bne.n	8004648 <__ssputs_r+0x70>
 8004682:	6921      	ldr	r1, [r4, #16]
 8004684:	4650      	mov	r0, sl
 8004686:	f7ff fe89 	bl	800439c <_free_r>
 800468a:	e7c8      	b.n	800461e <__ssputs_r+0x46>

0800468c <_svfiprintf_r>:
 800468c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004690:	461d      	mov	r5, r3
 8004692:	898b      	ldrh	r3, [r1, #12]
 8004694:	061f      	lsls	r7, r3, #24
 8004696:	b09d      	sub	sp, #116	; 0x74
 8004698:	4680      	mov	r8, r0
 800469a:	460c      	mov	r4, r1
 800469c:	4616      	mov	r6, r2
 800469e:	d50f      	bpl.n	80046c0 <_svfiprintf_r+0x34>
 80046a0:	690b      	ldr	r3, [r1, #16]
 80046a2:	b96b      	cbnz	r3, 80046c0 <_svfiprintf_r+0x34>
 80046a4:	2140      	movs	r1, #64	; 0x40
 80046a6:	f7ff fec7 	bl	8004438 <_malloc_r>
 80046aa:	6020      	str	r0, [r4, #0]
 80046ac:	6120      	str	r0, [r4, #16]
 80046ae:	b928      	cbnz	r0, 80046bc <_svfiprintf_r+0x30>
 80046b0:	230c      	movs	r3, #12
 80046b2:	f8c8 3000 	str.w	r3, [r8]
 80046b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046ba:	e0c8      	b.n	800484e <_svfiprintf_r+0x1c2>
 80046bc:	2340      	movs	r3, #64	; 0x40
 80046be:	6163      	str	r3, [r4, #20]
 80046c0:	2300      	movs	r3, #0
 80046c2:	9309      	str	r3, [sp, #36]	; 0x24
 80046c4:	2320      	movs	r3, #32
 80046c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046ca:	2330      	movs	r3, #48	; 0x30
 80046cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80046d0:	9503      	str	r5, [sp, #12]
 80046d2:	f04f 0b01 	mov.w	fp, #1
 80046d6:	4637      	mov	r7, r6
 80046d8:	463d      	mov	r5, r7
 80046da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80046de:	b10b      	cbz	r3, 80046e4 <_svfiprintf_r+0x58>
 80046e0:	2b25      	cmp	r3, #37	; 0x25
 80046e2:	d13e      	bne.n	8004762 <_svfiprintf_r+0xd6>
 80046e4:	ebb7 0a06 	subs.w	sl, r7, r6
 80046e8:	d00b      	beq.n	8004702 <_svfiprintf_r+0x76>
 80046ea:	4653      	mov	r3, sl
 80046ec:	4632      	mov	r2, r6
 80046ee:	4621      	mov	r1, r4
 80046f0:	4640      	mov	r0, r8
 80046f2:	f7ff ff71 	bl	80045d8 <__ssputs_r>
 80046f6:	3001      	adds	r0, #1
 80046f8:	f000 80a4 	beq.w	8004844 <_svfiprintf_r+0x1b8>
 80046fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046fe:	4453      	add	r3, sl
 8004700:	9309      	str	r3, [sp, #36]	; 0x24
 8004702:	783b      	ldrb	r3, [r7, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	f000 809d 	beq.w	8004844 <_svfiprintf_r+0x1b8>
 800470a:	2300      	movs	r3, #0
 800470c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004710:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004714:	9304      	str	r3, [sp, #16]
 8004716:	9307      	str	r3, [sp, #28]
 8004718:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800471c:	931a      	str	r3, [sp, #104]	; 0x68
 800471e:	462f      	mov	r7, r5
 8004720:	2205      	movs	r2, #5
 8004722:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004726:	4850      	ldr	r0, [pc, #320]	; (8004868 <_svfiprintf_r+0x1dc>)
 8004728:	f7fb fd62 	bl	80001f0 <memchr>
 800472c:	9b04      	ldr	r3, [sp, #16]
 800472e:	b9d0      	cbnz	r0, 8004766 <_svfiprintf_r+0xda>
 8004730:	06d9      	lsls	r1, r3, #27
 8004732:	bf44      	itt	mi
 8004734:	2220      	movmi	r2, #32
 8004736:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800473a:	071a      	lsls	r2, r3, #28
 800473c:	bf44      	itt	mi
 800473e:	222b      	movmi	r2, #43	; 0x2b
 8004740:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004744:	782a      	ldrb	r2, [r5, #0]
 8004746:	2a2a      	cmp	r2, #42	; 0x2a
 8004748:	d015      	beq.n	8004776 <_svfiprintf_r+0xea>
 800474a:	9a07      	ldr	r2, [sp, #28]
 800474c:	462f      	mov	r7, r5
 800474e:	2000      	movs	r0, #0
 8004750:	250a      	movs	r5, #10
 8004752:	4639      	mov	r1, r7
 8004754:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004758:	3b30      	subs	r3, #48	; 0x30
 800475a:	2b09      	cmp	r3, #9
 800475c:	d94d      	bls.n	80047fa <_svfiprintf_r+0x16e>
 800475e:	b1b8      	cbz	r0, 8004790 <_svfiprintf_r+0x104>
 8004760:	e00f      	b.n	8004782 <_svfiprintf_r+0xf6>
 8004762:	462f      	mov	r7, r5
 8004764:	e7b8      	b.n	80046d8 <_svfiprintf_r+0x4c>
 8004766:	4a40      	ldr	r2, [pc, #256]	; (8004868 <_svfiprintf_r+0x1dc>)
 8004768:	1a80      	subs	r0, r0, r2
 800476a:	fa0b f000 	lsl.w	r0, fp, r0
 800476e:	4318      	orrs	r0, r3
 8004770:	9004      	str	r0, [sp, #16]
 8004772:	463d      	mov	r5, r7
 8004774:	e7d3      	b.n	800471e <_svfiprintf_r+0x92>
 8004776:	9a03      	ldr	r2, [sp, #12]
 8004778:	1d11      	adds	r1, r2, #4
 800477a:	6812      	ldr	r2, [r2, #0]
 800477c:	9103      	str	r1, [sp, #12]
 800477e:	2a00      	cmp	r2, #0
 8004780:	db01      	blt.n	8004786 <_svfiprintf_r+0xfa>
 8004782:	9207      	str	r2, [sp, #28]
 8004784:	e004      	b.n	8004790 <_svfiprintf_r+0x104>
 8004786:	4252      	negs	r2, r2
 8004788:	f043 0302 	orr.w	r3, r3, #2
 800478c:	9207      	str	r2, [sp, #28]
 800478e:	9304      	str	r3, [sp, #16]
 8004790:	783b      	ldrb	r3, [r7, #0]
 8004792:	2b2e      	cmp	r3, #46	; 0x2e
 8004794:	d10c      	bne.n	80047b0 <_svfiprintf_r+0x124>
 8004796:	787b      	ldrb	r3, [r7, #1]
 8004798:	2b2a      	cmp	r3, #42	; 0x2a
 800479a:	d133      	bne.n	8004804 <_svfiprintf_r+0x178>
 800479c:	9b03      	ldr	r3, [sp, #12]
 800479e:	1d1a      	adds	r2, r3, #4
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	9203      	str	r2, [sp, #12]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	bfb8      	it	lt
 80047a8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80047ac:	3702      	adds	r7, #2
 80047ae:	9305      	str	r3, [sp, #20]
 80047b0:	4d2e      	ldr	r5, [pc, #184]	; (800486c <_svfiprintf_r+0x1e0>)
 80047b2:	7839      	ldrb	r1, [r7, #0]
 80047b4:	2203      	movs	r2, #3
 80047b6:	4628      	mov	r0, r5
 80047b8:	f7fb fd1a 	bl	80001f0 <memchr>
 80047bc:	b138      	cbz	r0, 80047ce <_svfiprintf_r+0x142>
 80047be:	2340      	movs	r3, #64	; 0x40
 80047c0:	1b40      	subs	r0, r0, r5
 80047c2:	fa03 f000 	lsl.w	r0, r3, r0
 80047c6:	9b04      	ldr	r3, [sp, #16]
 80047c8:	4303      	orrs	r3, r0
 80047ca:	3701      	adds	r7, #1
 80047cc:	9304      	str	r3, [sp, #16]
 80047ce:	7839      	ldrb	r1, [r7, #0]
 80047d0:	4827      	ldr	r0, [pc, #156]	; (8004870 <_svfiprintf_r+0x1e4>)
 80047d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80047d6:	2206      	movs	r2, #6
 80047d8:	1c7e      	adds	r6, r7, #1
 80047da:	f7fb fd09 	bl	80001f0 <memchr>
 80047de:	2800      	cmp	r0, #0
 80047e0:	d038      	beq.n	8004854 <_svfiprintf_r+0x1c8>
 80047e2:	4b24      	ldr	r3, [pc, #144]	; (8004874 <_svfiprintf_r+0x1e8>)
 80047e4:	bb13      	cbnz	r3, 800482c <_svfiprintf_r+0x1a0>
 80047e6:	9b03      	ldr	r3, [sp, #12]
 80047e8:	3307      	adds	r3, #7
 80047ea:	f023 0307 	bic.w	r3, r3, #7
 80047ee:	3308      	adds	r3, #8
 80047f0:	9303      	str	r3, [sp, #12]
 80047f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047f4:	444b      	add	r3, r9
 80047f6:	9309      	str	r3, [sp, #36]	; 0x24
 80047f8:	e76d      	b.n	80046d6 <_svfiprintf_r+0x4a>
 80047fa:	fb05 3202 	mla	r2, r5, r2, r3
 80047fe:	2001      	movs	r0, #1
 8004800:	460f      	mov	r7, r1
 8004802:	e7a6      	b.n	8004752 <_svfiprintf_r+0xc6>
 8004804:	2300      	movs	r3, #0
 8004806:	3701      	adds	r7, #1
 8004808:	9305      	str	r3, [sp, #20]
 800480a:	4619      	mov	r1, r3
 800480c:	250a      	movs	r5, #10
 800480e:	4638      	mov	r0, r7
 8004810:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004814:	3a30      	subs	r2, #48	; 0x30
 8004816:	2a09      	cmp	r2, #9
 8004818:	d903      	bls.n	8004822 <_svfiprintf_r+0x196>
 800481a:	2b00      	cmp	r3, #0
 800481c:	d0c8      	beq.n	80047b0 <_svfiprintf_r+0x124>
 800481e:	9105      	str	r1, [sp, #20]
 8004820:	e7c6      	b.n	80047b0 <_svfiprintf_r+0x124>
 8004822:	fb05 2101 	mla	r1, r5, r1, r2
 8004826:	2301      	movs	r3, #1
 8004828:	4607      	mov	r7, r0
 800482a:	e7f0      	b.n	800480e <_svfiprintf_r+0x182>
 800482c:	ab03      	add	r3, sp, #12
 800482e:	9300      	str	r3, [sp, #0]
 8004830:	4622      	mov	r2, r4
 8004832:	4b11      	ldr	r3, [pc, #68]	; (8004878 <_svfiprintf_r+0x1ec>)
 8004834:	a904      	add	r1, sp, #16
 8004836:	4640      	mov	r0, r8
 8004838:	f3af 8000 	nop.w
 800483c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004840:	4681      	mov	r9, r0
 8004842:	d1d6      	bne.n	80047f2 <_svfiprintf_r+0x166>
 8004844:	89a3      	ldrh	r3, [r4, #12]
 8004846:	065b      	lsls	r3, r3, #25
 8004848:	f53f af35 	bmi.w	80046b6 <_svfiprintf_r+0x2a>
 800484c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800484e:	b01d      	add	sp, #116	; 0x74
 8004850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004854:	ab03      	add	r3, sp, #12
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	4622      	mov	r2, r4
 800485a:	4b07      	ldr	r3, [pc, #28]	; (8004878 <_svfiprintf_r+0x1ec>)
 800485c:	a904      	add	r1, sp, #16
 800485e:	4640      	mov	r0, r8
 8004860:	f000 f882 	bl	8004968 <_printf_i>
 8004864:	e7ea      	b.n	800483c <_svfiprintf_r+0x1b0>
 8004866:	bf00      	nop
 8004868:	08004d30 	.word	0x08004d30
 800486c:	08004d36 	.word	0x08004d36
 8004870:	08004d3a 	.word	0x08004d3a
 8004874:	00000000 	.word	0x00000000
 8004878:	080045d9 	.word	0x080045d9

0800487c <_printf_common>:
 800487c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004880:	4691      	mov	r9, r2
 8004882:	461f      	mov	r7, r3
 8004884:	688a      	ldr	r2, [r1, #8]
 8004886:	690b      	ldr	r3, [r1, #16]
 8004888:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800488c:	4293      	cmp	r3, r2
 800488e:	bfb8      	it	lt
 8004890:	4613      	movlt	r3, r2
 8004892:	f8c9 3000 	str.w	r3, [r9]
 8004896:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800489a:	4606      	mov	r6, r0
 800489c:	460c      	mov	r4, r1
 800489e:	b112      	cbz	r2, 80048a6 <_printf_common+0x2a>
 80048a0:	3301      	adds	r3, #1
 80048a2:	f8c9 3000 	str.w	r3, [r9]
 80048a6:	6823      	ldr	r3, [r4, #0]
 80048a8:	0699      	lsls	r1, r3, #26
 80048aa:	bf42      	ittt	mi
 80048ac:	f8d9 3000 	ldrmi.w	r3, [r9]
 80048b0:	3302      	addmi	r3, #2
 80048b2:	f8c9 3000 	strmi.w	r3, [r9]
 80048b6:	6825      	ldr	r5, [r4, #0]
 80048b8:	f015 0506 	ands.w	r5, r5, #6
 80048bc:	d107      	bne.n	80048ce <_printf_common+0x52>
 80048be:	f104 0a19 	add.w	sl, r4, #25
 80048c2:	68e3      	ldr	r3, [r4, #12]
 80048c4:	f8d9 2000 	ldr.w	r2, [r9]
 80048c8:	1a9b      	subs	r3, r3, r2
 80048ca:	42ab      	cmp	r3, r5
 80048cc:	dc28      	bgt.n	8004920 <_printf_common+0xa4>
 80048ce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80048d2:	6822      	ldr	r2, [r4, #0]
 80048d4:	3300      	adds	r3, #0
 80048d6:	bf18      	it	ne
 80048d8:	2301      	movne	r3, #1
 80048da:	0692      	lsls	r2, r2, #26
 80048dc:	d42d      	bmi.n	800493a <_printf_common+0xbe>
 80048de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048e2:	4639      	mov	r1, r7
 80048e4:	4630      	mov	r0, r6
 80048e6:	47c0      	blx	r8
 80048e8:	3001      	adds	r0, #1
 80048ea:	d020      	beq.n	800492e <_printf_common+0xb2>
 80048ec:	6823      	ldr	r3, [r4, #0]
 80048ee:	68e5      	ldr	r5, [r4, #12]
 80048f0:	f8d9 2000 	ldr.w	r2, [r9]
 80048f4:	f003 0306 	and.w	r3, r3, #6
 80048f8:	2b04      	cmp	r3, #4
 80048fa:	bf08      	it	eq
 80048fc:	1aad      	subeq	r5, r5, r2
 80048fe:	68a3      	ldr	r3, [r4, #8]
 8004900:	6922      	ldr	r2, [r4, #16]
 8004902:	bf0c      	ite	eq
 8004904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004908:	2500      	movne	r5, #0
 800490a:	4293      	cmp	r3, r2
 800490c:	bfc4      	itt	gt
 800490e:	1a9b      	subgt	r3, r3, r2
 8004910:	18ed      	addgt	r5, r5, r3
 8004912:	f04f 0900 	mov.w	r9, #0
 8004916:	341a      	adds	r4, #26
 8004918:	454d      	cmp	r5, r9
 800491a:	d11a      	bne.n	8004952 <_printf_common+0xd6>
 800491c:	2000      	movs	r0, #0
 800491e:	e008      	b.n	8004932 <_printf_common+0xb6>
 8004920:	2301      	movs	r3, #1
 8004922:	4652      	mov	r2, sl
 8004924:	4639      	mov	r1, r7
 8004926:	4630      	mov	r0, r6
 8004928:	47c0      	blx	r8
 800492a:	3001      	adds	r0, #1
 800492c:	d103      	bne.n	8004936 <_printf_common+0xba>
 800492e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004936:	3501      	adds	r5, #1
 8004938:	e7c3      	b.n	80048c2 <_printf_common+0x46>
 800493a:	18e1      	adds	r1, r4, r3
 800493c:	1c5a      	adds	r2, r3, #1
 800493e:	2030      	movs	r0, #48	; 0x30
 8004940:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004944:	4422      	add	r2, r4
 8004946:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800494a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800494e:	3302      	adds	r3, #2
 8004950:	e7c5      	b.n	80048de <_printf_common+0x62>
 8004952:	2301      	movs	r3, #1
 8004954:	4622      	mov	r2, r4
 8004956:	4639      	mov	r1, r7
 8004958:	4630      	mov	r0, r6
 800495a:	47c0      	blx	r8
 800495c:	3001      	adds	r0, #1
 800495e:	d0e6      	beq.n	800492e <_printf_common+0xb2>
 8004960:	f109 0901 	add.w	r9, r9, #1
 8004964:	e7d8      	b.n	8004918 <_printf_common+0x9c>
	...

08004968 <_printf_i>:
 8004968:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800496c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004970:	460c      	mov	r4, r1
 8004972:	7e09      	ldrb	r1, [r1, #24]
 8004974:	b085      	sub	sp, #20
 8004976:	296e      	cmp	r1, #110	; 0x6e
 8004978:	4617      	mov	r7, r2
 800497a:	4606      	mov	r6, r0
 800497c:	4698      	mov	r8, r3
 800497e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004980:	f000 80b3 	beq.w	8004aea <_printf_i+0x182>
 8004984:	d822      	bhi.n	80049cc <_printf_i+0x64>
 8004986:	2963      	cmp	r1, #99	; 0x63
 8004988:	d036      	beq.n	80049f8 <_printf_i+0x90>
 800498a:	d80a      	bhi.n	80049a2 <_printf_i+0x3a>
 800498c:	2900      	cmp	r1, #0
 800498e:	f000 80b9 	beq.w	8004b04 <_printf_i+0x19c>
 8004992:	2958      	cmp	r1, #88	; 0x58
 8004994:	f000 8083 	beq.w	8004a9e <_printf_i+0x136>
 8004998:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800499c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80049a0:	e032      	b.n	8004a08 <_printf_i+0xa0>
 80049a2:	2964      	cmp	r1, #100	; 0x64
 80049a4:	d001      	beq.n	80049aa <_printf_i+0x42>
 80049a6:	2969      	cmp	r1, #105	; 0x69
 80049a8:	d1f6      	bne.n	8004998 <_printf_i+0x30>
 80049aa:	6820      	ldr	r0, [r4, #0]
 80049ac:	6813      	ldr	r3, [r2, #0]
 80049ae:	0605      	lsls	r5, r0, #24
 80049b0:	f103 0104 	add.w	r1, r3, #4
 80049b4:	d52a      	bpl.n	8004a0c <_printf_i+0xa4>
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6011      	str	r1, [r2, #0]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	da03      	bge.n	80049c6 <_printf_i+0x5e>
 80049be:	222d      	movs	r2, #45	; 0x2d
 80049c0:	425b      	negs	r3, r3
 80049c2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80049c6:	486f      	ldr	r0, [pc, #444]	; (8004b84 <_printf_i+0x21c>)
 80049c8:	220a      	movs	r2, #10
 80049ca:	e039      	b.n	8004a40 <_printf_i+0xd8>
 80049cc:	2973      	cmp	r1, #115	; 0x73
 80049ce:	f000 809d 	beq.w	8004b0c <_printf_i+0x1a4>
 80049d2:	d808      	bhi.n	80049e6 <_printf_i+0x7e>
 80049d4:	296f      	cmp	r1, #111	; 0x6f
 80049d6:	d020      	beq.n	8004a1a <_printf_i+0xb2>
 80049d8:	2970      	cmp	r1, #112	; 0x70
 80049da:	d1dd      	bne.n	8004998 <_printf_i+0x30>
 80049dc:	6823      	ldr	r3, [r4, #0]
 80049de:	f043 0320 	orr.w	r3, r3, #32
 80049e2:	6023      	str	r3, [r4, #0]
 80049e4:	e003      	b.n	80049ee <_printf_i+0x86>
 80049e6:	2975      	cmp	r1, #117	; 0x75
 80049e8:	d017      	beq.n	8004a1a <_printf_i+0xb2>
 80049ea:	2978      	cmp	r1, #120	; 0x78
 80049ec:	d1d4      	bne.n	8004998 <_printf_i+0x30>
 80049ee:	2378      	movs	r3, #120	; 0x78
 80049f0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049f4:	4864      	ldr	r0, [pc, #400]	; (8004b88 <_printf_i+0x220>)
 80049f6:	e055      	b.n	8004aa4 <_printf_i+0x13c>
 80049f8:	6813      	ldr	r3, [r2, #0]
 80049fa:	1d19      	adds	r1, r3, #4
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	6011      	str	r1, [r2, #0]
 8004a00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e08c      	b.n	8004b26 <_printf_i+0x1be>
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	6011      	str	r1, [r2, #0]
 8004a10:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a14:	bf18      	it	ne
 8004a16:	b21b      	sxthne	r3, r3
 8004a18:	e7cf      	b.n	80049ba <_printf_i+0x52>
 8004a1a:	6813      	ldr	r3, [r2, #0]
 8004a1c:	6825      	ldr	r5, [r4, #0]
 8004a1e:	1d18      	adds	r0, r3, #4
 8004a20:	6010      	str	r0, [r2, #0]
 8004a22:	0628      	lsls	r0, r5, #24
 8004a24:	d501      	bpl.n	8004a2a <_printf_i+0xc2>
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	e002      	b.n	8004a30 <_printf_i+0xc8>
 8004a2a:	0668      	lsls	r0, r5, #25
 8004a2c:	d5fb      	bpl.n	8004a26 <_printf_i+0xbe>
 8004a2e:	881b      	ldrh	r3, [r3, #0]
 8004a30:	4854      	ldr	r0, [pc, #336]	; (8004b84 <_printf_i+0x21c>)
 8004a32:	296f      	cmp	r1, #111	; 0x6f
 8004a34:	bf14      	ite	ne
 8004a36:	220a      	movne	r2, #10
 8004a38:	2208      	moveq	r2, #8
 8004a3a:	2100      	movs	r1, #0
 8004a3c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a40:	6865      	ldr	r5, [r4, #4]
 8004a42:	60a5      	str	r5, [r4, #8]
 8004a44:	2d00      	cmp	r5, #0
 8004a46:	f2c0 8095 	blt.w	8004b74 <_printf_i+0x20c>
 8004a4a:	6821      	ldr	r1, [r4, #0]
 8004a4c:	f021 0104 	bic.w	r1, r1, #4
 8004a50:	6021      	str	r1, [r4, #0]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d13d      	bne.n	8004ad2 <_printf_i+0x16a>
 8004a56:	2d00      	cmp	r5, #0
 8004a58:	f040 808e 	bne.w	8004b78 <_printf_i+0x210>
 8004a5c:	4665      	mov	r5, ip
 8004a5e:	2a08      	cmp	r2, #8
 8004a60:	d10b      	bne.n	8004a7a <_printf_i+0x112>
 8004a62:	6823      	ldr	r3, [r4, #0]
 8004a64:	07db      	lsls	r3, r3, #31
 8004a66:	d508      	bpl.n	8004a7a <_printf_i+0x112>
 8004a68:	6923      	ldr	r3, [r4, #16]
 8004a6a:	6862      	ldr	r2, [r4, #4]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	bfde      	ittt	le
 8004a70:	2330      	movle	r3, #48	; 0x30
 8004a72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a76:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004a7a:	ebac 0305 	sub.w	r3, ip, r5
 8004a7e:	6123      	str	r3, [r4, #16]
 8004a80:	f8cd 8000 	str.w	r8, [sp]
 8004a84:	463b      	mov	r3, r7
 8004a86:	aa03      	add	r2, sp, #12
 8004a88:	4621      	mov	r1, r4
 8004a8a:	4630      	mov	r0, r6
 8004a8c:	f7ff fef6 	bl	800487c <_printf_common>
 8004a90:	3001      	adds	r0, #1
 8004a92:	d14d      	bne.n	8004b30 <_printf_i+0x1c8>
 8004a94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a98:	b005      	add	sp, #20
 8004a9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a9e:	4839      	ldr	r0, [pc, #228]	; (8004b84 <_printf_i+0x21c>)
 8004aa0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004aa4:	6813      	ldr	r3, [r2, #0]
 8004aa6:	6821      	ldr	r1, [r4, #0]
 8004aa8:	1d1d      	adds	r5, r3, #4
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	6015      	str	r5, [r2, #0]
 8004aae:	060a      	lsls	r2, r1, #24
 8004ab0:	d50b      	bpl.n	8004aca <_printf_i+0x162>
 8004ab2:	07ca      	lsls	r2, r1, #31
 8004ab4:	bf44      	itt	mi
 8004ab6:	f041 0120 	orrmi.w	r1, r1, #32
 8004aba:	6021      	strmi	r1, [r4, #0]
 8004abc:	b91b      	cbnz	r3, 8004ac6 <_printf_i+0x15e>
 8004abe:	6822      	ldr	r2, [r4, #0]
 8004ac0:	f022 0220 	bic.w	r2, r2, #32
 8004ac4:	6022      	str	r2, [r4, #0]
 8004ac6:	2210      	movs	r2, #16
 8004ac8:	e7b7      	b.n	8004a3a <_printf_i+0xd2>
 8004aca:	064d      	lsls	r5, r1, #25
 8004acc:	bf48      	it	mi
 8004ace:	b29b      	uxthmi	r3, r3
 8004ad0:	e7ef      	b.n	8004ab2 <_printf_i+0x14a>
 8004ad2:	4665      	mov	r5, ip
 8004ad4:	fbb3 f1f2 	udiv	r1, r3, r2
 8004ad8:	fb02 3311 	mls	r3, r2, r1, r3
 8004adc:	5cc3      	ldrb	r3, [r0, r3]
 8004ade:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	2900      	cmp	r1, #0
 8004ae6:	d1f5      	bne.n	8004ad4 <_printf_i+0x16c>
 8004ae8:	e7b9      	b.n	8004a5e <_printf_i+0xf6>
 8004aea:	6813      	ldr	r3, [r2, #0]
 8004aec:	6825      	ldr	r5, [r4, #0]
 8004aee:	6961      	ldr	r1, [r4, #20]
 8004af0:	1d18      	adds	r0, r3, #4
 8004af2:	6010      	str	r0, [r2, #0]
 8004af4:	0628      	lsls	r0, r5, #24
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	d501      	bpl.n	8004afe <_printf_i+0x196>
 8004afa:	6019      	str	r1, [r3, #0]
 8004afc:	e002      	b.n	8004b04 <_printf_i+0x19c>
 8004afe:	066a      	lsls	r2, r5, #25
 8004b00:	d5fb      	bpl.n	8004afa <_printf_i+0x192>
 8004b02:	8019      	strh	r1, [r3, #0]
 8004b04:	2300      	movs	r3, #0
 8004b06:	6123      	str	r3, [r4, #16]
 8004b08:	4665      	mov	r5, ip
 8004b0a:	e7b9      	b.n	8004a80 <_printf_i+0x118>
 8004b0c:	6813      	ldr	r3, [r2, #0]
 8004b0e:	1d19      	adds	r1, r3, #4
 8004b10:	6011      	str	r1, [r2, #0]
 8004b12:	681d      	ldr	r5, [r3, #0]
 8004b14:	6862      	ldr	r2, [r4, #4]
 8004b16:	2100      	movs	r1, #0
 8004b18:	4628      	mov	r0, r5
 8004b1a:	f7fb fb69 	bl	80001f0 <memchr>
 8004b1e:	b108      	cbz	r0, 8004b24 <_printf_i+0x1bc>
 8004b20:	1b40      	subs	r0, r0, r5
 8004b22:	6060      	str	r0, [r4, #4]
 8004b24:	6863      	ldr	r3, [r4, #4]
 8004b26:	6123      	str	r3, [r4, #16]
 8004b28:	2300      	movs	r3, #0
 8004b2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b2e:	e7a7      	b.n	8004a80 <_printf_i+0x118>
 8004b30:	6923      	ldr	r3, [r4, #16]
 8004b32:	462a      	mov	r2, r5
 8004b34:	4639      	mov	r1, r7
 8004b36:	4630      	mov	r0, r6
 8004b38:	47c0      	blx	r8
 8004b3a:	3001      	adds	r0, #1
 8004b3c:	d0aa      	beq.n	8004a94 <_printf_i+0x12c>
 8004b3e:	6823      	ldr	r3, [r4, #0]
 8004b40:	079b      	lsls	r3, r3, #30
 8004b42:	d413      	bmi.n	8004b6c <_printf_i+0x204>
 8004b44:	68e0      	ldr	r0, [r4, #12]
 8004b46:	9b03      	ldr	r3, [sp, #12]
 8004b48:	4298      	cmp	r0, r3
 8004b4a:	bfb8      	it	lt
 8004b4c:	4618      	movlt	r0, r3
 8004b4e:	e7a3      	b.n	8004a98 <_printf_i+0x130>
 8004b50:	2301      	movs	r3, #1
 8004b52:	464a      	mov	r2, r9
 8004b54:	4639      	mov	r1, r7
 8004b56:	4630      	mov	r0, r6
 8004b58:	47c0      	blx	r8
 8004b5a:	3001      	adds	r0, #1
 8004b5c:	d09a      	beq.n	8004a94 <_printf_i+0x12c>
 8004b5e:	3501      	adds	r5, #1
 8004b60:	68e3      	ldr	r3, [r4, #12]
 8004b62:	9a03      	ldr	r2, [sp, #12]
 8004b64:	1a9b      	subs	r3, r3, r2
 8004b66:	42ab      	cmp	r3, r5
 8004b68:	dcf2      	bgt.n	8004b50 <_printf_i+0x1e8>
 8004b6a:	e7eb      	b.n	8004b44 <_printf_i+0x1dc>
 8004b6c:	2500      	movs	r5, #0
 8004b6e:	f104 0919 	add.w	r9, r4, #25
 8004b72:	e7f5      	b.n	8004b60 <_printf_i+0x1f8>
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d1ac      	bne.n	8004ad2 <_printf_i+0x16a>
 8004b78:	7803      	ldrb	r3, [r0, #0]
 8004b7a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b7e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b82:	e76c      	b.n	8004a5e <_printf_i+0xf6>
 8004b84:	08004d41 	.word	0x08004d41
 8004b88:	08004d52 	.word	0x08004d52

08004b8c <memcpy>:
 8004b8c:	b510      	push	{r4, lr}
 8004b8e:	1e43      	subs	r3, r0, #1
 8004b90:	440a      	add	r2, r1
 8004b92:	4291      	cmp	r1, r2
 8004b94:	d100      	bne.n	8004b98 <memcpy+0xc>
 8004b96:	bd10      	pop	{r4, pc}
 8004b98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ba0:	e7f7      	b.n	8004b92 <memcpy+0x6>

08004ba2 <memmove>:
 8004ba2:	4288      	cmp	r0, r1
 8004ba4:	b510      	push	{r4, lr}
 8004ba6:	eb01 0302 	add.w	r3, r1, r2
 8004baa:	d807      	bhi.n	8004bbc <memmove+0x1a>
 8004bac:	1e42      	subs	r2, r0, #1
 8004bae:	4299      	cmp	r1, r3
 8004bb0:	d00a      	beq.n	8004bc8 <memmove+0x26>
 8004bb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bb6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004bba:	e7f8      	b.n	8004bae <memmove+0xc>
 8004bbc:	4283      	cmp	r3, r0
 8004bbe:	d9f5      	bls.n	8004bac <memmove+0xa>
 8004bc0:	1881      	adds	r1, r0, r2
 8004bc2:	1ad2      	subs	r2, r2, r3
 8004bc4:	42d3      	cmn	r3, r2
 8004bc6:	d100      	bne.n	8004bca <memmove+0x28>
 8004bc8:	bd10      	pop	{r4, pc}
 8004bca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004bce:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004bd2:	e7f7      	b.n	8004bc4 <memmove+0x22>

08004bd4 <_realloc_r>:
 8004bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bd6:	4607      	mov	r7, r0
 8004bd8:	4614      	mov	r4, r2
 8004bda:	460e      	mov	r6, r1
 8004bdc:	b921      	cbnz	r1, 8004be8 <_realloc_r+0x14>
 8004bde:	4611      	mov	r1, r2
 8004be0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004be4:	f7ff bc28 	b.w	8004438 <_malloc_r>
 8004be8:	b922      	cbnz	r2, 8004bf4 <_realloc_r+0x20>
 8004bea:	f7ff fbd7 	bl	800439c <_free_r>
 8004bee:	4625      	mov	r5, r4
 8004bf0:	4628      	mov	r0, r5
 8004bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bf4:	f000 f814 	bl	8004c20 <_malloc_usable_size_r>
 8004bf8:	42a0      	cmp	r0, r4
 8004bfa:	d20f      	bcs.n	8004c1c <_realloc_r+0x48>
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	4638      	mov	r0, r7
 8004c00:	f7ff fc1a 	bl	8004438 <_malloc_r>
 8004c04:	4605      	mov	r5, r0
 8004c06:	2800      	cmp	r0, #0
 8004c08:	d0f2      	beq.n	8004bf0 <_realloc_r+0x1c>
 8004c0a:	4631      	mov	r1, r6
 8004c0c:	4622      	mov	r2, r4
 8004c0e:	f7ff ffbd 	bl	8004b8c <memcpy>
 8004c12:	4631      	mov	r1, r6
 8004c14:	4638      	mov	r0, r7
 8004c16:	f7ff fbc1 	bl	800439c <_free_r>
 8004c1a:	e7e9      	b.n	8004bf0 <_realloc_r+0x1c>
 8004c1c:	4635      	mov	r5, r6
 8004c1e:	e7e7      	b.n	8004bf0 <_realloc_r+0x1c>

08004c20 <_malloc_usable_size_r>:
 8004c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c24:	1f18      	subs	r0, r3, #4
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	bfbc      	itt	lt
 8004c2a:	580b      	ldrlt	r3, [r1, r0]
 8004c2c:	18c0      	addlt	r0, r0, r3
 8004c2e:	4770      	bx	lr

08004c30 <_init>:
 8004c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c32:	bf00      	nop
 8004c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c36:	bc08      	pop	{r3}
 8004c38:	469e      	mov	lr, r3
 8004c3a:	4770      	bx	lr

08004c3c <_fini>:
 8004c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3e:	bf00      	nop
 8004c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c42:	bc08      	pop	{r3}
 8004c44:	469e      	mov	lr, r3
 8004c46:	4770      	bx	lr
