<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AmbiqSuite User Guide: mcu/apollo4p/regs/am_reg_base_addresses.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="paramAlign.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="am_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">AmbiqSuite User Guide<span id="projectnumber">&#160;R4.4.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4cee3ed2fe28b98d73407141cfd215dc.html">mcu</a></li><li class="navelem"><a class="el" href="dir_8d0d8ccf10dd72421d952b09cd481478.html">apollo4p</a></li><li class="navelem"><a class="el" href="dir_f653389eb1554318ccf2a7c83d2b3e7d.html">regs</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">am_reg_base_addresses.h</div></div>
</div><!--header-->
<div class="contents">
<a href="apollo4p_2regs_2am__reg__base__addresses_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">//  am_reg_base_addresses.h</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Copyright (c) 2023, Ambiq Micro, Inc.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// All rights reserved.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">//</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// 1. Redistributions of source code must retain the above copyright notice,</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// 3. Neither the name of the copyright holder nor the names of its</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">// contributors may be used to endorse or promote products derived from this</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// software without specific prior written permission.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// Third party software included in this distribution is subject to the</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// additional license terms as defined in the /docs/licenses directory.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">// This is part of revision release_sdk_4_4_0-3324904ee5 of the AmbiqSuite Development Package.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#ifndef AM_REG_BASE_ADDRESSES_H</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#define AM_REG_BASE_ADDRESSES_H</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#include &quot;stdint.h&quot;</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// ARM standard register space (needed for macros)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a388d9718a89044b9b4f87d4fd7fbdd2a">   55</a></span><span class="preprocessor">#define REG_ITM_BASEADDR                        (0x00000000UL)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a425cd9de6e300fda5dba0f25c463c20b">   56</a></span><span class="preprocessor">#define REG_JEDEC_BASEADDR                      (0x00000000UL)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a498b2103970a2ce45f29cd3953bd6295">   57</a></span><span class="preprocessor">#define REG_NVIC_BASEADDR                       (0x00000000UL)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a97b820888b7573eab09fd67972103cda">   58</a></span><span class="preprocessor">#define REG_SYSCTRL_BASEADDR                    (0x00000000UL)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a6dd84fd85bf6a821376a09bf76960713">   59</a></span><span class="preprocessor">#define REG_SYSTICK_BASEADDR                    (0x00000000UL)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#aba0b6895f16f0926165af2a214183999">   60</a></span><span class="preprocessor">#define REG_TPIU_BASEADDR                       (0x00000000UL)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// Peripheral register space</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a791f0d8f6b86fb35e28b4f13ff1c079b">   65</a></span><span class="preprocessor">#define REG_ADC_BASEADDR                        (0x40038000UL)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#ad03a3ee6053f77a0d1758fb88619e03c">   66</a></span><span class="preprocessor">#define REG_APBDMA_BASEADDR                     (0x51000000UL)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a7c8e8cc73a1391d1ce1db20f464341d1">   67</a></span><span class="preprocessor">#define REG_AUDADC_BASEADDR                     (0x40210000UL)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a22c93ba59b35444b46153534a61d0761">   68</a></span><span class="preprocessor">#define REG_CLKGEN_BASEADDR                     (0x40004000UL)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#ae40c9ee6677975f063f6621c4fbcf03c">   69</a></span><span class="preprocessor">#define REG_CPU_BASEADDR                        (0x48000000UL)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#ad90f8e98624f9679d13d5dd90ffd6510">   70</a></span><span class="preprocessor">#define REG_DC_BASEADDR                         (0x400A0000UL)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a0cc26c2d29f98ff5faaa6cdd9851eae5">   71</a></span><span class="preprocessor">#define REG_DSI_BASEADDR                        (0x400A8000UL)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#ae0b36882bcec8bea9986198a856712d5">   72</a></span><span class="preprocessor">#define REG_DSP_BASEADDR                        (0x40100000UL)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a02316e7a3df45adf624dc671ece981bc">   73</a></span><span class="preprocessor">#define REG_DSPI2S_BASEADDR                     (0x50428000UL)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#afbb02601a914c19ad481f238f379df7e">   74</a></span><span class="preprocessor">#define REG_DSPTIMER_BASEADDR                   (0x40087000UL)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a62ead6d819ef0465cf8077c8d2c09788">   75</a></span><span class="preprocessor">#define REG_FPIO_BASEADDR                       (0x40010800UL)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#aba29fce053ecea930130a35342a37b31">   76</a></span><span class="preprocessor">#define REG_GPIO_BASEADDR                       (0x40010000UL)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a95fb9963d81dfc6e1a66be9949a931c5">   77</a></span><span class="preprocessor">#define REG_GPU_BASEADDR                        (0x40090000UL)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a473c09874e4e79aa28bb4a5117054bcf">   78</a></span><span class="preprocessor">#define REG_IOM_BASEADDR                        (0x40005000UL)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#ac5452c49b4ab95229d0ae2809562d40c">   79</a></span><span class="preprocessor">#define REG_IOSLAVE_BASEADDR                    (0x40034000UL)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#af2f9708daf7efc12a42e5b3e6687eb09">   80</a></span><span class="preprocessor">#define REG_MCUCTRL_BASEADDR                    (0x40020000UL)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a4bfff979f07e20740aff8f75db4070f3">   81</a></span><span class="preprocessor">#define REG_MRAM_BASEADDR                       (0x40014000UL)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#aa5dfdd44cb9a1f164a85eedcbc3c35f9">   82</a></span><span class="preprocessor">#define REG_MSPI_BASEADDR                       (0x40060000UL)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a7f9f09cc2814ba346a1889b66a1edf6e">   83</a></span><span class="preprocessor">#define REG_PDM_BASEADDR                        (0x50401000UL)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a57cd7af4dd5d56b8a3259c9c085e2604">   84</a></span><span class="preprocessor">#define REG_PWRCTRL_BASEADDR                    (0x40021000UL)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a4fd508b5f98479a7ac2ed82a602188e9">   85</a></span><span class="preprocessor">#define REG_RSTGEN_BASEADDR                     (0x40000000UL)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a05c7ad3cc5364b6668ea19293eb9ee98">   86</a></span><span class="preprocessor">#define REG_RTC_BASEADDR                        (0x40004800UL)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#ad9aa4a0121908b0c591253df038c4d19">   87</a></span><span class="preprocessor">#define REG_SECURITY_BASEADDR                   (0x40030000UL)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#ad63e238f5a5eac9043f811bea226a92a">   88</a></span><span class="preprocessor">#define REG_STIMER_BASEADDR                     (0x40008800UL)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#ac35aef2daf2ede6c1e206529cb5ae0c8">   89</a></span><span class="preprocessor">#define REG_TIMER_BASEADDR                      (0x40008000UL)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a92c662f1714e78b9647190c59e0f46de">   90</a></span><span class="preprocessor">#define REG_UART_BASEADDR                       (0x4001C000UL)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a662d558960010cad38ee1fac9dfad8c4">   91</a></span><span class="preprocessor">#define REG_VCOMP_BASEADDR                      (0x4000C000UL)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a88439d161dc2e384410e13c94d16e186">   92</a></span><span class="preprocessor">#define REG_WDT_BASEADDR                        (0x40024000UL)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">// ****************************************************************************</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">// RAM Memory Map:</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">//  TCM:                             384KB      0x10000000 - 0x1005FFFF</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">//  Shared System SRAM (SSRAM):     1024KB      0x10060000 - 0x1015FFFF</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">//  Extended RAM:                    384KB      0x10160000 - 0x101BFFFF</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">//  Shared System SRAM (SSRAM):     1024KB      0x101C0000 - 0x102BFFFF</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">// ****************************************************************************</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">//</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">// TCM address space</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">//</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#acce5bcdd78719c9f4a53cfc4ca0f6f42">  104</a></span><span class="preprocessor">#define SRAM_BASEADDR                           (0x10000000UL)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a33d1aa4fd0fa65b23f870f8f7e9ee2c6">  105</a></span><span class="preprocessor">#define TCM_BASEADDR                            SRAM_BASEADDR</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a20e105b3260ee2b1d77c3c1cc89222d9">  106</a></span><span class="preprocessor">#define TCM_MAX_SIZE                            (384UL * 1024UL)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// The two non-contiguous SSRAM spaces are referred to as SSRAM0 and SSRAM1.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// SSRAM0 address space.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a485be6d55a1300f01e1d1db5bb53c8a8">  112</a></span><span class="preprocessor">#define SSRAM0_BASEADDR                         (SRAM_BASEADDR + TCM_MAX_SIZE)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#adee7f3d600675188e209d402923c7afb">  113</a></span><span class="preprocessor">#define SSRAM0_MAX_SIZE                         (1024UL * 1024UL)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">//</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">// Extended RAM address space.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">// DSP0 layout is exactly as Apollo4b. DSP1RAMs were replaced in Apollo4p with SSRAM1.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">//</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a0cbd3a5184a65a1cd383a0860ca50001">  119</a></span><span class="preprocessor">#define EXTRAM_BASEADDR                         (SSRAM0_BASEADDR + SSRAM0_MAX_SIZE)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a87be86a383c8d11d105d7dbe68b2e07d">  120</a></span><span class="preprocessor">#define DSP0IRAM_BASEADDR                       EXTRAM_BASEADDR</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#aaa33ca4b02fbd782cc861ca607e7af7c">  121</a></span><span class="preprocessor">#define DSP0IRAM_MAX_SIZE                       (128UL * 1024UL)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#ab71adb88a674d4f7d9e6afbeda486972">  122</a></span><span class="preprocessor">#define DSP0DRAM_BASEADDR                       (DSP0IRAM_BASEADDR + DSP0IRAM_MAX_SIZE)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a37c16da07a371188854e367f2d19c6a7">  123</a></span><span class="preprocessor">#define DSP0DRAM_MAX_SIZE                       (256UL * 1024UL)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a5187c8b4c5d41bdf2528cc806364e806">  124</a></span><span class="preprocessor">#define EXTRAM_MAX_SIZE                         (DSP0IRAM_MAX_SIZE + DSP0DRAM_MAX_SIZE)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">//</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">// SSRAM1 address space</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">//</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#aafa948e08359f0863b10fdf77d3427f6">  129</a></span><span class="preprocessor">#define SSRAM1_BASEADDR                         (EXTRAM_BASEADDR + EXTRAM_MAX_SIZE)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#aa12fda0d2360b2591a2392589a542a95">  130</a></span><span class="preprocessor">#define SSRAM1_MAX_SIZE                         (1024UL * 1024UL)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">//</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// RAM sizes.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// NONTCM_MAX_SIZE is the total of contiguous RAM after TCM (mix of SSRAM and Extended)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">// SSRAM_MAX_SIZE  is the total of Shared System RAM, but is not necessarily contiguous.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// RAM_TOTAL_SIZE  is the grand total of all contiguous RAM.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">//</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#ab9379d8458e7981a1eea7c9b37026df6">  138</a></span><span class="preprocessor">#define SSRAM_MAX_SIZE                          (SSRAM0_MAX_SIZE + SSRAM1_MAX_SIZE)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#aad629d077ae1d5b23caa01926b2562b7">  139</a></span><span class="preprocessor">#define NONTCM_MAX_SIZE                         (EXTRAM_MAX_SIZE + SSRAM_MAX_SIZE)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#af303dda3f4586bf4cc3948e7d0a4e544">  140</a></span><span class="preprocessor">#define RAM_TOTAL_SIZE                          (TCM_MAX_SIZE + NONTCM_MAX_SIZE)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">// ****************************************************************************</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">// MRAM Address Space</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">// ****************************************************************************</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a55ea7e89127caf7813a555902a97afd6">  145</a></span><span class="preprocessor">#define MRAM_BASEADDR                           (0x00000000UL)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a4f66cad278e4e69ba3a825ca995ede44">  146</a></span><span class="preprocessor">#define MRAM_MAX_SIZE                           (2048UL * 1024UL)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">//</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// MSPI Aperature address ranges</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#acc817083379e9a65803857e10b6183ec">  151</a></span><span class="preprocessor">#define MSPI0_APERTURE_START_ADDR               (0x14000000UL)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a9951fd0f4acf1811f5654175a5d09b6a">  152</a></span><span class="preprocessor">#define MSPI0_APERTURE_END_ADDR                 (0x18000000UL)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a5cf6e9124491adb16c07d959eb3336bf">  153</a></span><span class="preprocessor">#define MSPI1_APERTURE_START_ADDR               (0x18000000UL)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a475da434c55fbd80175e94aaabf09084">  154</a></span><span class="preprocessor">#define MSPI1_APERTURE_END_ADDR                 (0x1C000000UL)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a0f561618659fe273f945ae3153786d1b">  155</a></span><span class="preprocessor">#define MSPI2_APERTURE_START_ADDR               (0x1C000000UL)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="apollo4p_2regs_2am__reg__base__addresses_8h.html#a3ee903ea0b21aaabfbeac0bf03c9a6ee">  156</a></span><span class="preprocessor">#define MSPI2_APERTURE_END_ADDR                 (0x20000000UL)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#endif </span><span class="comment">// AM_REG_BASE_ADDRESSES_H</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1">
    <body>
        <div id="footer" align="right">        
            <small>
                Generated on Fri Jul 7 2023 14:52:41 for the AmbiqSuite User Guide by&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="./ambiq_logo.png" alt="Ambiq"/></a>&nbsp&nbsp Copyright &copy; 2023&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>
