#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 23:11:48 2025
# Process ID: 130304
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2887.270 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2424.402 ; gain = 115.992 ; free physical = 515071 ; free virtual = 600203
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 130327
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.789 ; gain = 425.480 ; free physical = 516397 ; free virtual = 601781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 4775.023 ; gain = 2326.715 ; free physical = 507039 ; free virtual = 592488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 4775.023 ; gain = 2326.715 ; free physical = 514379 ; free virtual = 599836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:17 . Memory (MB): peak = 4794.949 ; gain = 2346.641 ; free physical = 514366 ; free virtual = 599839
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:53 ; elapsed = 00:02:05 . Memory (MB): peak = 4878.949 ; gain = 2430.641 ; free physical = 497637 ; free virtual = 587804
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               16 Bit    Registers := 3716  
	               12 Bit    Registers := 636   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 5505  
	   2 Input   15 Bit        Muxes := 3076  
	   2 Input   12 Bit        Muxes := 5521  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 1040  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i_i2619_i_i_reg_158990_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i981_i_i_i_i_reg_156410_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i981_i_i_i_i_reg_156410_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i_i_i_i_reg_156000_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158085_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_1_reg_158075_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_reg_158080_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_reg_158070_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i_i4843_i_i_reg_158040_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i4841_i_i_reg_158030_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[2]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[3]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[5]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[6]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[8]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_157965_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i4997_i_i_reg_157970_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_reg_157960_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59084_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_reg_159120_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_159110_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_reg_157250_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_157235_reg[10]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_reg_157230_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_reg_157190_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_156680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i302_i_i_i_reg_161220_reg[15]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i_i_reg_160590_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i_i_i_reg_157130_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_156680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_160860_reg[15]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i_i_reg_160590_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i_i_i_i_reg_156710_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_156680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_reg_160830_reg[15]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i_i_reg_160590_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_156680_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i1055_i_i_i_i_reg_156380_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i_i_reg_160590_reg[15]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_i_reg_160570_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i1055_i_i_i_i_reg_156380_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i1053_i_i_i_i_reg_156370_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i1053_i_i_i_i_reg_156370_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i_i_i_i_reg_160570_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59192_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i935_i_i_i_reg_160790_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59432_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i105_i_i_i_reg_157880_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59384_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i462_i_i_i_reg_161190_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i_i_i4723_i_i_reg_158090_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i146_i_i_i_reg_161240_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i221_i221_i221_i_i_i_i_reg_156740_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59204_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59768_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59012_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i65_i_reg_161320_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59744_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_reg_156290_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i_i_i_i_reg_160560_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_157295_reg[10]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_reg_157290_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i74_i_i_i_i_i_reg_161300_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_reg_161280_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i1493_i_i_i_reg_157280_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i1413_i_i_i_reg_157310_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_reg_157270_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_reg_161280_reg[15]' (FDE) to 'agg_tmp_i311_i_i_i_i4773_i_i_reg_160320_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_157260_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_156200_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_156190_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i_i1899_i1899_i_i_reg_160440_reg[15]' (FDE) to 'agg_tmp_i311_i_i_i_i4773_i_i_reg_160320_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_156180_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_i_reg_160630_reg[15]' (FDE) to 'agg_tmp_i311_i_i_i_i4773_i_i_reg_160320_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i929_i_i_i_i_reg_156430_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i_i_i_i_reg_156420_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_156790_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i105_i_i_i_i_reg_156780_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_reg_156770_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_reg_160890_reg[15]' (FDE) to 'agg_tmp_i311_i_i_i_i4773_i_i_reg_160320_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i_i_i_reg_156760_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i2289_i2289_i_i_reg_159140_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_158060_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_158145_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_155930_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i_i_i_reg_157860_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_155930_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i1585_i_i_i_reg_160240_reg[15]' (FDE) to 'agg_tmp_i311_i_i_i_i4773_i_i_reg_160320_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i640_i_i_i_reg_161310_reg[15] )
INFO: [Synth 8-3886] merging instance 'reg_59096_reg[15]' (FDE) to 'reg_59732_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_155930_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_reg_159380_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59144_reg[15]' (FDE) to 'reg_59732_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i_i_i4773_i_i_reg_160320_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i_i_i_reg_160600_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59732_reg[15]' (FDE) to 'reg_59312_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i_i_reg_160600_reg[15]' (FDE) to 'agg_tmp_i71_i71_i71_i_i_i_i_i_reg_160610_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_i_reg_160610_reg[15]' (FDE) to 'agg_tmp3_i313_i_i_i2221_i2221_i_i_reg_160430_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_158140_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_reg_159380_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i_i4601_i_i_reg_158130_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_reg_159380_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59312_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_reg_159380_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_reg_159370_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_reg_159360_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_reg_159370_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i1881_i1881_i_i_reg_159300_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_reg_159370_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i_i2221_i2221_i_i_reg_160430_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_156170_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_reg_159410_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i2515_i_i_i_reg_156830_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i_i_i_i_reg_160540_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i_i4567_i_i_reg_158150_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_reg_159780_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i_i1096_i_i_reg_160980_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i_i_i_i_i_reg_156210_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i_i_i_i_reg_160640_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_reg_158300_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59516_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i821_i821_i_i_i_reg_157580_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59336_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59216_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i_i_i_i_reg_160660_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i853_i_i_i_i_reg_156450_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59624_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i_i226_i_i_reg_161120_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156480_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i301_i_i302_i_i_reg_161110_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59612_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i_i3327_i_i_reg_158680_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_159850_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59878_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59648_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i_i74_i_i_reg_161150_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i1167_i_i_i_i_reg_156320_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59552_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i_i934_i_i_reg_161000_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i699_i_i_i_i_reg_156520_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59564_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_160360_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i_i_i_reg_156080_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i_i_i_i_i_reg_156250_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i_i_i_i_reg_160670_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59156_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i625_i625_i625_i_i_reg_160490_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_reg_159760_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i535_i535_i535_i_i_reg_159970_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i_i_i2253_i_i_i_reg_156950_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_reg_159620_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_reg_159600_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i_i2047_i2047_i_i_reg_159230_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i259_i259_i259_i_i_reg_160100_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:03:25 . Memory (MB): peak = 4894.961 ; gain = 2446.652 ; free physical = 495129 ; free virtual = 586387
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:48 ; elapsed = 00:05:05 . Memory (MB): peak = 4894.961 ; gain = 2446.652 ; free physical = 489127 ; free virtual = 580540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_1_reg_157195_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i_i141_i_i_i1089_i1089_i_i_i_1_reg_157465_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_1_reg_156295_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_i_i2289_i2289_i_i_1_reg_159145_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_1_reg_157345_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp_i_i65_i_i219_i_i853_i853_i_i_i_1_reg_157555_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i_i141_i141_i141_i_i_i3969_i_i_1_reg_158425_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i_i141_i_i455_i455_i455_i_i_i_1_reg_157735_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i67_i_i_i535_i535_i535_i_i_i_1_reg_157705_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i73_i73_i_i387_i_i388_i_i_1_reg_161105_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i_i141_i141_i_i775_i_i3329_i_i_1_reg_158695_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i67_i67_i67_i67_i_i_i3895_i_i_1_reg_158455_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_i1015_i1015_i_i_i_1_reg_157495_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:15 ; elapsed = 00:05:33 . Memory (MB): peak = 4902.965 ; gain = 2454.656 ; free physical = 469176 ; free virtual = 560607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:04 ; elapsed = 00:06:23 . Memory (MB): peak = 4902.965 ; gain = 2454.656 ; free physical = 488233 ; free virtual = 579792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:06 ; elapsed = 00:06:25 . Memory (MB): peak = 4902.965 ; gain = 2454.656 ; free physical = 477769 ; free virtual = 569328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:18 ; elapsed = 00:06:37 . Memory (MB): peak = 4902.965 ; gain = 2454.656 ; free physical = 439518 ; free virtual = 531077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:19 ; elapsed = 00:06:38 . Memory (MB): peak = 4902.965 ; gain = 2454.656 ; free physical = 438280 ; free virtual = 529839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:45 ; elapsed = 00:08:05 . Memory (MB): peak = 4902.965 ; gain = 2454.656 ; free physical = 471094 ; free virtual = 562408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:47 ; elapsed = 00:08:06 . Memory (MB): peak = 4902.965 ; gain = 2454.656 ; free physical = 472955 ; free virtual = 564269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3076|
|3     |LUT1   |   414|
|4     |LUT2   | 25999|
|5     |LUT3   |  4195|
|6     |LUT4   | 28540|
|7     |LUT5   | 15067|
|8     |LUT6   | 89912|
|9     |MUXF7  |   616|
|10    |FDRE   | 63726|
|11    |FDSE   |    61|
|12    |IBUF   | 48004|
|13    |OBUF   |   343|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 279954|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    300|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     72|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_37                                       |     61|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     70|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_36                                       |     61|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     70|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_35                                       |     61|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     71|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_34                                       |     61|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     72|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_33                                       |     61|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |     70|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_32                                       |     61|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |     70|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_31                                       |     61|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |     72|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_30                                       |     61|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |     71|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_29                                       |     61|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |     70|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_28                                       |     61|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     72|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_27                                       |     61|
|25    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_10                                                |     70|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_26                                       |     61|
|27    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_11                                                |     73|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_25                                       |     61|
|29    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_12                                                |     70|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_24                                       |     61|
|31    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_13                                                |     71|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_23                                       |     61|
|33    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_14                                                |     71|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_22                                       |     61|
|35    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_15                                                |     72|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_21                                       |     61|
|37    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_16                                                |     70|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_20                                       |     61|
|39    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_17                                                |     71|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_19                                       |     61|
|41    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_18                                                |     70|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     61|
|43    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4 | 229867|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:47 ; elapsed = 00:08:07 . Memory (MB): peak = 4902.965 ; gain = 2454.656 ; free physical = 472411 ; free virtual = 563726
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:50 ; elapsed = 00:08:09 . Memory (MB): peak = 4902.965 ; gain = 2454.656 ; free physical = 481395 ; free virtual = 572710
Synthesis Optimization Complete : Time (s): cpu = 00:07:50 ; elapsed = 00:08:09 . Memory (MB): peak = 4902.965 ; gain = 2454.656 ; free physical = 481390 ; free virtual = 572677
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4902.965 ; gain = 0.000 ; free physical = 440600 ; free virtual = 531927
INFO: [Netlist 29-17] Analyzing 51697 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_20_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5032.043 ; gain = 0.000 ; free physical = 439190 ; free virtual = 530744
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 48004 instances

Synth Design complete | Checksum: ff86a353
INFO: [Common 17-83] Releasing license: Synthesis
212 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:04 ; elapsed = 00:09:24 . Memory (MB): peak = 5032.043 ; gain = 2607.641 ; free physical = 435062 ; free virtual = 526616
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18308.999; main = 4304.990; forked = 14302.418
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23350.965; main = 5032.047; forked = 18451.918
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5096.074 ; gain = 64.031 ; free physical = 423227 ; free virtual = 514906

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 181884329

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 5284.465 ; gain = 188.391 ; free physical = 472166 ; free virtual = 564492

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 245 inverters resulting in an inversion of 517 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 109783f71

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5351.418 ; gain = 0.000 ; free physical = 471498 ; free virtual = 563924
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 254 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7c99301d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 5351.418 ; gain = 0.000 ; free physical = 468295 ; free virtual = 560721
INFO: [Opt 31-389] Phase Constant propagation created 44 cells and removed 87 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10f6aab4a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 5351.418 ; gain = 0.000 ; free physical = 441783 ; free virtual = 534208
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: e9532ee8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 5351.418 ; gain = 0.000 ; free physical = 414156 ; free virtual = 506674
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 16b5f8507

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 5351.418 ; gain = 0.000 ; free physical = 434887 ; free virtual = 527405
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |             254  |                                              0  |
|  Constant propagation         |              44  |              87  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19bf04a06

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 5351.418 ; gain = 0.000 ; free physical = 455798 ; free virtual = 548316

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19bf04a06

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.53 . Memory (MB): peak = 5351.418 ; gain = 0.000 ; free physical = 473230 ; free virtual = 565751

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19bf04a06

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5351.418 ; gain = 0.000 ; free physical = 473342 ; free virtual = 565864

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5351.418 ; gain = 0.000 ; free physical = 473338 ; free virtual = 565859
Ending Netlist Obfuscation Task | Checksum: 19bf04a06

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5351.418 ; gain = 0.000 ; free physical = 473245 ; free virtual = 565767
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 5351.418 ; gain = 319.375 ; free physical = 473227 ; free virtual = 565748
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 23:23:20 2025...
