Analysis & Elaboration report for MPSoC
Sun Apr 28 12:35:11 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+------------------------------------+--------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Sun Apr 28 12:35:11 2024          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; MPSoC                                      ;
; Top-level Entity Name              ; MPSoC                                      ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; MPSoC              ; MPSoC              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Apr 28 12:35:10 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c MPSoC --analysis_and_elaboration
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v
    Info (12023): Found entity 1: SoC
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: SoC_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v
    Info (12023): Found entity 1: SoC_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_008.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_008_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_008
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_006.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_006_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_006
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_005.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_005_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_004.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_004_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_004
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_003.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_003_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router_003
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_002_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_data_memory.v
    Info (12023): Found entity 1: SoC_onchip_data_memory
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_instruction_memory1.v
    Info (12023): Found entity 1: SoC_onchip_instruction_memory1
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_instruction_memory0.v
    Info (12023): Found entity 1: SoC_onchip_instruction_memory0
Info (12021): Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart0.v
    Info (12023): Found entity 1: SoC_jtag_uart0_sim_scfifo_w
    Info (12023): Found entity 2: SoC_jtag_uart0_scfifo_w
    Info (12023): Found entity 3: SoC_jtag_uart0_sim_scfifo_r
    Info (12023): Found entity 4: SoC_jtag_uart0_scfifo_r
    Info (12023): Found entity 5: SoC_jtag_uart0
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer0.v
    Info (12023): Found entity 1: SoC_timer0
Info (12021): Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu1.v
    Info (12023): Found entity 1: SoC_cpu1_register_bank_a_module
    Info (12023): Found entity 2: SoC_cpu1_register_bank_b_module
    Info (12023): Found entity 3: SoC_cpu1_nios2_oci_debug
    Info (12023): Found entity 4: SoC_cpu1_ociram_sp_ram_module
    Info (12023): Found entity 5: SoC_cpu1_nios2_ocimem
    Info (12023): Found entity 6: SoC_cpu1_nios2_avalon_reg
    Info (12023): Found entity 7: SoC_cpu1_nios2_oci_break
    Info (12023): Found entity 8: SoC_cpu1_nios2_oci_xbrk
    Info (12023): Found entity 9: SoC_cpu1_nios2_oci_dbrk
    Info (12023): Found entity 10: SoC_cpu1_nios2_oci_itrace
    Info (12023): Found entity 11: SoC_cpu1_nios2_oci_td_mode
    Info (12023): Found entity 12: SoC_cpu1_nios2_oci_dtrace
    Info (12023): Found entity 13: SoC_cpu1_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: SoC_cpu1_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: SoC_cpu1_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: SoC_cpu1_nios2_oci_fifo
    Info (12023): Found entity 17: SoC_cpu1_nios2_oci_pib
    Info (12023): Found entity 18: SoC_cpu1_nios2_oci_im
    Info (12023): Found entity 19: SoC_cpu1_nios2_performance_monitors
    Info (12023): Found entity 20: SoC_cpu1_nios2_oci
    Info (12023): Found entity 21: SoC_cpu1
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: SoC_cpu1_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_jtag_debug_module_tck.v
    Info (12023): Found entity 1: SoC_cpu1_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: SoC_cpu1_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_oci_test_bench.v
    Info (12023): Found entity 1: SoC_cpu1_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_test_bench.v
    Info (12023): Found entity 1: SoC_cpu1_test_bench
Info (12021): Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu0.v
    Info (12023): Found entity 1: SoC_cpu0_register_bank_a_module
    Info (12023): Found entity 2: SoC_cpu0_register_bank_b_module
    Info (12023): Found entity 3: SoC_cpu0_nios2_oci_debug
    Info (12023): Found entity 4: SoC_cpu0_ociram_sp_ram_module
    Info (12023): Found entity 5: SoC_cpu0_nios2_ocimem
    Info (12023): Found entity 6: SoC_cpu0_nios2_avalon_reg
    Info (12023): Found entity 7: SoC_cpu0_nios2_oci_break
    Info (12023): Found entity 8: SoC_cpu0_nios2_oci_xbrk
    Info (12023): Found entity 9: SoC_cpu0_nios2_oci_dbrk
    Info (12023): Found entity 10: SoC_cpu0_nios2_oci_itrace
    Info (12023): Found entity 11: SoC_cpu0_nios2_oci_td_mode
    Info (12023): Found entity 12: SoC_cpu0_nios2_oci_dtrace
    Info (12023): Found entity 13: SoC_cpu0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: SoC_cpu0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: SoC_cpu0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: SoC_cpu0_nios2_oci_fifo
    Info (12023): Found entity 17: SoC_cpu0_nios2_oci_pib
    Info (12023): Found entity 18: SoC_cpu0_nios2_oci_im
    Info (12023): Found entity 19: SoC_cpu0_nios2_performance_monitors
    Info (12023): Found entity 20: SoC_cpu0_nios2_oci
    Info (12023): Found entity 21: SoC_cpu0
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: SoC_cpu0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: SoC_cpu0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: SoC_cpu0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_oci_test_bench.v
    Info (12023): Found entity 1: SoC_cpu0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_test_bench.v
    Info (12023): Found entity 1: SoC_cpu0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: TopLevel
Error (12007): Top-level design entity "MPSoC" is undefined
Info (144001): Generated suppressed messages file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03/output_files/MPSoC.map.smsg
Error: Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 4622 megabytes
    Error: Processing ended: Sun Apr 28 12:35:11 2024
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03/output_files/MPSoC.map.smsg.


