var classVariableClockDividerPorts =
[
    [ "VariableClockDividerPorts.VariableClockDivider", "classVariableClockDividerPorts_1_1VariableClockDivider.html", "classVariableClockDividerPorts_1_1VariableClockDivider" ],
    [ "clki", "classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904", null ],
    [ "clko", "classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62", null ],
    [ "DIVOUT_RST_STATE", "classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4", null ],
    [ "IEEE", "classVariableClockDividerPorts.html#ae4f03c286607f3181e16b9aa12d0c6d4", null ],
    [ "NUMERIC_STD", "classVariableClockDividerPorts.html#ae00f3f04545af57582ff10609eee23e2", null ],
    [ "rst", "classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e", null ],
    [ "rst_count", "classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6", null ],
    [ "STD_LOGIC_1164", "classVariableClockDividerPorts.html#aa4b2b25246a821511120e3149b003563", null ],
    [ "STD_LOGIC_UNSIGNED", "classVariableClockDividerPorts.html#a241c3e72dd8024cc8ae831b1b2aed7db", null ],
    [ "terminal_count", "classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632", null ],
    [ "WIDTH_BITS", "classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad", null ]
];