# NetFPGA10G
Welcome to the USRP FPGA HDL source code tree! This repository contains free & open-source FPGA HDL for the Partial Reconfiguration, created by Xilinx. Most of the source is written in Verilog.
