<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPFS025TFCVG484-1 (Microchip)

Click here to go to specific block report:
<a href="rpt_my_design_areasrr.htm#my_design"><h5 align="center">my_design</h5></a><br><a href="rpt_my_design_areasrr.htm#my_design.COREFIR_PF_C0"><h5 align="center">COREFIR_PF_C0</h5></a><br><a href="rpt_my_design_areasrr.htm#COREFIR_PF_C0.COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1"><h5 align="center">COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1</h5></a><br><a href="rpt_my_design_areasrr.htm#COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1.COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2"><h5 align="center">COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2</h5></a><br><a href="rpt_my_design_areasrr.htm#COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1"><h5 align="center">enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1</h5></a><br><a href="rpt_my_design_areasrr.htm#enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_g5_latency_adv_11_2_3_2_2_2_6"><h5 align="center">enum_g5_latency_adv_11_2_3_2_2_2_6</h5></a><br><a href="rpt_my_design_areasrr.htm#enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitCountS_5_10_1"><h5 align="center">enum_kitCountS_5_10_1</h5></a><br><a href="rpt_my_design_areasrr.htm#enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitDelay_bit_reg_7"><h5 align="center">enum_kitDelay_bit_reg_7</h5></a><br><a href="rpt_my_design_areasrr.htm#enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitDelay_bit_reg_3"><h5 align="center">enum_kitDelay_bit_reg_3</h5></a><br><a href="rpt_my_design_areasrr.htm#enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_pad_g5_3_2_2_0_0_0_12_0_4"><h5 align="center">enum_pad_g5_3_2_2_0_0_0_12_0_4</h5></a><br><a href="rpt_my_design_areasrr.htm#enum_pad_g5_3_2_2_0_0_0_12_0_4.enum_kitDelay_bit_reg_2_0"><h5 align="center">enum_kitDelay_bit_reg_2_0</h5></a><br><a href="rpt_my_design_areasrr.htm#enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_kitDelay_bit_reg_5"><h5 align="center">enum_kitDelay_bit_reg_5</h5></a><br><a name=my_design>
-------------------------------------------------------------------------
########   Utilization report for  Top level view:   my_design   ########
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block my_design:	21 (31.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 100 %                
=================================================
Total COMBINATIONAL LOGIC in the block my_design:	16 (24.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  100 %                
===================================================
Total GLOBAL BUFFERS in the block my_design:	1 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       4                  100 %                
=================================================
Total IO PADS in the block my_design:	4 (6.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=my_design.COREFIR_PF_C0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIR_PF_C0   ########
Instance path:   my_design.COREFIR_PF_C0                           
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block my_design.COREFIR_PF_C0:	21 (31.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 93.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block my_design.COREFIR_PF_C0:	15 (22.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIR_PF_C0.COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1   ########
Instance path:   COREFIR_PF_C0.COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1                       
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIR_PF_C0.COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1:	21 (31.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 93.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIR_PF_C0.COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1:	15 (22.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1.COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2   ########                                   
Instance path:   COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1.COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2
==========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1.COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2:	21 (31.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 93.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1.COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2:	15 (22.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1   ########                                             
Instance path:   COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1:	21 (31.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 93.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1:	15 (22.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_g5_latency_adv_11_2_3_2_2_2_6>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   enum_g5_latency_adv_11_2_3_2_2_2_6   ########          
Instance path:   enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_g5_latency_adv_11_2_3_2_2_2_6
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 71.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_g5_latency_adv_11_2_3_2_2_2_6:	15 (22.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 87.5 %               
=================================================
Total COMBINATIONAL LOGIC in the block enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_g5_latency_adv_11_2_3_2_2_2_6:	14 (21.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitCountS_5_10_1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   enum_kitCountS_5_10_1   ########
Instance path:   enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitCountS_5_10_1  
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  23.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitCountS_5_10_1:	5 (7.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  43.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitCountS_5_10_1:	7 (10.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitDelay_bit_reg_3>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   enum_kitDelay_bit_reg_3   ########
Instance path:   enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitDelay_bit_reg_3  
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  4.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitDelay_bit_reg_3:	1 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitDelay_bit_reg_7>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   enum_kitDelay_bit_reg_7   ########
Instance path:   enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitDelay_bit_reg_7  
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  33.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block enum_g5_latency_adv_11_2_3_2_2_2_6.enum_kitDelay_bit_reg_7:	7 (10.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_kitDelay_bit_reg_5>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   enum_kitDelay_bit_reg_5   ########          
Instance path:   enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_kitDelay_bit_reg_5
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  23.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_kitDelay_bit_reg_5:	5 (7.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  6.25 %               
=================================================
Total COMBINATIONAL LOGIC in the block enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_kitDelay_bit_reg_5:	1 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_pad_g5_3_2_2_0_0_0_12_0_4>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   enum_pad_g5_3_2_2_0_0_0_12_0_4   ########          
Instance path:   enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_pad_g5_3_2_2_0_0_0_12_0_4
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  4.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1.enum_pad_g5_3_2_2_0_0_0_12_0_4:	1 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=enum_pad_g5_3_2_2_0_0_0_12_0_4.enum_kitDelay_bit_reg_2_0>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   enum_kitDelay_bit_reg_2_0   ########
Instance path:   enum_pad_g5_3_2_2_0_0_0_12_0_4.enum_kitDelay_bit_reg_2_0      
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  4.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block enum_pad_g5_3_2_2_0_0_0_12_0_4.enum_kitDelay_bit_reg_2_0:	1 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
