EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 11 11
Title "Mk.3 Blitter FPGA development board"
Date "2021-08-14"
Rev "3.03"
Comp "Dossytronics"
Comment1 "fixed: clk/sysd0, jtag, u22 footprint"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L mk3fpga:10M16DCF256I7G_mk3pinstest U8
U 4 1 6078A795
P 5300 5650
AR Path="/6078A795" Ref="U8"  Part="4" 
AR Path="/6077081F/6078A795" Ref="U8"  Part="4" 
F 0 "U8" H 5408 5987 60  0000 C CNN
F 1 "10M16DCF256I7G_mk3pinstest" H 5408 5881 60  0000 C CNN
F 2 "mk3blit:MAX10_FBGA_256_dom" H 5300 5650 60  0001 C CNN
F 3 "" H 5300 5650 60  0001 C CNN
	4    5300 5650
	1    0    0    -1  
$EndComp
$Comp
L mk3fpga:10M16DCF256I7G_mk3pinstest U8
U 5 1 6079C212
P 3200 900
AR Path="/6079C212" Ref="U8"  Part="5" 
AR Path="/6077081F/6079C212" Ref="U8"  Part="5" 
F 0 "U8" H 3308 1237 60  0000 C CNN
F 1 "10M16DCF256I7G_mk3pinstest" H 3308 1131 60  0000 C CNN
F 2 "mk3blit:MAX10_FBGA_256_dom" H 3200 900 60  0001 C CNN
F 3 "" H 3200 900 60  0001 C CNN
	5    3200 900 
	1    0    0    -1  
$EndComp
$Comp
L mk3fpga:10M16DCF256I7G_mk3pinstest U8
U 9 1 607C29CD
P 5300 950
AR Path="/607C29CD" Ref="U8"  Part="9" 
AR Path="/6077081F/607C29CD" Ref="U8"  Part="9" 
F 0 "U8" H 5408 1287 60  0000 C CNN
F 1 "10M16DCF256I7G_mk3pinstest" H 5408 1181 60  0000 C CNN
F 2 "mk3blit:MAX10_FBGA_256_dom" H 5300 950 60  0001 C CNN
F 3 "" H 5300 950 60  0001 C CNN
	9    5300 950 
	1    0    0    -1  
$EndComp
$Comp
L mk3fpga:10M16DCF256I7G_mk3pinstest U8
U 10 1 607CB241
P 5300 3100
AR Path="/607CB241" Ref="U8"  Part="10" 
AR Path="/6077081F/607CB241" Ref="U8"  Part="10" 
F 0 "U8" H 5408 3437 60  0000 C CNN
F 1 "10M16DCF256I7G_mk3pinstest" H 5408 3331 60  0000 C CNN
F 2 "mk3blit:MAX10_FBGA_256_dom" H 5300 3100 60  0001 C CNN
F 3 "" H 5300 3100 60  0001 C CNN
	10   5300 3100
	1    0    0    -1  
$EndComp
$Comp
L mk3fpga:10M16DCF256I7G_mk3pinstest U8
U 11 1 607D252F
P 3200 4200
AR Path="/607D252F" Ref="U8"  Part="11" 
AR Path="/6077081F/607D252F" Ref="U8"  Part="11" 
F 0 "U8" H 3308 4537 60  0000 C CNN
F 1 "10M16DCF256I7G_mk3pinstest" H 3308 4431 60  0000 C CNN
F 2 "mk3blit:MAX10_FBGA_256_dom" H 3200 4200 60  0001 C CNN
F 3 "" H 3200 4200 60  0001 C CNN
	11   3200 4200
	1    0    0    -1  
$EndComp
$Comp
L mk3fpga:10M16DCF256I7G_mk3pinstest U8
U 12 1 607D8D23
P 1200 6350
AR Path="/607D8D23" Ref="U8"  Part="12" 
AR Path="/6077081F/607D8D23" Ref="U8"  Part="12" 
F 0 "U8" H 1308 6687 60  0000 C CNN
F 1 "10M16DCF256I7G_mk3pinstest" H 1308 6581 60  0000 C CNN
F 2 "mk3blit:MAX10_FBGA_256_dom" H 1200 6350 60  0001 C CNN
F 3 "" H 1200 6350 60  0001 C CNN
	12   1200 6350
	1    0    0    -1  
$EndComp
$Comp
L mk3fpga:10M16DCF256I7G_mk3pinstest U8
U 2 1 60808B35
P 1050 900
AR Path="/60808B35" Ref="U8"  Part="2" 
AR Path="/6077081F/60808B35" Ref="U8"  Part="2" 
F 0 "U8" H 600 1200 60  0000 L CNN
F 1 "10M16DCF256I7G_mk3pinstest" H 950 1250 60  0000 L CNN
F 2 "mk3blit:MAX10_FBGA_256_dom" H 1050 900 60  0001 C CNN
F 3 "" H 1050 900 60  0001 C CNN
	2    1050 900 
	1    0    0    -1  
$EndComp
$Comp
L mk3fpga:10M16DCF256I7G_mk3pinstest U8
U 3 1 6081BEE1
P 1100 4600
AR Path="/6081BEE1" Ref="U8"  Part="3" 
AR Path="/6077081F/6081BEE1" Ref="U8"  Part="3" 
F 0 "U8" H 1208 4937 60  0000 C CNN
F 1 "10M16DCF256I7G_mk3pinstest" H 1208 4831 60  0000 C CNN
F 2 "mk3blit:MAX10_FBGA_256_dom" H 1100 4600 60  0001 C CNN
F 3 "" H 1100 4600 60  0001 C CNN
	3    1100 4600
	1    0    0    -1  
$EndComp
$Comp
L mk3fpga:10M16DCF256I7G_mk3pinstest U8
U 8 1 607BB177
P 7450 850
AR Path="/607BB177" Ref="U8"  Part="8" 
AR Path="/6077081F/607BB177" Ref="U8"  Part="8" 
F 0 "U8" H 7558 1187 60  0000 C CNN
F 1 "10M16DCF256I7G_mk3pinstest" H 7558 1081 60  0000 C CNN
F 2 "mk3blit:MAX10_FBGA_256_dom" H 7450 850 60  0001 C CNN
F 3 "" H 7450 850 60  0001 C CNN
	8    7450 850 
	1    0    0    -1  
$EndComp
Wire Bus Line
	9100 750  9900 750 
Text Label 9100 750  0    50   ~ 0
MEM_A_o_[20..0]
Text HLabel 9900 750  2    50   Output ~ 0
MEM_A[20..0]
Wire Bus Line
	9100 850  9900 850 
Text Label 9100 850  0    50   ~ 0
MEM_D_io_[7..0]
Text HLabel 9900 850  2    50   BiDi ~ 0
MEM_D_io[7..0]
Wire Wire Line
	9100 950  9900 950 
Text HLabel 9900 950  2    50   Output ~ 0
MEM_nOE
Text Label 9100 950  0    50   ~ 0
MEM_nOE_o
Wire Wire Line
	9100 1050 9900 1050
Text HLabel 9900 1050 2    50   Output ~ 0
MEM_nWE
Text Label 9100 1050 0    50   ~ 0
MEM_nWE_o
Wire Wire Line
	9100 1250 9900 1250
Text HLabel 9900 1250 2    50   Output ~ 0
MEM_FL_nCE
Text Label 9100 1250 0    50   ~ 0
MEM_FL_nCE_o
Text HLabel 9900 1350 2    50   Output ~ 0
MEM_RAM_nCE[3..0]
Text Label 9100 1350 0    50   ~ 0
MEM_RAM_nCE_o_[3..0]
Text Label 9100 1750 0    50   ~ 0
SYS_A_o_[15..0]
Text Label 9100 1850 0    50   ~ 0
SYS_D_io_[7..0]
Text Label 9100 1950 0    50   ~ 0
SYS_SYNC_o
Text Label 9100 2050 0    50   ~ 0
SYS_RnW_o
Text Label 9100 2150 0    50   ~ 0
SYS_PHI1_o
Text Label 9100 2250 0    50   ~ 0
SYS_PHI2_o
Text Label 9100 2350 0    50   ~ 0
SYS_BUF_D_DIR_o
Text Label 9100 2450 0    50   ~ 0
SYS_BUF_D_nOE_o
Text Label 9100 2650 0    50   ~ 0
SYS_nNMI_i
Text Label 9100 2750 0    50   ~ 0
SYS_nIRQ_i
Text Label 9100 2850 0    50   ~ 0
SYS_PHI0_i
Text Label 9100 2950 0    50   ~ 0
SYS_nDBE_i
Text Label 9100 3050 0    50   ~ 0
SYS_AUX_io_[6..0]
Text Label 9100 3150 0    50   ~ 0
SYS_AUX_o_[3..0]
Wire Wire Line
	9850 1950 9100 1950
Wire Wire Line
	9850 2050 9100 2050
Wire Wire Line
	9850 2150 9100 2150
Wire Wire Line
	9850 2250 9100 2250
Wire Wire Line
	9850 2350 9100 2350
Wire Wire Line
	9850 2450 9100 2450
Wire Wire Line
	9850 2550 9100 2550
Wire Wire Line
	9850 2650 9100 2650
Wire Wire Line
	9850 2750 9100 2750
Wire Wire Line
	9850 2850 9100 2850
Wire Wire Line
	9850 2950 9100 2950
Wire Bus Line
	9850 3050 9100 3050
Wire Bus Line
	9850 3150 9100 3150
Wire Bus Line
	9850 1750 9100 1750
Wire Bus Line
	9850 1850 9100 1850
Text Label 9100 2550 0    50   ~ 0
SYS_RDY_i
Text HLabel 9850 1750 2    50   Output ~ 0
SYS_A[15..0]
Text HLabel 9850 1850 2    50   BiDi ~ 0
SYS_D[7..0]
Text HLabel 9850 3150 2    50   Output ~ 0
SYS_AUX_O[3..0]
Text HLabel 9850 1950 2    50   Output ~ 0
SYS_SYNC
Text HLabel 9850 2050 2    50   Output ~ 0
SYS_RnW
Text HLabel 9850 2150 2    50   Output ~ 0
SYS_PHI1
Text HLabel 9850 2250 2    50   Output ~ 0
SYS_PHI2
Text HLabel 9850 2350 2    50   Output ~ 0
SYS_BUFD_DIR
Text HLabel 9850 2450 2    50   Output ~ 0
SYS_BUFD_nOE
Text HLabel 9850 3050 2    50   BiDi ~ 0
SYS_AUX_IO[6..0]
Text HLabel 9850 2550 2    50   Input ~ 0
SYS_RDY
Text HLabel 9850 2650 2    50   Input ~ 0
SYS_nNMI
Text HLabel 9850 2750 2    50   Input ~ 0
SYS_nIRQ
Text HLabel 9850 2850 2    50   Input ~ 0
SYS_PHI0
Text HLabel 9850 2950 2    50   Input ~ 0
SYS_DBE
Text HLabel 9850 3450 2    50   BiDi ~ 0
exp_PORTA[7..0]
Text HLabel 9850 3550 2    50   Output ~ 0
exp_PORTA_DIR
Text HLabel 9850 3650 2    50   Output ~ 0
exp_PORTA_nOE
Text HLabel 9850 3750 2    50   Output ~ 0
exp_PORTB[7..0]
Text HLabel 9850 3850 2    50   BiDi ~ 0
exp_PORTC[11..0]
Text HLabel 9850 3950 2    50   BiDi ~ 0
exp_PORTD[11..0]
Text HLabel 9850 4050 2    50   BiDi ~ 0
exp_PORTEFG[11..0]
Text HLabel 9850 4150 2    50   Output ~ 0
exp_PORTE_nOE
Text HLabel 9850 4250 2    50   Output ~ 0
exp_PORTF_nOE
Text HLabel 9850 4350 2    50   Output ~ 0
exp_PORTG_nOE
Text Label 8900 3450 0    50   ~ 0
exp_PORTA_io_[7..0]
Text Label 8900 3550 0    50   ~ 0
exp_PORTA_DIR_o
Text Label 8900 3650 0    50   ~ 0
exp_PORTA_nOE_o
Text Label 8900 3750 0    50   ~ 0
exp_PORTB_o_[7..0]
Text Label 8900 3850 0    50   ~ 0
exp_PORTC_io_[11..0]
Text Label 8900 3950 0    50   ~ 0
exp_PORTD_io_[11..0]
Text Label 8900 4050 0    50   ~ 0
exp_PORTEFG_io_[11..0]
Text Label 8900 4150 0    50   ~ 0
exp_PORTE_nOE_o
Text Label 8900 4250 0    50   ~ 0
exp_PORTF_nOE_o
Text Label 8900 4350 0    50   ~ 0
exp_PORTG_nOE_o
Wire Bus Line
	8900 3450 9850 3450
Wire Bus Line
	8900 3750 9850 3750
Wire Bus Line
	8900 3850 9850 3850
Wire Bus Line
	8900 3950 9850 3950
Wire Bus Line
	8900 4050 9850 4050
Wire Wire Line
	8900 3550 9850 3550
Wire Wire Line
	8900 3650 9850 3650
Wire Wire Line
	8900 4150 9850 4150
Wire Wire Line
	8900 4250 9850 4250
Wire Wire Line
	8900 4350 9850 4350
Wire Wire Line
	9800 4500 9000 4500
Text Label 9000 4500 0    50   ~ 0
HDMI_D2_o(n)
Wire Wire Line
	9800 4600 9000 4600
Text Label 9000 4600 0    50   ~ 0
HDMI_D2_o
Wire Wire Line
	9800 4700 9000 4700
Text Label 9000 4700 0    50   ~ 0
HDMI_D1_o(n)
Wire Wire Line
	9800 4800 9000 4800
Text Label 9000 4800 0    50   ~ 0
HDMI_D1_o
Wire Wire Line
	9800 4900 9000 4900
Text Label 9000 4900 0    50   ~ 0
HDMI_D0_o(n)
Wire Wire Line
	9800 5000 9000 5000
Text Label 9000 5000 0    50   ~ 0
HDMI_D0_o
Wire Wire Line
	9800 5100 9000 5100
Text Label 9000 5100 0    50   ~ 0
HDMI_CK_o(n)
Wire Wire Line
	9800 5200 9000 5200
Text Label 9000 5200 0    50   ~ 0
HDMI_CK_o
Text HLabel 9800 5300 2    50   Output ~ 0
HDMI_SCL
Text HLabel 9800 5400 2    50   Input ~ 0
HDMI_SDA
Text HLabel 9800 5500 2    50   Input ~ 0
HDMI_HPD
Text HLabel 9800 4500 2    50   Output ~ 0
HDMI_D2N
Text HLabel 9800 4800 2    50   Output ~ 0
HDMI_D1P
Text HLabel 9800 4700 2    50   Output ~ 0
HDMI_D1N
Text HLabel 9800 5000 2    50   Output ~ 0
HDMI_D0P
Text HLabel 9800 4900 2    50   Output ~ 0
HDMI_D0N
Text HLabel 9800 5200 2    50   Output ~ 0
HDMI_CKP
Text HLabel 9800 5100 2    50   Output ~ 0
HDMI_CKN
Text HLabel 9800 4600 2    50   Output ~ 0
HDMI_D2P
Wire Wire Line
	9000 5300 9800 5300
Wire Wire Line
	9000 5400 9800 5400
Wire Wire Line
	9000 5500 9800 5500
Text Label 9000 5300 0    50   ~ 0
HDMI_SCL_o
Text Label 9000 5400 0    50   ~ 0
HDMI_SDA_io
Text Label 9000 5500 0    50   ~ 0
HDMI_HPD_i
Text HLabel 9800 5650 2    50   Input ~ 0
SND_L
Text HLabel 9800 5750 2    50   Input ~ 0
SND_R
Wire Wire Line
	9000 5650 9800 5650
Wire Wire Line
	9000 5750 9800 5750
Text Label 9000 5650 0    50   ~ 0
SND_L_o
Text Label 9000 5750 0    50   ~ 0
SND_R_o
Text Label 7050 1900 0    50   ~ 0
SD_CS_o
Text Label 7050 2300 0    50   ~ 0
SD_DET_i
Text HLabel 7800 2300 2    50   Input ~ 0
SD_DET
Text HLabel 7800 2200 2    50   Input ~ 0
SD_MISO
Text HLabel 7800 2100 2    50   Output ~ 0
SD_CLK
Text HLabel 7800 2000 2    50   Output ~ 0
SD_MOSI
Text HLabel 7800 1900 2    50   Output ~ 0
SD_CS
Text Label 7050 2200 0    50   ~ 0
SD_MISO_i
Text Label 7050 2100 0    50   ~ 0
SD_CLK_o
Text Label 7050 2000 0    50   ~ 0
SD_MOSI_o
Wire Wire Line
	7800 2100 7050 2100
Wire Wire Line
	7800 2300 7050 2300
Wire Wire Line
	7800 2200 7050 2200
Wire Wire Line
	7800 1900 7050 1900
Wire Wire Line
	7800 2000 7050 2000
Wire Wire Line
	7800 3100 7000 3100
Text Label 7000 3100 0    50   ~ 0
I2C_SCL_o
Wire Wire Line
	7800 3200 7000 3200
Text Label 7000 3200 0    50   ~ 0
I2C_SDA_io
Wire Bus Line
	7000 3350 7800 3350
Text Label 7000 3350 0    50   ~ 0
LED_o_[3..0]
Text HLabel 7800 3100 2    50   Output ~ 0
I2C_SCL
Text HLabel 7800 3200 2    50   BiDi ~ 0
I2C_SDA
Text HLabel 7800 3350 2    50   Output ~ 0
LED[3..0]
Wire Wire Line
	7800 3500 7000 3500
Text Label 7000 3500 0    50   ~ 0
SUP_nRESET_i
Text HLabel 7800 3500 2    50   Input ~ 0
SUP_nRES
Wire Wire Line
	7800 3700 7000 3700
Text Label 7000 3700 0    50   ~ 0
CLK_48M_i
Text HLabel 7800 3700 2    50   Input ~ 0
CLK_48M
Wire Bus Line
	7000 3800 7800 3800
Text HLabel 7800 3800 2    50   Input ~ 0
btnuser[1..0]
Text Label 7000 3800 0    50   ~ 0
BTNUSER_i_[1..0]
Wire Bus Line
	9100 1350 9900 1350
Wire Wire Line
	7800 4150 7000 4150
Text Label 7000 4150 0    50   ~ 0
~ALTERA_nSTATUS~
Wire Wire Line
	7800 4250 7000 4250
Text Label 7000 4250 0    50   ~ 0
~ALTERA_nCONFIG~
Wire Wire Line
	7800 4350 7000 4350
Text Label 7000 4350 0    50   ~ 0
~ALTERA_CONF_DONE~
Wire Wire Line
	7800 4450 7000 4450
Text Label 7000 4450 0    50   ~ 0
~ALTERA_CONFIG_SEL~
Text HLabel 7800 4150 2    50   Input ~ 0
ALTERA_nSTATUS
Text HLabel 7800 4250 2    50   Input ~ 0
ALTERA_nCONFIG
Text HLabel 7800 4350 2    50   Input ~ 0
ALTERA_CONF_DONE
Text HLabel 7800 4450 2    50   Input ~ 0
ALTERA_CONFIG_SEL
Wire Wire Line
	5900 5750 6700 5750
Text Label 6700 5750 2    50   ~ 0
exp_PORTA_DIR_o
Wire Wire Line
	5900 5850 6700 5850
Text Label 6700 5850 2    50   ~ 0
MEM_nOE_o
Wire Wire Line
	5900 5950 6700 5950
Text Label 6700 5950 2    50   ~ 0
MEM_RAM_nCE_o_0
Wire Wire Line
	5900 6050 6700 6050
Text Label 6700 6050 2    50   ~ 0
MEM_FL_nCE_o
Wire Wire Line
	5900 6150 6700 6150
Text Label 6700 6150 2    50   ~ 0
MEM_D_io_7
Wire Wire Line
	5900 6250 6700 6250
Text Label 6700 6250 2    50   ~ 0
MEM_D_io_6
Wire Wire Line
	5900 6350 6700 6350
Text Label 6700 6350 2    50   ~ 0
MEM_D_io_5
Wire Wire Line
	5900 6450 6700 6450
Text Label 6700 6450 2    50   ~ 0
MEM_D_io_4
Wire Wire Line
	5900 6550 6700 6550
Text Label 6700 6550 2    50   ~ 0
MEM_D_io_3
Wire Wire Line
	5900 6650 6700 6650
Text Label 6700 6650 2    50   ~ 0
MEM_D_io_2
Wire Wire Line
	5900 6750 6700 6750
Text Label 6700 6750 2    50   ~ 0
MEM_D_io_1
Wire Wire Line
	5900 6850 6700 6850
Text Label 6700 6850 2    50   ~ 0
MEM_D_io_0
Wire Wire Line
	5900 6950 6700 6950
Text Label 6700 6950 2    50   ~ 0
MEM_A_o_8
Wire Wire Line
	5900 7050 6700 7050
Text Label 6700 7050 2    50   ~ 0
MEM_A_o_11
Wire Wire Line
	5900 7150 6700 7150
Text Label 6700 7150 2    50   ~ 0
MEM_A_o_1
Wire Wire Line
	5900 7250 6700 7250
Text Label 6700 7250 2    50   ~ 0
MEM_A_o_0
Wire Wire Line
	3800 1000 4600 1000
Text Label 4600 1000 2    50   ~ 0
exp_PORTG_nOE
Wire Wire Line
	3800 1100 4600 1100
Text Label 4600 1100 2    50   ~ 0
SYS_nNMI_i
Wire Wire Line
	3800 1200 4600 1200
Text Label 4600 1200 2    50   ~ 0
SYS_nIRQ_i
Wire Wire Line
	3800 1300 4600 1300
Text Label 4600 1300 2    50   ~ 0
SYS_nDBE_i
Wire Wire Line
	3800 1400 4600 1400
Text Label 4600 1400 2    50   ~ 0
SYS_RDY_i
Wire Wire Line
	3800 1500 4600 1500
Text Label 4600 1500 2    50   ~ 0
SYS_PHI0_i
Wire Wire Line
	3800 1600 4600 1600
Text Label 4600 1600 2    50   ~ 0
SYS_D_io_7
Wire Wire Line
	3800 1700 4600 1700
Text Label 4600 1700 2    50   ~ 0
SYS_D_io_6
Wire Wire Line
	3800 1800 4600 1800
Text Label 4600 1800 2    50   ~ 0
SYS_D_io_5
Wire Wire Line
	3800 1900 4600 1900
Text Label 4600 1900 2    50   ~ 0
SYS_D_io_4
Wire Wire Line
	3800 2000 4600 2000
Text Label 4600 2000 2    50   ~ 0
SYS_D_io_3
Wire Wire Line
	3800 2100 4600 2100
Text Label 4600 2100 2    50   ~ 0
SYS_D_io_2
Wire Wire Line
	3800 2200 4600 2200
Text Label 4600 2200 2    50   ~ 0
SYS_D_io_1
Wire Wire Line
	3800 2300 4600 2300
Text Label 4600 2300 2    50   ~ 0
SYS_BUF_D_nOE_o
Wire Wire Line
	3800 2400 4600 2400
Text Label 4600 2400 2    50   ~ 0
SYS_BUF_D_DIR_o
Wire Wire Line
	3800 2500 4600 2500
Text Label 4600 2500 2    50   ~ 0
SYS_A_o_9
Wire Wire Line
	3800 2600 4600 2600
Text Label 4600 2600 2    50   ~ 0
SYS_A_o_8
Wire Wire Line
	3800 2700 4600 2700
Text Label 4600 2700 2    50   ~ 0
SYS_A_o_7
Wire Wire Line
	3800 2800 4600 2800
Text Label 4600 2800 2    50   ~ 0
SYS_A_o_6
Wire Wire Line
	3800 2900 4600 2900
Text Label 4600 2900 2    50   ~ 0
SYS_A_o_15
Wire Wire Line
	3800 3000 4600 3000
Text Label 4600 3000 2    50   ~ 0
SYS_A_o_11
Wire Wire Line
	3800 3100 4600 3100
Text Label 4600 3100 2    50   ~ 0
SYS_A_o_10
Wire Wire Line
	3800 3200 4600 3200
Text Label 4600 3200 2    50   ~ 0
LED_o_3
Wire Wire Line
	3800 3300 4600 3300
Text Label 4600 3300 2    50   ~ 0
LED_o_2
Wire Wire Line
	3800 3400 4600 3400
Text Label 4600 3400 2    50   ~ 0
LED_o_1
Wire Wire Line
	3800 3500 4600 3500
Text Label 4600 3500 2    50   ~ 0
LED_o_0
Wire Wire Line
	3800 3600 4600 3600
Text Label 4600 3600 2    50   ~ 0
CLK_48M_i
Wire Wire Line
	3800 3700 4600 3700
Text Label 4600 3700 2    50   ~ 0
BTNUSER_i_0
Wire Wire Line
	5900 1050 6700 1050
Text Label 6700 1050 2    50   ~ 0
exp_PORTD_io_8
Wire Wire Line
	5900 1150 6700 1150
Text Label 6700 1150 2    50   ~ 0
exp_PORTD_io_7
Wire Wire Line
	5900 1250 6700 1250
Text Label 6700 1250 2    50   ~ 0
exp_PORTD_io_5
Wire Wire Line
	5900 1350 6700 1350
Text Label 6700 1350 2    50   ~ 0
exp_PORTD_io_4
Wire Wire Line
	5900 1450 6700 1450
Text Label 6700 1450 2    50   ~ 0
exp_PORTD_io_3
Wire Wire Line
	5900 1550 6700 1550
Text Label 6700 1550 2    50   ~ 0
exp_PORTD_io_11
Wire Wire Line
	5900 1650 6700 1650
Text Label 6700 1650 2    50   ~ 0
exp_PORTD_io_1
Wire Wire Line
	5900 1750 6700 1750
Text Label 6700 1750 2    50   ~ 0
exp_PORTC_io_11
Wire Wire Line
	5900 1850 6700 1850
Text Label 6700 1850 2    50   ~ 0
MEM_nWE_o
Wire Wire Line
	5900 1950 6700 1950
Text Label 6700 1950 2    50   ~ 0
MEM_A_o_7
Wire Wire Line
	5900 2050 6700 2050
Text Label 6700 2050 2    50   ~ 0
MEM_A_o_6
Wire Wire Line
	5900 2150 6700 2150
Text Label 6700 2150 2    50   ~ 0
MEM_A_o_5
Wire Wire Line
	5900 2250 6700 2250
Text Label 6700 2250 2    50   ~ 0
MEM_A_o_4
Wire Wire Line
	5900 2350 6700 2350
Text Label 6700 2350 2    50   ~ 0
MEM_A_o_18
Wire Wire Line
	5900 2450 6700 2450
Text Label 6700 2450 2    50   ~ 0
MEM_A_o_16
Wire Wire Line
	5900 2550 6700 2550
Text Label 6700 2550 2    50   ~ 0
MEM_A_o_13
Wire Wire Line
	5800 3200 6600 3200
Text Label 6600 3200 2    50   ~ 0
SYS_SYNC_o
Wire Wire Line
	5800 3300 6600 3300
Text Label 6600 3300 2    50   ~ 0
SYS_RnW_o
Wire Wire Line
	5800 3400 6600 3400
Text Label 6600 3400 2    50   ~ 0
SYS_PHI2_o
Wire Wire Line
	5800 3500 6600 3500
Text Label 6600 3500 2    50   ~ 0
SYS_PHI1_o
Wire Wire Line
	5800 3600 6600 3600
Text Label 6600 3600 2    50   ~ 0
SYS_A_o_5
Wire Wire Line
	5800 3700 6600 3700
Text Label 6600 3700 2    50   ~ 0
SYS_A_o_4
Wire Wire Line
	5800 3800 6600 3800
Text Label 6600 3800 2    50   ~ 0
SYS_A_o_3
Wire Wire Line
	5800 3900 6600 3900
Text Label 6600 3900 2    50   ~ 0
SYS_A_o_2
Wire Wire Line
	5800 4000 6600 4000
Text Label 6600 4000 2    50   ~ 0
SYS_A_o_14
Wire Wire Line
	5800 4100 6600 4100
Text Label 6600 4100 2    50   ~ 0
SYS_A_o_13
Wire Wire Line
	5800 4200 6600 4200
Text Label 6600 4200 2    50   ~ 0
SYS_A_o_12
Wire Wire Line
	5800 4300 6600 4300
Text Label 6600 4300 2    50   ~ 0
SYS_A_o_1
Wire Wire Line
	5800 4400 6600 4400
Text Label 6600 4400 2    50   ~ 0
SYS_A_o_0
Wire Wire Line
	5800 4500 6600 4500
Text Label 6600 4500 2    50   ~ 0
SYS_AUX_o_3
Wire Wire Line
	5800 4600 6600 4600
Text Label 6600 4600 2    50   ~ 0
SYS_AUX_o_2
Wire Wire Line
	5800 4700 6600 4700
Text Label 6600 4700 2    50   ~ 0
SYS_AUX_o_1
Wire Wire Line
	5800 4800 6600 4800
Text Label 6600 4800 2    50   ~ 0
SYS_AUX_o_0
Wire Wire Line
	5800 4900 6600 4900
Text Label 6600 4900 2    50   ~ 0
HDMI_SDA_io
Wire Wire Line
	5800 5000 6600 5000
Text Label 6600 5000 2    50   ~ 0
HDMI_SCL_o
Wire Wire Line
	5800 5100 6600 5100
Text Label 6600 5100 2    50   ~ 0
HDMI_HPD_i
Wire Wire Line
	3800 4300 4600 4300
Text Label 4600 4300 2    50   ~ 0
exp_PORTD_io_9
Wire Wire Line
	3800 4400 4600 4400
Text Label 4600 4400 2    50   ~ 0
exp_PORTD_io_6
Wire Wire Line
	3800 4500 4600 4500
Text Label 4600 4500 2    50   ~ 0
exp_PORTD_io_2
Wire Wire Line
	3800 4600 4600 4600
Text Label 4600 4600 2    50   ~ 0
exp_PORTD_io_10
Wire Wire Line
	3800 4700 4600 4700
Text Label 4600 4700 2    50   ~ 0
exp_PORTD_io_0
Wire Wire Line
	3800 4800 4600 4800
Text Label 4600 4800 2    50   ~ 0
exp_PORTC_io_9
Wire Wire Line
	3800 4900 4600 4900
Text Label 4600 4900 2    50   ~ 0
exp_PORTC_io_8
Wire Wire Line
	3800 5000 4600 5000
Text Label 4600 5000 2    50   ~ 0
exp_PORTC_io_7
Wire Wire Line
	3800 5100 4600 5100
Text Label 4600 5100 2    50   ~ 0
exp_PORTC_io_6
Wire Wire Line
	3800 5200 4600 5200
Text Label 4600 5200 2    50   ~ 0
exp_PORTC_io_5
Wire Wire Line
	3800 5300 4600 5300
Text Label 4600 5300 2    50   ~ 0
exp_PORTC_io_4
Wire Wire Line
	3800 5400 4600 5400
Text Label 4600 5400 2    50   ~ 0
exp_PORTC_io_3
Wire Wire Line
	3800 5500 4600 5500
Text Label 4600 5500 2    50   ~ 0
exp_PORTC_io_2
Wire Wire Line
	3800 5600 4600 5600
Text Label 4600 5600 2    50   ~ 0
exp_PORTC_io_10
Wire Wire Line
	3800 5700 4600 5700
Text Label 4600 5700 2    50   ~ 0
exp_PORTC_io_1
Wire Wire Line
	3800 5800 4600 5800
Text Label 4600 5800 2    50   ~ 0
exp_PORTC_io_0
Wire Wire Line
	3800 5900 4600 5900
Text Label 4600 5900 2    50   ~ 0
SYS_D_io_0
Wire Wire Line
	3800 6000 4600 6000
Text Label 4600 6000 2    50   ~ 0
SUP_nRESET_i
Wire Wire Line
	3800 6100 4600 6100
Text Label 4600 6100 2    50   ~ 0
SND_R_o
Wire Wire Line
	3800 6200 4600 6200
Text Label 4600 6200 2    50   ~ 0
SND_L_o
Wire Wire Line
	3800 6300 4600 6300
Text Label 4600 6300 2    50   ~ 0
SD_MOSI_o
Wire Wire Line
	3800 6400 4600 6400
Text Label 4600 6400 2    50   ~ 0
SD_CS_o
Wire Wire Line
	3800 6500 4600 6500
Text Label 4600 6500 2    50   ~ 0
SD_CLK_o
Wire Wire Line
	3800 6600 4600 6600
NoConn ~ 4600 6600
Wire Wire Line
	3800 6700 4600 6700
Text Label 4600 6700 2    50   ~ 0
MEM_RAM_nCE_o_3
Wire Wire Line
	3800 6800 4600 6800
Text Label 4600 6800 2    50   ~ 0
MEM_RAM_nCE_o_2
Wire Wire Line
	3800 6900 4600 6900
Text Label 4600 6900 2    50   ~ 0
MEM_A_o_20
Wire Wire Line
	3800 7000 4600 7000
Text Label 4600 7000 2    50   ~ 0
MEM_A_o_19
Wire Wire Line
	3800 7100 4600 7100
Text Label 4600 7100 2    50   ~ 0
MEM_A_o_15
Wire Wire Line
	3800 7200 4600 7200
Text Label 4600 7200 2    50   ~ 0
MEM_A_o_12
Wire Wire Line
	3800 7300 4600 7300
Text Label 4600 7300 2    50   ~ 0
I2C_SDA_io
Wire Wire Line
	3800 7400 4600 7400
Text Label 4600 7400 2    50   ~ 0
I2C_SCL_o
Wire Wire Line
	1750 6450 2550 6450
Text Label 2550 6450 2    50   ~ 0
SD_MISO_i
Wire Wire Line
	1750 6550 2550 6550
Text Label 2550 6550 2    50   ~ 0
SD_DET_i
Wire Wire Line
	1750 6650 2550 6650
NoConn ~ 2550 6650
Wire Wire Line
	1750 6750 2550 6750
NoConn ~ 2550 6750
Wire Wire Line
	1750 6850 2550 6850
Text Label 2550 6850 2    50   ~ 0
HDMI_D2_o(n)
Wire Wire Line
	1750 6950 2550 6950
Text Label 2550 6950 2    50   ~ 0
HDMI_D2_o
Wire Wire Line
	1750 7050 2550 7050
Text Label 2550 7050 2    50   ~ 0
HDMI_D1_o(n)
Wire Wire Line
	1750 7150 2550 7150
Text Label 2550 7150 2    50   ~ 0
HDMI_D1_o
Wire Wire Line
	1750 7250 2550 7250
Text Label 2550 7250 2    50   ~ 0
HDMI_D0_o(n)
Wire Wire Line
	1750 7350 2550 7350
Text Label 2550 7350 2    50   ~ 0
HDMI_D0_o
Wire Wire Line
	1750 7450 2550 7450
Text Label 2550 7450 2    50   ~ 0
HDMI_CK_o(n)
Wire Wire Line
	1750 7550 2550 7550
Text Label 2550 7550 2    50   ~ 0
HDMI_CK_o
Wire Wire Line
	1750 1000 2550 1000
Text Label 2550 1000 2    50   ~ 0
~ALTERA_nSTATUS~
Wire Wire Line
	1750 1100 2550 1100
Text Label 2550 1100 2    50   ~ 0
~ALTERA_nCONFIG~
Wire Wire Line
	1750 1200 2550 1200
Text Label 2550 1200 2    50   ~ 0
~ALTERA_CONF_DONE~
Wire Wire Line
	1750 1300 2550 1300
Text Label 2550 1300 2    50   ~ 0
~ALTERA_CONFIG_SEL~
Wire Wire Line
	1750 1400 2550 1400
Text Label 2550 1400 2    50   ~ 0
exp_PORTF_nOE
Wire Wire Line
	1750 1500 2550 1500
Text Label 2550 1500 2    50   ~ 0
exp_PORTE_nOE
Wire Wire Line
	1750 1600 2550 1600
Text Label 2550 1600 2    50   ~ 0
exp_PORTEFG_io_9
Wire Wire Line
	1750 1700 2550 1700
Text Label 2550 1700 2    50   ~ 0
exp_PORTEFG_io_8
Wire Wire Line
	1750 1800 2550 1800
Text Label 2550 1800 2    50   ~ 0
exp_PORTEFG_io_7
Wire Wire Line
	1750 1900 2550 1900
Text Label 2550 1900 2    50   ~ 0
exp_PORTEFG_io_6
Wire Wire Line
	1750 2000 2550 2000
Text Label 2550 2000 2    50   ~ 0
exp_PORTEFG_io_5
Wire Wire Line
	1750 2100 2550 2100
Text Label 2550 2100 2    50   ~ 0
exp_PORTEFG_io_4
Wire Wire Line
	1750 2200 2550 2200
Text Label 2550 2200 2    50   ~ 0
exp_PORTEFG_io_3
Wire Wire Line
	1750 2300 2550 2300
Text Label 2550 2300 2    50   ~ 0
exp_PORTEFG_io_2
Wire Wire Line
	1750 2400 2550 2400
Text Label 2550 2400 2    50   ~ 0
exp_PORTEFG_io_11
Wire Wire Line
	1750 2500 2550 2500
Text Label 2550 2500 2    50   ~ 0
exp_PORTEFG_io_10
Wire Wire Line
	1750 2600 2550 2600
Text Label 2550 2600 2    50   ~ 0
exp_PORTEFG_io_1
Wire Wire Line
	1750 2700 2550 2700
Text Label 2550 2700 2    50   ~ 0
exp_PORTEFG_io_0
Wire Wire Line
	1750 2800 2550 2800
Text Label 2550 2800 2    50   ~ 0
exp_PORTA_nOE_o
Wire Wire Line
	1750 2900 2550 2900
Text Label 2550 2900 2    50   ~ 0
exp_PORTA_io_7
Wire Wire Line
	1750 3000 2550 3000
Text Label 2550 3000 2    50   ~ 0
exp_PORTA_io_6
Wire Wire Line
	1750 3100 2550 3100
Text Label 2550 3100 2    50   ~ 0
exp_PORTA_io_5
Wire Wire Line
	1750 3200 2550 3200
Text Label 2550 3200 2    50   ~ 0
exp_PORTA_io_3
Wire Wire Line
	1750 3300 2550 3300
Text Label 2550 3300 2    50   ~ 0
exp_PORTA_io_2
Wire Wire Line
	1750 3400 2550 3400
Text Label 2550 3400 2    50   ~ 0
exp_PORTA_io_1
Wire Wire Line
	1750 3500 2550 3500
Text Label 2550 3500 2    50   ~ 0
exp_PORTA_io_0
Wire Wire Line
	1750 3600 2550 3600
Text Label 2550 3600 2    50   ~ 0
SYS_AUX_io_6
Wire Wire Line
	1750 3700 2550 3700
Text Label 2550 3700 2    50   ~ 0
SYS_AUX_io_5
Wire Wire Line
	1750 3800 2550 3800
Text Label 2550 3800 2    50   ~ 0
SYS_AUX_io_4
Wire Wire Line
	1750 3900 2550 3900
Text Label 2550 3900 2    50   ~ 0
SYS_AUX_io_2
Wire Wire Line
	1750 4000 2550 4000
Text Label 2550 4000 2    50   ~ 0
SYS_AUX_io_0
Wire Wire Line
	1750 4100 2550 4100
Text Label 2550 4100 2    50   ~ 0
MEM_A_o_10
Wire Wire Line
	1700 4700 2500 4700
Text Label 2500 4700 2    50   ~ 0
exp_PORTB_o_7
Wire Wire Line
	1700 4800 2500 4800
Text Label 2500 4800 2    50   ~ 0
exp_PORTB_o_6
Wire Wire Line
	1700 4900 2500 4900
Text Label 2500 4900 2    50   ~ 0
exp_PORTB_o_5
Wire Wire Line
	1700 5000 2500 5000
Text Label 2500 5000 2    50   ~ 0
exp_PORTB_o_4
Wire Wire Line
	1700 5100 2500 5100
Text Label 2500 5100 2    50   ~ 0
exp_PORTB_o_3
Wire Wire Line
	1700 5200 2500 5200
Text Label 2500 5200 2    50   ~ 0
exp_PORTB_o_2
Wire Wire Line
	1700 5300 2500 5300
Text Label 2500 5300 2    50   ~ 0
exp_PORTB_o_1
Wire Wire Line
	1700 5400 2500 5400
Text Label 2500 5400 2    50   ~ 0
exp_PORTB_o_0
Wire Wire Line
	1700 5500 2500 5500
Text Label 2500 5500 2    50   ~ 0
exp_PORTA_io_4
Wire Wire Line
	1700 5600 2500 5600
Text Label 2500 5600 2    50   ~ 0
SYS_AUX_io_3
Wire Wire Line
	1700 5700 2500 5700
Text Label 2500 5700 2    50   ~ 0
SYS_AUX_io_1
Wire Wire Line
	1700 5800 2500 5800
Text Label 2500 5800 2    50   ~ 0
BTNUSER_i_1
Wire Wire Line
	8050 950  8850 950 
Text Label 8850 950  2    50   ~ 0
MEM_RAM_nCE_o_1
Wire Wire Line
	8050 1050 8850 1050
Text Label 8850 1050 2    50   ~ 0
MEM_A_o_9
Wire Wire Line
	8050 1150 8850 1150
Text Label 8850 1150 2    50   ~ 0
MEM_A_o_3
Wire Wire Line
	8050 1250 8850 1250
Text Label 8850 1250 2    50   ~ 0
MEM_A_o_2
Wire Wire Line
	8050 1350 8850 1350
Text Label 8850 1350 2    50   ~ 0
MEM_A_o_17
Wire Wire Line
	8050 1450 8850 1450
Text Label 8850 1450 2    50   ~ 0
MEM_A_o_14
$EndSCHEMATC
