<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\impl\gwsynthesis\rx.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\rx.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\rx.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Dec 21 20:03:30 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>15700</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16093</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>62.500</td>
<td>16.000
<td>0.000</td>
<td>31.250</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>16.000(MHz)</td>
<td>46.562(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>41.023</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[30]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.320</td>
</tr>
<tr>
<td>2</td>
<td>41.057</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[35]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.286</td>
</tr>
<tr>
<td>3</td>
<td>41.057</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[33]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.286</td>
</tr>
<tr>
<td>4</td>
<td>41.057</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[31]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.286</td>
</tr>
<tr>
<td>5</td>
<td>41.084</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[52]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.260</td>
</tr>
<tr>
<td>6</td>
<td>41.192</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[51]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.151</td>
</tr>
<tr>
<td>7</td>
<td>41.192</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[44]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.151</td>
</tr>
<tr>
<td>8</td>
<td>41.192</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[43]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.151</td>
</tr>
<tr>
<td>9</td>
<td>41.192</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[40]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.151</td>
</tr>
<tr>
<td>10</td>
<td>41.192</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[38]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.151</td>
</tr>
<tr>
<td>11</td>
<td>41.192</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[36]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.151</td>
</tr>
<tr>
<td>12</td>
<td>41.207</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[28]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.136</td>
</tr>
<tr>
<td>13</td>
<td>41.264</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[32]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.079</td>
</tr>
<tr>
<td>14</td>
<td>41.271</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[53]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.072</td>
</tr>
<tr>
<td>15</td>
<td>41.271</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[34]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.072</td>
</tr>
<tr>
<td>16</td>
<td>41.272</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[49]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.072</td>
</tr>
<tr>
<td>17</td>
<td>41.272</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[47]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.072</td>
</tr>
<tr>
<td>18</td>
<td>41.272</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[42]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>21.072</td>
</tr>
<tr>
<td>19</td>
<td>41.371</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[29]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>20.973</td>
</tr>
<tr>
<td>20</td>
<td>41.429</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[50]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>20.915</td>
</tr>
<tr>
<td>21</td>
<td>41.429</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[48]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>20.915</td>
</tr>
<tr>
<td>22</td>
<td>41.429</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[46]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>20.915</td>
</tr>
<tr>
<td>23</td>
<td>41.429</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[45]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>20.915</td>
</tr>
<tr>
<td>24</td>
<td>41.429</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[41]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>20.915</td>
</tr>
<tr>
<td>25</td>
<td>41.429</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[39]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>20.915</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.084</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[51]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[51]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.199</td>
</tr>
<tr>
<td>2</td>
<td>0.084</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[40]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[40]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.199</td>
</tr>
<tr>
<td>3</td>
<td>0.084</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[51]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[51]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.199</td>
</tr>
<tr>
<td>4</td>
<td>0.084</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[40]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[40]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.199</td>
</tr>
<tr>
<td>5</td>
<td>0.084</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[51]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[51]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.199</td>
</tr>
<tr>
<td>6</td>
<td>0.085</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[52]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[52]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.200</td>
</tr>
<tr>
<td>7</td>
<td>0.085</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[50]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/A[50]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.200</td>
</tr>
<tr>
<td>8</td>
<td>0.085</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[52]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[52]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.200</td>
</tr>
<tr>
<td>9</td>
<td>0.085</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[42]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[42]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.200</td>
</tr>
<tr>
<td>10</td>
<td>0.085</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[42]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[42]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.200</td>
</tr>
<tr>
<td>11</td>
<td>0.086</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[38]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[38]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>12</td>
<td>0.086</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[38]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[38]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>13</td>
<td>0.087</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[52]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/A[52]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>14</td>
<td>0.087</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[52]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[52]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>15</td>
<td>0.087</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[43]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[43]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>16</td>
<td>0.087</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[51]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/A[51]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>17</td>
<td>0.087</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[50]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[50]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>18</td>
<td>0.237</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[45]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[45]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.352</td>
</tr>
<tr>
<td>19</td>
<td>0.237</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[45]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[45]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.352</td>
</tr>
<tr>
<td>20</td>
<td>0.242</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[49]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[49]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.357</td>
</tr>
<tr>
<td>21</td>
<td>0.244</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[47]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[47]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>22</td>
<td>0.244</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[40]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/A[40]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>23</td>
<td>0.244</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[47]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[47]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>24</td>
<td>0.244</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[47]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[47]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>25</td>
<td>0.244</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[40]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[40]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>27.552</td>
<td>28.802</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/ctrl/waveform_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>27.552</td>
<td>28.802</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/ctrl/waveform_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>27.552</td>
<td>28.802</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/ctrl/FreqCtrl_20_s0</td>
</tr>
<tr>
<td>4</td>
<td>27.552</td>
<td>28.802</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/ctrl/FreqCtrl_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>27.552</td>
<td>28.802</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/ctrl/PhaseCtrl_21_s0</td>
</tr>
<tr>
<td>6</td>
<td>27.552</td>
<td>28.802</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/PhaseAdder/phase_reg_17_s0</td>
</tr>
<tr>
<td>7</td>
<td>27.552</td>
<td>28.802</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/PhaseAdder/DDS_LFSR/rand_num_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>27.552</td>
<td>28.802</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/DDS_LUT/sin_mem_out_s_d_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>27.552</td>
<td>28.802</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[6]_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>27.552</td>
<td>28.802</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/u2_symmetric_rounding/dout_38_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.745</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/SUM</td>
</tr>
<tr>
<td>27.242</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.826, 32.018%; route: 14.204, 66.622%; tC2Q: 0.290, 1.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.208</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[35]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.275%; route: 14.126, 66.362%; tC2Q: 0.290, 1.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.208</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.275%; route: 14.126, 66.362%; tC2Q: 0.290, 1.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.208</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.275%; route: 14.126, 66.362%; tC2Q: 0.290, 1.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.182</td>
<td>1.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[52]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.316%; route: 14.099, 66.320%; tC2Q: 0.290, 1.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.073</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[51]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.482%; route: 13.991, 66.147%; tC2Q: 0.290, 1.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.073</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[44]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.482%; route: 13.991, 66.147%; tC2Q: 0.290, 1.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.073</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[43]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.482%; route: 13.991, 66.147%; tC2Q: 0.290, 1.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.073</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[40]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.482%; route: 13.991, 66.147%; tC2Q: 0.290, 1.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.073</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[38]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.482%; route: 13.991, 66.147%; tC2Q: 0.290, 1.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.073</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[36]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.482%; route: 13.991, 66.147%; tC2Q: 0.290, 1.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.657</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/SUM</td>
</tr>
<tr>
<td>27.058</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.738, 31.880%; route: 14.108, 66.748%; tC2Q: 0.290, 1.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>27.002</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[32]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.592%; route: 13.919, 66.032%; tC2Q: 0.290, 1.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.994</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[53]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.603%; route: 13.912, 66.020%; tC2Q: 0.290, 1.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.994</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[34]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.603%; route: 13.912, 66.020%; tC2Q: 0.290, 1.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.994</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[49]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.604%; route: 13.911, 66.019%; tC2Q: 0.290, 1.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.994</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[47]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.604%; route: 13.911, 66.019%; tC2Q: 0.290, 1.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.994</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[42]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.604%; route: 13.911, 66.019%; tC2Q: 0.290, 1.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.701</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>26.895</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.782, 32.339%; route: 13.900, 66.279%; tC2Q: 0.290, 1.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.837</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[50]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.849%; route: 13.755, 65.765%; tC2Q: 0.290, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.837</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[48]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.849%; route: 13.755, 65.765%; tC2Q: 0.290, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.837</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[46]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.849%; route: 13.755, 65.765%; tC2Q: 0.290, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.837</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[45]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.849%; route: 13.755, 65.765%; tC2Q: 0.290, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.837</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[41]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.849%; route: 13.755, 65.765%; tC2Q: 0.290, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>68.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>5.922</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>102</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_0_s0/Q</td>
</tr>
<tr>
<td>8.032</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/I3</td>
</tr>
<tr>
<td>8.598</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s35/F</td>
</tr>
<tr>
<td>12.369</td>
<td>3.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I0</td>
</tr>
<tr>
<td>12.833</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>16.115</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s17/F</td>
</tr>
<tr>
<td>17.208</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/I2</td>
</tr>
<tr>
<td>17.902</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_21_s14/F</td>
</tr>
<tr>
<td>18.920</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/I2</td>
</tr>
<tr>
<td>19.613</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s9/F</td>
</tr>
<tr>
<td>20.143</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/I1</td>
</tr>
<tr>
<td>20.709</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_22_s4/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/I0</td>
</tr>
<tr>
<td>22.064</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_23_s0/F</td>
</tr>
<tr>
<td>22.380</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/I1</td>
</tr>
<tr>
<td>22.844</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_23_s/F</td>
</tr>
<tr>
<td>24.225</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/I0</td>
</tr>
<tr>
<td>24.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_24_s/COUT</td>
</tr>
<tr>
<td>24.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/CIN</td>
</tr>
<tr>
<td>24.982</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_25_s/COUT</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/CIN</td>
</tr>
<tr>
<td>25.026</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>25.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C19[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>25.070</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>25.114</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>25.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>25.158</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/COUT</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/CIN</td>
</tr>
<tr>
<td>25.202</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_30_s/COUT</td>
</tr>
<tr>
<td>25.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C20[1][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/CIN</td>
</tr>
<tr>
<td>25.789</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_31_s/SUM</td>
</tr>
<tr>
<td>26.837</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/A[39]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>68.422</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1/CLK</td>
</tr>
<tr>
<td>68.265</td>
<td>-0.157</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>cic_filter_i/CIC_Filter/integrator[0].integrator_inst/add_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 32.849%; route: 13.755, 65.765%; tC2Q: 0.290, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.258%; route: 3.834, 64.742%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.026</td>
<td>0.042</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[51]</td>
</tr>
<tr>
<td>4.182</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[51]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 78.640%; tC2Q: 0.042, 21.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.026</td>
<td>0.042</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[40]</td>
</tr>
<tr>
<td>4.182</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[40]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 78.640%; tC2Q: 0.042, 21.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.026</td>
<td>0.042</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[51]</td>
</tr>
<tr>
<td>4.182</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[51]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 78.640%; tC2Q: 0.042, 21.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.026</td>
<td>0.042</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[40]</td>
</tr>
<tr>
<td>4.182</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[40]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 78.640%; tC2Q: 0.042, 21.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[3][B]</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.026</td>
<td>0.042</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[51]</td>
</tr>
<tr>
<td>4.182</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[51]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 78.640%; tC2Q: 0.042, 21.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.026</td>
<td>0.042</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[52]</td>
</tr>
<tr>
<td>4.183</td>
<td>0.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[52]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.157, 78.701%; tC2Q: 0.042, 21.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[0][B]</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.026</td>
<td>0.042</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R37[0][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[50]</td>
</tr>
<tr>
<td>4.183</td>
<td>0.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/A[50]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.157, 78.701%; tC2Q: 0.042, 21.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.026</td>
<td>0.042</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[52]</td>
</tr>
<tr>
<td>4.183</td>
<td>0.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[52]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.157, 78.701%; tC2Q: 0.042, 21.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[42]</td>
</tr>
<tr>
<td>4.183</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[42]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 77.067%; tC2Q: 0.046, 22.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[42]</td>
</tr>
<tr>
<td>4.183</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[42]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 77.067%; tC2Q: 0.046, 22.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[38]</td>
</tr>
<tr>
<td>4.185</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[38]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 77.241%; tC2Q: 0.046, 22.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[38]</td>
</tr>
<tr>
<td>4.185</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[38]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 77.241%; tC2Q: 0.046, 22.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[0][B]</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R37[0][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[52]</td>
</tr>
<tr>
<td>4.185</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/A[52]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 77.255%; tC2Q: 0.046, 22.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[3][B]</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[52]</td>
</tr>
<tr>
<td>4.185</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[52]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 77.255%; tC2Q: 0.046, 22.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[3][B]</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[43]</td>
</tr>
<tr>
<td>4.185</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[43]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 77.255%; tC2Q: 0.046, 22.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[0][B]</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.026</td>
<td>0.042</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R37[0][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[51]</td>
</tr>
<tr>
<td>4.185</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/A[51]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 78.949%; tC2Q: 0.042, 21.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.026</td>
<td>0.042</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[50]</td>
</tr>
<tr>
<td>4.185</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[50]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.160, 78.979%; tC2Q: 0.042, 21.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[45]</td>
</tr>
<tr>
<td>4.336</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[45]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 86.993%; tC2Q: 0.046, 13.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[3][B]</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[45]</td>
</tr>
<tr>
<td>4.336</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[45]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 86.993%; tC2Q: 0.046, 13.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[49]</td>
</tr>
<tr>
<td>4.341</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[49]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.311, 87.173%; tC2Q: 0.046, 12.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[47]</td>
</tr>
<tr>
<td>4.342</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/A[47]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td>cic_filter_q/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 87.228%; tC2Q: 0.046, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R37[0][B]</td>
<td>cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R37[0][B]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[40]</td>
</tr>
<tr>
<td>4.342</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/A[40]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>cic_filter_q/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 87.228%; tC2Q: 0.046, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/DOUT[47]</td>
</tr>
<tr>
<td>4.342</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/A[47]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>cic_filter_i/CIC_Filter/comb[2].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 87.228%; tC2Q: 0.046, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[3][B]</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[47]</td>
</tr>
<tr>
<td>4.342</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[47]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 87.228%; tC2Q: 0.046, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[3][B]</td>
<td>cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.029</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[0].comb_inst/add_59_s2/DOUT[40]</td>
</tr>
<tr>
<td>4.342</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/A[40]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5746</td>
<td>IOL7[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.983</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2/CLK</td>
</tr>
<tr>
<td>4.098</td>
<td>0.115</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>cic_filter_i/CIC_Filter/comb[1].comb_inst/add_59_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 87.228%; tC2Q: 0.046, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 34.947%; route: 2.591, 65.053%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>27.552</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/ctrl/waveform_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>37.681</td>
<td>4.117</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/ctrl/waveform_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>66.483</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/ctrl/waveform_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>27.552</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/ctrl/waveform_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>37.681</td>
<td>4.117</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/ctrl/waveform_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>66.483</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/ctrl/waveform_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>27.552</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/ctrl/FreqCtrl_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>37.681</td>
<td>4.117</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/ctrl/FreqCtrl_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>66.483</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/ctrl/FreqCtrl_20_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>27.552</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/ctrl/FreqCtrl_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>37.681</td>
<td>4.117</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/ctrl/FreqCtrl_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>66.483</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/ctrl/FreqCtrl_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>27.552</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/ctrl/PhaseCtrl_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>37.681</td>
<td>4.117</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/ctrl/PhaseCtrl_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>66.483</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/ctrl/PhaseCtrl_21_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>27.552</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/PhaseAdder/phase_reg_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>37.681</td>
<td>4.117</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/PhaseAdder/phase_reg_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>66.483</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/PhaseAdder/phase_reg_17_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>27.552</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/PhaseAdder/DDS_LFSR/rand_num_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>37.681</td>
<td>4.117</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/PhaseAdder/DDS_LFSR/rand_num_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>66.483</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/PhaseAdder/DDS_LFSR/rand_num_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>27.552</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/DDS_LUT/sin_mem_out_s_d_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>37.681</td>
<td>4.117</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/DDS_LUT/sin_mem_out_s_d_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>66.483</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/DDS_LUT/sin_mem_out_s_d_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>27.552</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[6]_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>37.681</td>
<td>4.117</td>
<td>tNET</td>
<td>FF</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[6]_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>66.483</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[6]_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>27.552</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/u2_symmetric_rounding/dout_38_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>37.681</td>
<td>4.117</td>
<td>tNET</td>
<td>FF</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/u2_symmetric_rounding/dout_38_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>66.483</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/u2_symmetric_rounding/dout_38_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5746</td>
<td>clk_i_d</td>
<td>41.023</td>
<td>4.117</td>
</tr>
<tr>
<td>516</td>
<td>shift_switch_addr[2]</td>
<td>58.218</td>
<td>3.086</td>
</tr>
<tr>
<td>516</td>
<td>shift_switch_addr[2]</td>
<td>57.888</td>
<td>3.299</td>
</tr>
<tr>
<td>259</td>
<td>shift_switch_addr[3]</td>
<td>58.386</td>
<td>3.173</td>
</tr>
<tr>
<td>259</td>
<td>shift_switch_addr[3]</td>
<td>57.609</td>
<td>3.949</td>
</tr>
<tr>
<td>130</td>
<td>shift_switch_addr[4]</td>
<td>57.543</td>
<td>4.147</td>
</tr>
<tr>
<td>130</td>
<td>shift_switch_addr[4]</td>
<td>58.695</td>
<td>2.995</td>
</tr>
<tr>
<td>102</td>
<td>adc_o[0]</td>
<td>41.023</td>
<td>3.402</td>
</tr>
<tr>
<td>88</td>
<td>adc_o[4]</td>
<td>43.700</td>
<td>2.862</td>
</tr>
<tr>
<td>79</td>
<td>addr_dx_sin[22]</td>
<td>56.645</td>
<td>1.570</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R38C29</td>
<td>90.28%</td>
</tr>
<tr>
<td>R38C38</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C43</td>
<td>88.89%</td>
</tr>
<tr>
<td>R38C5</td>
<td>87.50%</td>
</tr>
<tr>
<td>R38C28</td>
<td>87.50%</td>
</tr>
<tr>
<td>R39C29</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R35C3</td>
<td>86.11%</td>
</tr>
<tr>
<td>R38C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R38C32</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 62.5 -waveform {0 31.25} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
