/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [41:0] celloutsig_0_14z;
  reg [5:0] celloutsig_0_17z;
  reg [4:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [16:0] celloutsig_0_28z;
  wire [15:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = in_data[1] | in_data[14];
  assign celloutsig_1_3z = celloutsig_1_1z[5] | celloutsig_1_2z;
  assign celloutsig_0_4z = celloutsig_0_2z ^ celloutsig_0_3z[2];
  assign celloutsig_0_6z = ~(celloutsig_0_0z[5] ^ celloutsig_0_4z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[4] ^ in_data[181]);
  assign celloutsig_0_14z = { celloutsig_0_12z[6:0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, 1'h0, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z } / { 1'h1, celloutsig_0_11z, celloutsig_0_9z, 1'h0, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_4z = { celloutsig_1_0z[5:1], celloutsig_1_2z } >= { celloutsig_1_0z[5:1], celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[45:43] < celloutsig_0_0z[5:3];
  assign celloutsig_1_7z = in_data[167:162] % { 1'h1, celloutsig_1_0z[4:0] };
  assign celloutsig_0_22z = celloutsig_0_0z[8:1] % { 1'h1, celloutsig_0_17z[4:2], celloutsig_0_20z };
  assign celloutsig_1_19z = { celloutsig_1_1z[12:8], celloutsig_1_2z } * { in_data[152:148], celloutsig_1_4z };
  assign celloutsig_1_18z = | celloutsig_1_7z[4:0];
  assign celloutsig_0_10z = | { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_2z = ^ { in_data[35:27], celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[3:0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z } >> { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_7z[4:1] >> celloutsig_0_7z[10:7];
  assign celloutsig_0_28z = { celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_1z } >> { celloutsig_0_22z[0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_3z = { celloutsig_0_0z[5:1], celloutsig_0_2z } >> in_data[34:29];
  assign celloutsig_1_1z = { in_data[126:115], celloutsig_1_0z, celloutsig_1_0z } >> { in_data[144:127], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[66:58] >> in_data[10:2];
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z } <<< in_data[42:31];
  assign celloutsig_0_11z = celloutsig_0_7z[5:0] <<< { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[145:140] <<< in_data[188:183];
  assign celloutsig_0_8z = celloutsig_0_0z[6:4] >>> celloutsig_0_3z[2:0];
  assign celloutsig_0_20z = { celloutsig_0_14z[25:23], celloutsig_0_4z } >>> celloutsig_0_17z[4:1];
  assign celloutsig_0_21z = celloutsig_0_0z[3:1] >>> celloutsig_0_18z[3:1];
  assign celloutsig_0_29z = { celloutsig_0_18z[3:2], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_21z } >>> { celloutsig_0_14z[23:17], celloutsig_0_22z, celloutsig_0_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_17z = in_data[61:56];
  always_latch
    if (clkin_data[32]) celloutsig_0_18z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_18z = { celloutsig_0_17z[4:1], celloutsig_0_4z };
  assign { out_data[128], out_data[101:96], out_data[48:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
