

================================================================
== Vivado HLS Report for 'generate_binary_matr_1'
================================================================
* Date:           Mon Dec  2 09:46:31 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.642 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1601|     1601| 16.010 us | 16.010 us |  1601|  1601|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- gen_iter  |     1600|     1600|        16|          -|          -|   100|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lfsr_V = load i16* @global_lfsr_seed_V, align 2" [./layer.h:84]   --->   Operation 18 'load' 'lfsr_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %.backedge" [./layer.h:86]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.77>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_090_0 = phi i16 [ %lfsr_V, %0 ], [ %or_ln68_46, %.backedge.backedge ]"   --->   Operation 20 'phi' 'p_090_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zeros_added_0 = phi i32 [ 0, %0 ], [ %zeros_added_0_be, %.backedge.backedge ]" [./layer.h:97]   --->   Operation 21 'phi' 'zeros_added_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.backedge.backedge ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.48ns)   --->   "%icmp_ln86 = icmp eq i7 %i_0, -28" [./layer.h:86]   --->   Operation 23 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [./layer.h:86]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %33, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0" [./layer.h:86]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str22) nounwind" [./layer.h:87]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %i_0 to i64" [./layer.h:96]   --->   Operation 28 'zext' 'zext_ln96' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln91 = trunc i16 %p_090_0 to i1" [./layer.h:91]   --->   Operation 29 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 2)" [./layer.h:91]   --->   Operation 30 'bitselect' 'tmp' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 3)" [./layer.h:91]   --->   Operation 31 'bitselect' 'tmp_187' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 5)" [./layer.h:91]   --->   Operation 32 'bitselect' 'tmp_188' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_090_0, i32 1, i32 15)" [./layer.h:92]   --->   Operation 33 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%sext_ln1503 = sext i15 %trunc_ln5 to i16" [./layer.h:92]   --->   Operation 34 'sext' 'sext_ln1503' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 1)" [./layer.h:92]   --->   Operation 35 'bitselect' 'tmp_189' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_48 = xor i1 %tmp, %trunc_ln91" [./layer.h:92]   --->   Operation 36 'xor' 'xor_ln68_48' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_49 = xor i1 %tmp_187, %tmp_188" [./layer.h:92]   --->   Operation 37 'xor' 'xor_ln68_49' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68 = xor i1 %xor_ln68_49, %xor_ln68_48" [./layer.h:92]   --->   Operation 38 'xor' 'xor_ln68' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68, i15 0)" [./layer.h:92]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68 = or i16 %shl_ln, %sext_ln1503" [./layer.h:92]   --->   Operation 40 'or' 'or_ln68' <Predicate = (!icmp_ln86)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln94 = icmp sgt i32 %zeros_added_0, 18" [./layer.h:94]   --->   Operation 41 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln94)   --->   "%xor_ln94 = xor i1 %tmp_189, true" [./layer.h:94]   --->   Operation 42 'xor' 'xor_ln94' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94 = or i1 %icmp_ln94, %xor_ln94" [./layer.h:94]   --->   Operation 43 'or' 'or_ln94' <Predicate = (!icmp_ln86)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%matrix_0_addr = getelementptr [100 x i1]* %matrix_0, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 44 'getelementptr' 'matrix_0_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %or_ln94, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.0, label %1" [./layer.h:94]   --->   Operation 45 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_0_addr, align 1" [./layer.h:96]   --->   Operation 46 'store' <Predicate = (!icmp_ln86 & !or_ln94)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_2 : Operation 47 [1/1] (2.55ns)   --->   "%add_ln97 = add nsw i32 %zeros_added_0, 1" [./layer.h:97]   --->   Operation 47 'add' 'add_ln97' <Predicate = (!icmp_ln86 & !or_ln94)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1" [./layer.h:98]   --->   Operation 48 'br' <Predicate = (!icmp_ln86 & !or_ln94)> <Delay = 1.76>
ST_2 : Operation 49 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_0_addr, align 1" [./layer.h:101]   --->   Operation 49 'store' <Predicate = (!icmp_ln86 & or_ln94)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_2 : Operation 50 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1"   --->   Operation 50 'br' <Predicate = (!icmp_ln86 & or_ln94)> <Delay = 1.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zeros_added_2_0 = phi i32 [ %add_ln97, %1 ], [ %zeros_added_0, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.0 ]" [./layer.h:97]   --->   Operation 51 'phi' 'zeros_added_2_0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 4)" [./layer.h:91]   --->   Operation 52 'bitselect' 'tmp_190' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 6)" [./layer.h:91]   --->   Operation 53 'bitselect' 'tmp_191' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%trunc_ln1503_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68, i32 1, i32 15)" [./layer.h:92]   --->   Operation 54 'partselect' 'trunc_ln1503_s' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%sext_ln1503_16 = sext i15 %trunc_ln1503_s to i16" [./layer.h:92]   --->   Operation 55 'sext' 'sext_ln1503_16' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 1)" [./layer.h:92]   --->   Operation 56 'bitselect' 'tmp_192' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%xor_ln68_50 = xor i1 %tmp_187, %tmp_189" [./layer.h:92]   --->   Operation 57 'xor' 'xor_ln68_50' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%xor_ln68_51 = xor i1 %tmp_190, %tmp_191" [./layer.h:92]   --->   Operation 58 'xor' 'xor_ln68_51' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%xor_ln68_52 = xor i1 %xor_ln68_51, %xor_ln68_50" [./layer.h:92]   --->   Operation 59 'xor' 'xor_ln68_52' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%shl_ln68_1 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_52, i15 0)" [./layer.h:92]   --->   Operation 60 'bitconcatenate' 'shl_ln68_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_16 = or i16 %shl_ln68_1, %sext_ln1503_16" [./layer.h:92]   --->   Operation 61 'or' 'or_ln68_16' <Predicate = (!icmp_ln86)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.47ns)   --->   "%icmp_ln94_16 = icmp sgt i32 %zeros_added_2_0, 18" [./layer.h:94]   --->   Operation 62 'icmp' 'icmp_ln94_16' <Predicate = (!icmp_ln86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_16)   --->   "%xor_ln94_16 = xor i1 %tmp_192, true" [./layer.h:94]   --->   Operation 63 'xor' 'xor_ln94_16' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_16 = or i1 %icmp_ln94_16, %xor_ln94_16" [./layer.h:94]   --->   Operation 64 'or' 'or_ln94_16' <Predicate = (!icmp_ln86)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%matrix_1_addr = getelementptr [100 x i1]* %matrix_1, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 65 'getelementptr' 'matrix_1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %or_ln94_16, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.1, label %2" [./layer.h:94]   --->   Operation 66 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_1_addr, align 1" [./layer.h:96]   --->   Operation 67 'store' <Predicate = (!icmp_ln86 & !or_ln94_16)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_2 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln97_16 = add nsw i32 %zeros_added_2_0, 1" [./layer.h:97]   --->   Operation 68 'add' 'add_ln97_16' <Predicate = (!icmp_ln86 & !or_ln94_16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2" [./layer.h:98]   --->   Operation 69 'br' <Predicate = (!icmp_ln86 & !or_ln94_16)> <Delay = 1.76>
ST_2 : Operation 70 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_1_addr, align 1" [./layer.h:101]   --->   Operation 70 'store' <Predicate = (!icmp_ln86 & or_ln94_16)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_2 : Operation 71 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2"   --->   Operation 71 'br' <Predicate = (!icmp_ln86 & or_ln94_16)> <Delay = 1.76>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "store i16 %p_090_0, i16* @global_lfsr_seed_V, align 2" [./layer.h:105]   --->   Operation 72 'store' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [./layer.h:106]   --->   Operation 73 'ret' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.77>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zeros_added_2_1 = phi i32 [ %add_ln97_16, %2 ], [ %zeros_added_2_0, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.1 ]" [./layer.h:97]   --->   Operation 74 'phi' 'zeros_added_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 7)" [./layer.h:91]   --->   Operation 75 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%trunc_ln1503_15 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_16, i32 1, i32 15)" [./layer.h:92]   --->   Operation 76 'partselect' 'trunc_ln1503_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%sext_ln1503_17 = sext i15 %trunc_ln1503_15 to i16" [./layer.h:92]   --->   Operation 77 'sext' 'sext_ln1503_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 1)" [./layer.h:92]   --->   Operation 78 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%xor_ln68_53 = xor i1 %tmp_190, %tmp_192" [./layer.h:92]   --->   Operation 79 'xor' 'xor_ln68_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%xor_ln68_54 = xor i1 %tmp_188, %tmp_193" [./layer.h:92]   --->   Operation 80 'xor' 'xor_ln68_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%xor_ln68_55 = xor i1 %xor_ln68_54, %xor_ln68_53" [./layer.h:92]   --->   Operation 81 'xor' 'xor_ln68_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%shl_ln68_2 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_55, i15 0)" [./layer.h:92]   --->   Operation 82 'bitconcatenate' 'shl_ln68_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_17 = or i16 %shl_ln68_2, %sext_ln1503_17" [./layer.h:92]   --->   Operation 83 'or' 'or_ln68_17' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (2.47ns)   --->   "%icmp_ln94_17 = icmp sgt i32 %zeros_added_2_1, 18" [./layer.h:94]   --->   Operation 84 'icmp' 'icmp_ln94_17' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_17)   --->   "%xor_ln94_17 = xor i1 %tmp_194, true" [./layer.h:94]   --->   Operation 85 'xor' 'xor_ln94_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_17 = or i1 %icmp_ln94_17, %xor_ln94_17" [./layer.h:94]   --->   Operation 86 'or' 'or_ln94_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%matrix_2_addr = getelementptr [100 x i1]* %matrix_2, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 87 'getelementptr' 'matrix_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %or_ln94_17, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.2, label %3" [./layer.h:94]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_2_addr, align 1" [./layer.h:96]   --->   Operation 89 'store' <Predicate = (!or_ln94_17)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln97_17 = add nsw i32 %zeros_added_2_1, 1" [./layer.h:97]   --->   Operation 90 'add' 'add_ln97_17' <Predicate = (!or_ln94_17)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3" [./layer.h:98]   --->   Operation 91 'br' <Predicate = (!or_ln94_17)> <Delay = 1.76>
ST_3 : Operation 92 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_2_addr, align 1" [./layer.h:101]   --->   Operation 92 'store' <Predicate = (or_ln94_17)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 93 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3"   --->   Operation 93 'br' <Predicate = (or_ln94_17)> <Delay = 1.76>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zeros_added_2_2 = phi i32 [ %add_ln97_17, %3 ], [ %zeros_added_2_1, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.2 ]" [./layer.h:97]   --->   Operation 94 'phi' 'zeros_added_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 8)" [./layer.h:91]   --->   Operation 95 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%trunc_ln1503_16 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_17, i32 1, i32 15)" [./layer.h:92]   --->   Operation 96 'partselect' 'trunc_ln1503_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%sext_ln1503_18 = sext i15 %trunc_ln1503_16 to i16" [./layer.h:92]   --->   Operation 97 'sext' 'sext_ln1503_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 1)" [./layer.h:92]   --->   Operation 98 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%xor_ln68_56 = xor i1 %tmp_188, %tmp_194" [./layer.h:92]   --->   Operation 99 'xor' 'xor_ln68_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%xor_ln68_57 = xor i1 %tmp_191, %tmp_195" [./layer.h:92]   --->   Operation 100 'xor' 'xor_ln68_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%xor_ln68_58 = xor i1 %xor_ln68_57, %xor_ln68_56" [./layer.h:92]   --->   Operation 101 'xor' 'xor_ln68_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%shl_ln68_3 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_58, i15 0)" [./layer.h:92]   --->   Operation 102 'bitconcatenate' 'shl_ln68_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_18 = or i16 %shl_ln68_3, %sext_ln1503_18" [./layer.h:92]   --->   Operation 103 'or' 'or_ln68_18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln94_18 = icmp sgt i32 %zeros_added_2_2, 18" [./layer.h:94]   --->   Operation 104 'icmp' 'icmp_ln94_18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_18)   --->   "%xor_ln94_18 = xor i1 %tmp_196, true" [./layer.h:94]   --->   Operation 105 'xor' 'xor_ln94_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_18 = or i1 %icmp_ln94_18, %xor_ln94_18" [./layer.h:94]   --->   Operation 106 'or' 'or_ln94_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%matrix_3_addr = getelementptr [100 x i1]* %matrix_3, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 107 'getelementptr' 'matrix_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %or_ln94_18, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.3, label %4" [./layer.h:94]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_3_addr, align 1" [./layer.h:96]   --->   Operation 109 'store' <Predicate = (!or_ln94_18)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln97_18 = add nsw i32 %zeros_added_2_2, 1" [./layer.h:97]   --->   Operation 110 'add' 'add_ln97_18' <Predicate = (!or_ln94_18)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4" [./layer.h:98]   --->   Operation 111 'br' <Predicate = (!or_ln94_18)> <Delay = 1.76>
ST_3 : Operation 112 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_3_addr, align 1" [./layer.h:101]   --->   Operation 112 'store' <Predicate = (or_ln94_18)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 113 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4"   --->   Operation 113 'br' <Predicate = (or_ln94_18)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.77>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zeros_added_2_3 = phi i32 [ %add_ln97_18, %4 ], [ %zeros_added_2_2, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.3 ]" [./layer.h:97]   --->   Operation 114 'phi' 'zeros_added_2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 9)" [./layer.h:91]   --->   Operation 115 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%trunc_ln1503_17 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_18, i32 1, i32 15)" [./layer.h:92]   --->   Operation 116 'partselect' 'trunc_ln1503_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%sext_ln1503_19 = sext i15 %trunc_ln1503_17 to i16" [./layer.h:92]   --->   Operation 117 'sext' 'sext_ln1503_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 1)" [./layer.h:92]   --->   Operation 118 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%xor_ln68_59 = xor i1 %tmp_191, %tmp_196" [./layer.h:92]   --->   Operation 119 'xor' 'xor_ln68_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%xor_ln68_60 = xor i1 %tmp_193, %tmp_197" [./layer.h:92]   --->   Operation 120 'xor' 'xor_ln68_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%xor_ln68_61 = xor i1 %xor_ln68_60, %xor_ln68_59" [./layer.h:92]   --->   Operation 121 'xor' 'xor_ln68_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%shl_ln68_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_61, i15 0)" [./layer.h:92]   --->   Operation 122 'bitconcatenate' 'shl_ln68_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_19 = or i16 %shl_ln68_4, %sext_ln1503_19" [./layer.h:92]   --->   Operation 123 'or' 'or_ln68_19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln94_19 = icmp sgt i32 %zeros_added_2_3, 18" [./layer.h:94]   --->   Operation 124 'icmp' 'icmp_ln94_19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_19)   --->   "%xor_ln94_19 = xor i1 %tmp_198, true" [./layer.h:94]   --->   Operation 125 'xor' 'xor_ln94_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_19 = or i1 %icmp_ln94_19, %xor_ln94_19" [./layer.h:94]   --->   Operation 126 'or' 'or_ln94_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%matrix_4_addr = getelementptr [100 x i1]* %matrix_4, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 127 'getelementptr' 'matrix_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %or_ln94_19, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.4, label %5" [./layer.h:94]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_4_addr, align 1" [./layer.h:96]   --->   Operation 129 'store' <Predicate = (!or_ln94_19)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_4 : Operation 130 [1/1] (2.55ns)   --->   "%add_ln97_19 = add nsw i32 %zeros_added_2_3, 1" [./layer.h:97]   --->   Operation 130 'add' 'add_ln97_19' <Predicate = (!or_ln94_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5" [./layer.h:98]   --->   Operation 131 'br' <Predicate = (!or_ln94_19)> <Delay = 1.76>
ST_4 : Operation 132 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_4_addr, align 1" [./layer.h:101]   --->   Operation 132 'store' <Predicate = (or_ln94_19)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_4 : Operation 133 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5"   --->   Operation 133 'br' <Predicate = (or_ln94_19)> <Delay = 1.76>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zeros_added_2_4 = phi i32 [ %add_ln97_19, %5 ], [ %zeros_added_2_3, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.4 ]" [./layer.h:97]   --->   Operation 134 'phi' 'zeros_added_2_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 10)" [./layer.h:91]   --->   Operation 135 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%trunc_ln1503_18 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_19, i32 1, i32 15)" [./layer.h:92]   --->   Operation 136 'partselect' 'trunc_ln1503_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%sext_ln1503_20 = sext i15 %trunc_ln1503_18 to i16" [./layer.h:92]   --->   Operation 137 'sext' 'sext_ln1503_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 1)" [./layer.h:92]   --->   Operation 138 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%xor_ln68_62 = xor i1 %tmp_193, %tmp_198" [./layer.h:92]   --->   Operation 139 'xor' 'xor_ln68_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%xor_ln68_63 = xor i1 %tmp_195, %tmp_199" [./layer.h:92]   --->   Operation 140 'xor' 'xor_ln68_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%xor_ln68_64 = xor i1 %xor_ln68_63, %xor_ln68_62" [./layer.h:92]   --->   Operation 141 'xor' 'xor_ln68_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%shl_ln68_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_64, i15 0)" [./layer.h:92]   --->   Operation 142 'bitconcatenate' 'shl_ln68_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_20 = or i16 %shl_ln68_5, %sext_ln1503_20" [./layer.h:92]   --->   Operation 143 'or' 'or_ln68_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (2.47ns)   --->   "%icmp_ln94_20 = icmp sgt i32 %zeros_added_2_4, 18" [./layer.h:94]   --->   Operation 144 'icmp' 'icmp_ln94_20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_20)   --->   "%xor_ln94_20 = xor i1 %tmp_200, true" [./layer.h:94]   --->   Operation 145 'xor' 'xor_ln94_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_20 = or i1 %icmp_ln94_20, %xor_ln94_20" [./layer.h:94]   --->   Operation 146 'or' 'or_ln94_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%matrix_5_addr = getelementptr [100 x i1]* %matrix_5, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 147 'getelementptr' 'matrix_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %or_ln94_20, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.5, label %6" [./layer.h:94]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_5_addr, align 1" [./layer.h:96]   --->   Operation 149 'store' <Predicate = (!or_ln94_20)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_4 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln97_20 = add nsw i32 %zeros_added_2_4, 1" [./layer.h:97]   --->   Operation 150 'add' 'add_ln97_20' <Predicate = (!or_ln94_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6" [./layer.h:98]   --->   Operation 151 'br' <Predicate = (!or_ln94_20)> <Delay = 1.76>
ST_4 : Operation 152 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_5_addr, align 1" [./layer.h:101]   --->   Operation 152 'store' <Predicate = (or_ln94_20)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_4 : Operation 153 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6"   --->   Operation 153 'br' <Predicate = (or_ln94_20)> <Delay = 1.76>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 11)" [./layer.h:91]   --->   Operation 154 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%trunc_ln1503_19 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_20, i32 1, i32 15)" [./layer.h:92]   --->   Operation 155 'partselect' 'trunc_ln1503_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%sext_ln1503_21 = sext i15 %trunc_ln1503_19 to i16" [./layer.h:92]   --->   Operation 156 'sext' 'sext_ln1503_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%xor_ln68_65 = xor i1 %tmp_195, %tmp_200" [./layer.h:92]   --->   Operation 157 'xor' 'xor_ln68_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%xor_ln68_66 = xor i1 %tmp_197, %tmp_201" [./layer.h:92]   --->   Operation 158 'xor' 'xor_ln68_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%xor_ln68_67 = xor i1 %xor_ln68_66, %xor_ln68_65" [./layer.h:92]   --->   Operation 159 'xor' 'xor_ln68_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%shl_ln68_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_67, i15 0)" [./layer.h:92]   --->   Operation 160 'bitconcatenate' 'shl_ln68_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_21 = or i16 %shl_ln68_6, %sext_ln1503_21" [./layer.h:92]   --->   Operation 161 'or' 'or_ln68_21' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.77>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zeros_added_2_5 = phi i32 [ %add_ln97_20, %6 ], [ %zeros_added_2_4, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.5 ]" [./layer.h:97]   --->   Operation 162 'phi' 'zeros_added_2_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 1)" [./layer.h:92]   --->   Operation 163 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (2.47ns)   --->   "%icmp_ln94_21 = icmp sgt i32 %zeros_added_2_5, 18" [./layer.h:94]   --->   Operation 164 'icmp' 'icmp_ln94_21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_21)   --->   "%xor_ln94_21 = xor i1 %tmp_202, true" [./layer.h:94]   --->   Operation 165 'xor' 'xor_ln94_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_21 = or i1 %icmp_ln94_21, %xor_ln94_21" [./layer.h:94]   --->   Operation 166 'or' 'or_ln94_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%matrix_6_addr = getelementptr [100 x i1]* %matrix_6, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 167 'getelementptr' 'matrix_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %or_ln94_21, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.6, label %7" [./layer.h:94]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_6_addr, align 1" [./layer.h:96]   --->   Operation 169 'store' <Predicate = (!or_ln94_21)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_5 : Operation 170 [1/1] (2.55ns)   --->   "%add_ln97_21 = add nsw i32 %zeros_added_2_5, 1" [./layer.h:97]   --->   Operation 170 'add' 'add_ln97_21' <Predicate = (!or_ln94_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7" [./layer.h:98]   --->   Operation 171 'br' <Predicate = (!or_ln94_21)> <Delay = 1.76>
ST_5 : Operation 172 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_6_addr, align 1" [./layer.h:101]   --->   Operation 172 'store' <Predicate = (or_ln94_21)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_5 : Operation 173 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7"   --->   Operation 173 'br' <Predicate = (or_ln94_21)> <Delay = 1.76>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zeros_added_2_6 = phi i32 [ %add_ln97_21, %7 ], [ %zeros_added_2_5, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.6 ]" [./layer.h:97]   --->   Operation 174 'phi' 'zeros_added_2_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 8)" [./layer.h:91]   --->   Operation 175 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 9)" [./layer.h:91]   --->   Operation 176 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 11)" [./layer.h:91]   --->   Operation 177 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%trunc_ln1503_20 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_21, i32 1, i32 15)" [./layer.h:92]   --->   Operation 178 'partselect' 'trunc_ln1503_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%sext_ln1503_22 = sext i15 %trunc_ln1503_20 to i16" [./layer.h:92]   --->   Operation 179 'sext' 'sext_ln1503_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 1)" [./layer.h:92]   --->   Operation 180 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%xor_ln68_68 = xor i1 %tmp_203, %tmp_202" [./layer.h:92]   --->   Operation 181 'xor' 'xor_ln68_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%xor_ln68_69 = xor i1 %tmp_204, %tmp_205" [./layer.h:92]   --->   Operation 182 'xor' 'xor_ln68_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%xor_ln68_70 = xor i1 %xor_ln68_69, %xor_ln68_68" [./layer.h:92]   --->   Operation 183 'xor' 'xor_ln68_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%shl_ln68_7 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_70, i15 0)" [./layer.h:92]   --->   Operation 184 'bitconcatenate' 'shl_ln68_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_22 = or i16 %shl_ln68_7, %sext_ln1503_22" [./layer.h:92]   --->   Operation 185 'or' 'or_ln68_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (2.47ns)   --->   "%icmp_ln94_22 = icmp sgt i32 %zeros_added_2_6, 18" [./layer.h:94]   --->   Operation 186 'icmp' 'icmp_ln94_22' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_22)   --->   "%xor_ln94_22 = xor i1 %tmp_206, true" [./layer.h:94]   --->   Operation 187 'xor' 'xor_ln94_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_22 = or i1 %icmp_ln94_22, %xor_ln94_22" [./layer.h:94]   --->   Operation 188 'or' 'or_ln94_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%matrix_7_addr = getelementptr [100 x i1]* %matrix_7, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 189 'getelementptr' 'matrix_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %or_ln94_22, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.7, label %8" [./layer.h:94]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_7_addr, align 1" [./layer.h:96]   --->   Operation 191 'store' <Predicate = (!or_ln94_22)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_5 : Operation 192 [1/1] (2.55ns)   --->   "%add_ln97_22 = add nsw i32 %zeros_added_2_6, 1" [./layer.h:97]   --->   Operation 192 'add' 'add_ln97_22' <Predicate = (!or_ln94_22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8" [./layer.h:98]   --->   Operation 193 'br' <Predicate = (!or_ln94_22)> <Delay = 1.76>
ST_5 : Operation 194 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_7_addr, align 1" [./layer.h:101]   --->   Operation 194 'store' <Predicate = (or_ln94_22)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_5 : Operation 195 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8"   --->   Operation 195 'br' <Predicate = (or_ln94_22)> <Delay = 1.76>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 8)" [./layer.h:91]   --->   Operation 196 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 9)" [./layer.h:91]   --->   Operation 197 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 11)" [./layer.h:91]   --->   Operation 198 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%trunc_ln1503_21 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_22, i32 1, i32 15)" [./layer.h:92]   --->   Operation 199 'partselect' 'trunc_ln1503_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%sext_ln1503_23 = sext i15 %trunc_ln1503_21 to i16" [./layer.h:92]   --->   Operation 200 'sext' 'sext_ln1503_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%xor_ln68_95 = xor i1 %tmp_207, %tmp_206" [./layer.h:92]   --->   Operation 201 'xor' 'xor_ln68_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%xor_ln68_96 = xor i1 %tmp_208, %tmp_209" [./layer.h:92]   --->   Operation 202 'xor' 'xor_ln68_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%xor_ln68_71 = xor i1 %xor_ln68_96, %xor_ln68_95" [./layer.h:92]   --->   Operation 203 'xor' 'xor_ln68_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%shl_ln68_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_71, i15 0)" [./layer.h:92]   --->   Operation 204 'bitconcatenate' 'shl_ln68_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_23 = or i16 %shl_ln68_8, %sext_ln1503_23" [./layer.h:92]   --->   Operation 205 'or' 'or_ln68_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.77>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%zeros_added_2_7 = phi i32 [ %add_ln97_22, %8 ], [ %zeros_added_2_6, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.7 ]" [./layer.h:97]   --->   Operation 206 'phi' 'zeros_added_2_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 1)" [./layer.h:92]   --->   Operation 207 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (2.47ns)   --->   "%icmp_ln94_23 = icmp sgt i32 %zeros_added_2_7, 18" [./layer.h:94]   --->   Operation 208 'icmp' 'icmp_ln94_23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_23)   --->   "%xor_ln94_23 = xor i1 %tmp_210, true" [./layer.h:94]   --->   Operation 209 'xor' 'xor_ln94_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_23 = or i1 %icmp_ln94_23, %xor_ln94_23" [./layer.h:94]   --->   Operation 210 'or' 'or_ln94_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%matrix_8_addr = getelementptr [100 x i1]* %matrix_8, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 211 'getelementptr' 'matrix_8_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %or_ln94_23, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.8, label %9" [./layer.h:94]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_8_addr, align 1" [./layer.h:96]   --->   Operation 213 'store' <Predicate = (!or_ln94_23)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_6 : Operation 214 [1/1] (2.55ns)   --->   "%add_ln97_23 = add nsw i32 %zeros_added_2_7, 1" [./layer.h:97]   --->   Operation 214 'add' 'add_ln97_23' <Predicate = (!or_ln94_23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9" [./layer.h:98]   --->   Operation 215 'br' <Predicate = (!or_ln94_23)> <Delay = 1.76>
ST_6 : Operation 216 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_8_addr, align 1" [./layer.h:101]   --->   Operation 216 'store' <Predicate = (or_ln94_23)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_6 : Operation 217 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9"   --->   Operation 217 'br' <Predicate = (or_ln94_23)> <Delay = 1.76>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%zeros_added_2_8 = phi i32 [ %add_ln97_23, %9 ], [ %zeros_added_2_7, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.8 ]" [./layer.h:97]   --->   Operation 218 'phi' 'zeros_added_2_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 8)" [./layer.h:91]   --->   Operation 219 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 9)" [./layer.h:91]   --->   Operation 220 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 11)" [./layer.h:91]   --->   Operation 221 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%trunc_ln1503_22 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_23, i32 1, i32 15)" [./layer.h:92]   --->   Operation 222 'partselect' 'trunc_ln1503_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%sext_ln1503_24 = sext i15 %trunc_ln1503_22 to i16" [./layer.h:92]   --->   Operation 223 'sext' 'sext_ln1503_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 1)" [./layer.h:92]   --->   Operation 224 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%xor_ln68_97 = xor i1 %tmp_211, %tmp_210" [./layer.h:92]   --->   Operation 225 'xor' 'xor_ln68_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%xor_ln68_98 = xor i1 %tmp_212, %tmp_213" [./layer.h:92]   --->   Operation 226 'xor' 'xor_ln68_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%xor_ln68_72 = xor i1 %xor_ln68_98, %xor_ln68_97" [./layer.h:92]   --->   Operation 227 'xor' 'xor_ln68_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%shl_ln68_9 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_72, i15 0)" [./layer.h:92]   --->   Operation 228 'bitconcatenate' 'shl_ln68_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_24 = or i16 %shl_ln68_9, %sext_ln1503_24" [./layer.h:92]   --->   Operation 229 'or' 'or_ln68_24' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (2.47ns)   --->   "%icmp_ln94_24 = icmp sgt i32 %zeros_added_2_8, 18" [./layer.h:94]   --->   Operation 230 'icmp' 'icmp_ln94_24' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_24)   --->   "%xor_ln94_24 = xor i1 %tmp_214, true" [./layer.h:94]   --->   Operation 231 'xor' 'xor_ln94_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_24 = or i1 %icmp_ln94_24, %xor_ln94_24" [./layer.h:94]   --->   Operation 232 'or' 'or_ln94_24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%matrix_9_addr = getelementptr [100 x i1]* %matrix_9, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 233 'getelementptr' 'matrix_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %or_ln94_24, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.9, label %10" [./layer.h:94]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_9_addr, align 1" [./layer.h:96]   --->   Operation 235 'store' <Predicate = (!or_ln94_24)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_6 : Operation 236 [1/1] (2.55ns)   --->   "%add_ln97_24 = add nsw i32 %zeros_added_2_8, 1" [./layer.h:97]   --->   Operation 236 'add' 'add_ln97_24' <Predicate = (!or_ln94_24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10" [./layer.h:98]   --->   Operation 237 'br' <Predicate = (!or_ln94_24)> <Delay = 1.76>
ST_6 : Operation 238 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_9_addr, align 1" [./layer.h:101]   --->   Operation 238 'store' <Predicate = (or_ln94_24)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_6 : Operation 239 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10"   --->   Operation 239 'br' <Predicate = (or_ln94_24)> <Delay = 1.76>
ST_6 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 8)" [./layer.h:91]   --->   Operation 240 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 9)" [./layer.h:91]   --->   Operation 241 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 11)" [./layer.h:91]   --->   Operation 242 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%trunc_ln1503_23 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_24, i32 1, i32 15)" [./layer.h:92]   --->   Operation 243 'partselect' 'trunc_ln1503_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%sext_ln1503_25 = sext i15 %trunc_ln1503_23 to i16" [./layer.h:92]   --->   Operation 244 'sext' 'sext_ln1503_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%xor_ln68_99 = xor i1 %tmp_215, %tmp_214" [./layer.h:92]   --->   Operation 245 'xor' 'xor_ln68_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%xor_ln68_100 = xor i1 %tmp_216, %tmp_217" [./layer.h:92]   --->   Operation 246 'xor' 'xor_ln68_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%xor_ln68_73 = xor i1 %xor_ln68_100, %xor_ln68_99" [./layer.h:92]   --->   Operation 247 'xor' 'xor_ln68_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%shl_ln68_10 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_73, i15 0)" [./layer.h:92]   --->   Operation 248 'bitconcatenate' 'shl_ln68_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_25 = or i16 %shl_ln68_10, %sext_ln1503_25" [./layer.h:92]   --->   Operation 249 'or' 'or_ln68_25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.77>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%zeros_added_2_9 = phi i32 [ %add_ln97_24, %10 ], [ %zeros_added_2_8, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.9 ]" [./layer.h:97]   --->   Operation 250 'phi' 'zeros_added_2_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 1)" [./layer.h:92]   --->   Operation 251 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (2.47ns)   --->   "%icmp_ln94_25 = icmp sgt i32 %zeros_added_2_9, 18" [./layer.h:94]   --->   Operation 252 'icmp' 'icmp_ln94_25' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_25)   --->   "%xor_ln94_25 = xor i1 %tmp_218, true" [./layer.h:94]   --->   Operation 253 'xor' 'xor_ln94_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_25 = or i1 %icmp_ln94_25, %xor_ln94_25" [./layer.h:94]   --->   Operation 254 'or' 'or_ln94_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%matrix_10_addr = getelementptr [100 x i1]* %matrix_10, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 255 'getelementptr' 'matrix_10_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %or_ln94_25, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.10, label %11" [./layer.h:94]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_10_addr, align 1" [./layer.h:96]   --->   Operation 257 'store' <Predicate = (!or_ln94_25)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_7 : Operation 258 [1/1] (2.55ns)   --->   "%add_ln97_25 = add nsw i32 %zeros_added_2_9, 1" [./layer.h:97]   --->   Operation 258 'add' 'add_ln97_25' <Predicate = (!or_ln94_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11" [./layer.h:98]   --->   Operation 259 'br' <Predicate = (!or_ln94_25)> <Delay = 1.76>
ST_7 : Operation 260 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_10_addr, align 1" [./layer.h:101]   --->   Operation 260 'store' <Predicate = (or_ln94_25)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_7 : Operation 261 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11"   --->   Operation 261 'br' <Predicate = (or_ln94_25)> <Delay = 1.76>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%zeros_added_2_10 = phi i32 [ %add_ln97_25, %11 ], [ %zeros_added_2_9, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.10 ]" [./layer.h:97]   --->   Operation 262 'phi' 'zeros_added_2_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 8)" [./layer.h:91]   --->   Operation 263 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 9)" [./layer.h:91]   --->   Operation 264 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 11)" [./layer.h:91]   --->   Operation 265 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%trunc_ln1503_24 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_25, i32 1, i32 15)" [./layer.h:92]   --->   Operation 266 'partselect' 'trunc_ln1503_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%sext_ln1503_26 = sext i15 %trunc_ln1503_24 to i16" [./layer.h:92]   --->   Operation 267 'sext' 'sext_ln1503_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 1)" [./layer.h:92]   --->   Operation 268 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%xor_ln68_101 = xor i1 %tmp_219, %tmp_218" [./layer.h:92]   --->   Operation 269 'xor' 'xor_ln68_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%xor_ln68_102 = xor i1 %tmp_220, %tmp_221" [./layer.h:92]   --->   Operation 270 'xor' 'xor_ln68_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%xor_ln68_74 = xor i1 %xor_ln68_102, %xor_ln68_101" [./layer.h:92]   --->   Operation 271 'xor' 'xor_ln68_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%shl_ln68_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_74, i15 0)" [./layer.h:92]   --->   Operation 272 'bitconcatenate' 'shl_ln68_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_26 = or i16 %shl_ln68_11, %sext_ln1503_26" [./layer.h:92]   --->   Operation 273 'or' 'or_ln68_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (2.47ns)   --->   "%icmp_ln94_26 = icmp sgt i32 %zeros_added_2_10, 18" [./layer.h:94]   --->   Operation 274 'icmp' 'icmp_ln94_26' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_26)   --->   "%xor_ln94_26 = xor i1 %tmp_222, true" [./layer.h:94]   --->   Operation 275 'xor' 'xor_ln94_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 276 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_26 = or i1 %icmp_ln94_26, %xor_ln94_26" [./layer.h:94]   --->   Operation 276 'or' 'or_ln94_26' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%matrix_11_addr = getelementptr [100 x i1]* %matrix_11, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 277 'getelementptr' 'matrix_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %or_ln94_26, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.11, label %12" [./layer.h:94]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_11_addr, align 1" [./layer.h:96]   --->   Operation 279 'store' <Predicate = (!or_ln94_26)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_7 : Operation 280 [1/1] (2.55ns)   --->   "%add_ln97_26 = add nsw i32 %zeros_added_2_10, 1" [./layer.h:97]   --->   Operation 280 'add' 'add_ln97_26' <Predicate = (!or_ln94_26)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12" [./layer.h:98]   --->   Operation 281 'br' <Predicate = (!or_ln94_26)> <Delay = 1.76>
ST_7 : Operation 282 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_11_addr, align 1" [./layer.h:101]   --->   Operation 282 'store' <Predicate = (or_ln94_26)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_7 : Operation 283 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12"   --->   Operation 283 'br' <Predicate = (or_ln94_26)> <Delay = 1.76>
ST_7 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 8)" [./layer.h:91]   --->   Operation 284 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 9)" [./layer.h:91]   --->   Operation 285 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 11)" [./layer.h:91]   --->   Operation 286 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%trunc_ln1503_25 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_26, i32 1, i32 15)" [./layer.h:92]   --->   Operation 287 'partselect' 'trunc_ln1503_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%sext_ln1503_27 = sext i15 %trunc_ln1503_25 to i16" [./layer.h:92]   --->   Operation 288 'sext' 'sext_ln1503_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%xor_ln68_103 = xor i1 %tmp_223, %tmp_222" [./layer.h:92]   --->   Operation 289 'xor' 'xor_ln68_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%xor_ln68_104 = xor i1 %tmp_224, %tmp_225" [./layer.h:92]   --->   Operation 290 'xor' 'xor_ln68_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%xor_ln68_75 = xor i1 %xor_ln68_104, %xor_ln68_103" [./layer.h:92]   --->   Operation 291 'xor' 'xor_ln68_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%shl_ln68_12 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_75, i15 0)" [./layer.h:92]   --->   Operation 292 'bitconcatenate' 'shl_ln68_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_27 = or i16 %shl_ln68_12, %sext_ln1503_27" [./layer.h:92]   --->   Operation 293 'or' 'or_ln68_27' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.77>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%zeros_added_2_11 = phi i32 [ %add_ln97_26, %12 ], [ %zeros_added_2_10, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.11 ]" [./layer.h:97]   --->   Operation 294 'phi' 'zeros_added_2_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 1)" [./layer.h:92]   --->   Operation 295 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (2.47ns)   --->   "%icmp_ln94_27 = icmp sgt i32 %zeros_added_2_11, 18" [./layer.h:94]   --->   Operation 296 'icmp' 'icmp_ln94_27' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_27)   --->   "%xor_ln94_27 = xor i1 %tmp_226, true" [./layer.h:94]   --->   Operation 297 'xor' 'xor_ln94_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_27 = or i1 %icmp_ln94_27, %xor_ln94_27" [./layer.h:94]   --->   Operation 298 'or' 'or_ln94_27' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%matrix_12_addr = getelementptr [100 x i1]* %matrix_12, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 299 'getelementptr' 'matrix_12_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "br i1 %or_ln94_27, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.12, label %13" [./layer.h:94]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_12_addr, align 1" [./layer.h:96]   --->   Operation 301 'store' <Predicate = (!or_ln94_27)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_8 : Operation 302 [1/1] (2.55ns)   --->   "%add_ln97_27 = add nsw i32 %zeros_added_2_11, 1" [./layer.h:97]   --->   Operation 302 'add' 'add_ln97_27' <Predicate = (!or_ln94_27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13" [./layer.h:98]   --->   Operation 303 'br' <Predicate = (!or_ln94_27)> <Delay = 1.76>
ST_8 : Operation 304 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_12_addr, align 1" [./layer.h:101]   --->   Operation 304 'store' <Predicate = (or_ln94_27)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_8 : Operation 305 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13"   --->   Operation 305 'br' <Predicate = (or_ln94_27)> <Delay = 1.76>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%zeros_added_2_12 = phi i32 [ %add_ln97_27, %13 ], [ %zeros_added_2_11, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.12 ]" [./layer.h:97]   --->   Operation 306 'phi' 'zeros_added_2_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 8)" [./layer.h:91]   --->   Operation 307 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 9)" [./layer.h:91]   --->   Operation 308 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 11)" [./layer.h:91]   --->   Operation 309 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%trunc_ln1503_26 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_27, i32 1, i32 15)" [./layer.h:92]   --->   Operation 310 'partselect' 'trunc_ln1503_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%sext_ln1503_28 = sext i15 %trunc_ln1503_26 to i16" [./layer.h:92]   --->   Operation 311 'sext' 'sext_ln1503_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 1)" [./layer.h:92]   --->   Operation 312 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%xor_ln68_105 = xor i1 %tmp_227, %tmp_226" [./layer.h:92]   --->   Operation 313 'xor' 'xor_ln68_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%xor_ln68_106 = xor i1 %tmp_228, %tmp_229" [./layer.h:92]   --->   Operation 314 'xor' 'xor_ln68_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%xor_ln68_76 = xor i1 %xor_ln68_106, %xor_ln68_105" [./layer.h:92]   --->   Operation 315 'xor' 'xor_ln68_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%shl_ln68_13 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_76, i15 0)" [./layer.h:92]   --->   Operation 316 'bitconcatenate' 'shl_ln68_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_28 = or i16 %shl_ln68_13, %sext_ln1503_28" [./layer.h:92]   --->   Operation 317 'or' 'or_ln68_28' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [1/1] (2.47ns)   --->   "%icmp_ln94_28 = icmp sgt i32 %zeros_added_2_12, 18" [./layer.h:94]   --->   Operation 318 'icmp' 'icmp_ln94_28' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_28)   --->   "%xor_ln94_28 = xor i1 %tmp_230, true" [./layer.h:94]   --->   Operation 319 'xor' 'xor_ln94_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 320 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_28 = or i1 %icmp_ln94_28, %xor_ln94_28" [./layer.h:94]   --->   Operation 320 'or' 'or_ln94_28' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%matrix_13_addr = getelementptr [100 x i1]* %matrix_13, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 321 'getelementptr' 'matrix_13_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %or_ln94_28, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.13, label %14" [./layer.h:94]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_13_addr, align 1" [./layer.h:96]   --->   Operation 323 'store' <Predicate = (!or_ln94_28)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_8 : Operation 324 [1/1] (2.55ns)   --->   "%add_ln97_28 = add nsw i32 %zeros_added_2_12, 1" [./layer.h:97]   --->   Operation 324 'add' 'add_ln97_28' <Predicate = (!or_ln94_28)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14" [./layer.h:98]   --->   Operation 325 'br' <Predicate = (!or_ln94_28)> <Delay = 1.76>
ST_8 : Operation 326 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_13_addr, align 1" [./layer.h:101]   --->   Operation 326 'store' <Predicate = (or_ln94_28)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_8 : Operation 327 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14"   --->   Operation 327 'br' <Predicate = (or_ln94_28)> <Delay = 1.76>
ST_8 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 8)" [./layer.h:91]   --->   Operation 328 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 9)" [./layer.h:91]   --->   Operation 329 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 11)" [./layer.h:91]   --->   Operation 330 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%trunc_ln1503_27 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_28, i32 1, i32 15)" [./layer.h:92]   --->   Operation 331 'partselect' 'trunc_ln1503_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%sext_ln1503_29 = sext i15 %trunc_ln1503_27 to i16" [./layer.h:92]   --->   Operation 332 'sext' 'sext_ln1503_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%xor_ln68_107 = xor i1 %tmp_231, %tmp_230" [./layer.h:92]   --->   Operation 333 'xor' 'xor_ln68_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%xor_ln68_108 = xor i1 %tmp_232, %tmp_233" [./layer.h:92]   --->   Operation 334 'xor' 'xor_ln68_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%xor_ln68_77 = xor i1 %xor_ln68_108, %xor_ln68_107" [./layer.h:92]   --->   Operation 335 'xor' 'xor_ln68_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%shl_ln68_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_77, i15 0)" [./layer.h:92]   --->   Operation 336 'bitconcatenate' 'shl_ln68_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_29 = or i16 %shl_ln68_14, %sext_ln1503_29" [./layer.h:92]   --->   Operation 337 'or' 'or_ln68_29' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.77>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%zeros_added_2_13 = phi i32 [ %add_ln97_28, %14 ], [ %zeros_added_2_12, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.13 ]" [./layer.h:97]   --->   Operation 338 'phi' 'zeros_added_2_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 1)" [./layer.h:92]   --->   Operation 339 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (2.47ns)   --->   "%icmp_ln94_29 = icmp sgt i32 %zeros_added_2_13, 18" [./layer.h:94]   --->   Operation 340 'icmp' 'icmp_ln94_29' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_29)   --->   "%xor_ln94_29 = xor i1 %tmp_234, true" [./layer.h:94]   --->   Operation 341 'xor' 'xor_ln94_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_29 = or i1 %icmp_ln94_29, %xor_ln94_29" [./layer.h:94]   --->   Operation 342 'or' 'or_ln94_29' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%matrix_14_addr = getelementptr [100 x i1]* %matrix_14, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 343 'getelementptr' 'matrix_14_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "br i1 %or_ln94_29, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.14, label %15" [./layer.h:94]   --->   Operation 344 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_14_addr, align 1" [./layer.h:96]   --->   Operation 345 'store' <Predicate = (!or_ln94_29)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_9 : Operation 346 [1/1] (2.55ns)   --->   "%add_ln97_29 = add nsw i32 %zeros_added_2_13, 1" [./layer.h:97]   --->   Operation 346 'add' 'add_ln97_29' <Predicate = (!or_ln94_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 347 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15" [./layer.h:98]   --->   Operation 347 'br' <Predicate = (!or_ln94_29)> <Delay = 1.76>
ST_9 : Operation 348 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_14_addr, align 1" [./layer.h:101]   --->   Operation 348 'store' <Predicate = (or_ln94_29)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_9 : Operation 349 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15"   --->   Operation 349 'br' <Predicate = (or_ln94_29)> <Delay = 1.76>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%zeros_added_2_14 = phi i32 [ %add_ln97_29, %15 ], [ %zeros_added_2_13, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.14 ]" [./layer.h:97]   --->   Operation 350 'phi' 'zeros_added_2_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 8)" [./layer.h:91]   --->   Operation 351 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 9)" [./layer.h:91]   --->   Operation 352 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 11)" [./layer.h:91]   --->   Operation 353 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%trunc_ln1503_28 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_29, i32 1, i32 15)" [./layer.h:92]   --->   Operation 354 'partselect' 'trunc_ln1503_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%sext_ln1503_30 = sext i15 %trunc_ln1503_28 to i16" [./layer.h:92]   --->   Operation 355 'sext' 'sext_ln1503_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 1)" [./layer.h:92]   --->   Operation 356 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%xor_ln68_109 = xor i1 %tmp_235, %tmp_234" [./layer.h:92]   --->   Operation 357 'xor' 'xor_ln68_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%xor_ln68_110 = xor i1 %tmp_236, %tmp_237" [./layer.h:92]   --->   Operation 358 'xor' 'xor_ln68_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%xor_ln68_78 = xor i1 %xor_ln68_110, %xor_ln68_109" [./layer.h:92]   --->   Operation 359 'xor' 'xor_ln68_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%shl_ln68_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_78, i15 0)" [./layer.h:92]   --->   Operation 360 'bitconcatenate' 'shl_ln68_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_30 = or i16 %shl_ln68_s, %sext_ln1503_30" [./layer.h:92]   --->   Operation 361 'or' 'or_ln68_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [1/1] (2.47ns)   --->   "%icmp_ln94_30 = icmp sgt i32 %zeros_added_2_14, 18" [./layer.h:94]   --->   Operation 362 'icmp' 'icmp_ln94_30' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_30)   --->   "%xor_ln94_30 = xor i1 %tmp_238, true" [./layer.h:94]   --->   Operation 363 'xor' 'xor_ln94_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 364 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_30 = or i1 %icmp_ln94_30, %xor_ln94_30" [./layer.h:94]   --->   Operation 364 'or' 'or_ln94_30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%matrix_15_addr = getelementptr [100 x i1]* %matrix_15, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 365 'getelementptr' 'matrix_15_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "br i1 %or_ln94_30, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.15, label %16" [./layer.h:94]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_15_addr, align 1" [./layer.h:96]   --->   Operation 367 'store' <Predicate = (!or_ln94_30)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_9 : Operation 368 [1/1] (2.55ns)   --->   "%add_ln97_30 = add nsw i32 %zeros_added_2_14, 1" [./layer.h:97]   --->   Operation 368 'add' 'add_ln97_30' <Predicate = (!or_ln94_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 369 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16" [./layer.h:98]   --->   Operation 369 'br' <Predicate = (!or_ln94_30)> <Delay = 1.76>
ST_9 : Operation 370 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_15_addr, align 1" [./layer.h:101]   --->   Operation 370 'store' <Predicate = (or_ln94_30)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_9 : Operation 371 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16"   --->   Operation 371 'br' <Predicate = (or_ln94_30)> <Delay = 1.76>
ST_9 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 8)" [./layer.h:91]   --->   Operation 372 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 9)" [./layer.h:91]   --->   Operation 373 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 11)" [./layer.h:91]   --->   Operation 374 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%trunc_ln1503_29 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_30, i32 1, i32 15)" [./layer.h:92]   --->   Operation 375 'partselect' 'trunc_ln1503_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%sext_ln1503_31 = sext i15 %trunc_ln1503_29 to i16" [./layer.h:92]   --->   Operation 376 'sext' 'sext_ln1503_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%xor_ln68_111 = xor i1 %tmp_239, %tmp_238" [./layer.h:92]   --->   Operation 377 'xor' 'xor_ln68_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%xor_ln68_112 = xor i1 %tmp_240, %tmp_241" [./layer.h:92]   --->   Operation 378 'xor' 'xor_ln68_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%xor_ln68_79 = xor i1 %xor_ln68_112, %xor_ln68_111" [./layer.h:92]   --->   Operation 379 'xor' 'xor_ln68_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%shl_ln68_15 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_79, i15 0)" [./layer.h:92]   --->   Operation 380 'bitconcatenate' 'shl_ln68_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_31 = or i16 %shl_ln68_15, %sext_ln1503_31" [./layer.h:92]   --->   Operation 381 'or' 'or_ln68_31' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.77>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%zeros_added_2_15 = phi i32 [ %add_ln97_30, %16 ], [ %zeros_added_2_14, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.15 ]" [./layer.h:97]   --->   Operation 382 'phi' 'zeros_added_2_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 1)" [./layer.h:92]   --->   Operation 383 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 384 [1/1] (2.47ns)   --->   "%icmp_ln94_31 = icmp sgt i32 %zeros_added_2_15, 18" [./layer.h:94]   --->   Operation 384 'icmp' 'icmp_ln94_31' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_31)   --->   "%xor_ln94_31 = xor i1 %tmp_242, true" [./layer.h:94]   --->   Operation 385 'xor' 'xor_ln94_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 386 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_31 = or i1 %icmp_ln94_31, %xor_ln94_31" [./layer.h:94]   --->   Operation 386 'or' 'or_ln94_31' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%matrix_16_addr = getelementptr [100 x i1]* %matrix_16, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 387 'getelementptr' 'matrix_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "br i1 %or_ln94_31, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.16, label %17" [./layer.h:94]   --->   Operation 388 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_16_addr, align 1" [./layer.h:96]   --->   Operation 389 'store' <Predicate = (!or_ln94_31)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 390 [1/1] (2.55ns)   --->   "%add_ln97_31 = add nsw i32 %zeros_added_2_15, 1" [./layer.h:97]   --->   Operation 390 'add' 'add_ln97_31' <Predicate = (!or_ln94_31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 391 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17" [./layer.h:98]   --->   Operation 391 'br' <Predicate = (!or_ln94_31)> <Delay = 1.76>
ST_10 : Operation 392 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_16_addr, align 1" [./layer.h:101]   --->   Operation 392 'store' <Predicate = (or_ln94_31)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 393 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17"   --->   Operation 393 'br' <Predicate = (or_ln94_31)> <Delay = 1.76>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%zeros_added_2_16 = phi i32 [ %add_ln97_31, %17 ], [ %zeros_added_2_15, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.16 ]" [./layer.h:97]   --->   Operation 394 'phi' 'zeros_added_2_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 8)" [./layer.h:91]   --->   Operation 395 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 9)" [./layer.h:91]   --->   Operation 396 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 11)" [./layer.h:91]   --->   Operation 397 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%trunc_ln1503_30 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_31, i32 1, i32 15)" [./layer.h:92]   --->   Operation 398 'partselect' 'trunc_ln1503_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%sext_ln1503_32 = sext i15 %trunc_ln1503_30 to i16" [./layer.h:92]   --->   Operation 399 'sext' 'sext_ln1503_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 1)" [./layer.h:92]   --->   Operation 400 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%xor_ln68_113 = xor i1 %tmp_243, %tmp_242" [./layer.h:92]   --->   Operation 401 'xor' 'xor_ln68_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%xor_ln68_114 = xor i1 %tmp_244, %tmp_245" [./layer.h:92]   --->   Operation 402 'xor' 'xor_ln68_114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%xor_ln68_80 = xor i1 %xor_ln68_114, %xor_ln68_113" [./layer.h:92]   --->   Operation 403 'xor' 'xor_ln68_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%shl_ln68_16 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_80, i15 0)" [./layer.h:92]   --->   Operation 404 'bitconcatenate' 'shl_ln68_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_32 = or i16 %shl_ln68_16, %sext_ln1503_32" [./layer.h:92]   --->   Operation 405 'or' 'or_ln68_32' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 406 [1/1] (2.47ns)   --->   "%icmp_ln94_32 = icmp sgt i32 %zeros_added_2_16, 18" [./layer.h:94]   --->   Operation 406 'icmp' 'icmp_ln94_32' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_32)   --->   "%xor_ln94_32 = xor i1 %tmp_246, true" [./layer.h:94]   --->   Operation 407 'xor' 'xor_ln94_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 408 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_32 = or i1 %icmp_ln94_32, %xor_ln94_32" [./layer.h:94]   --->   Operation 408 'or' 'or_ln94_32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%matrix_17_addr = getelementptr [100 x i1]* %matrix_17, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 409 'getelementptr' 'matrix_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "br i1 %or_ln94_32, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.17, label %18" [./layer.h:94]   --->   Operation 410 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_17_addr, align 1" [./layer.h:96]   --->   Operation 411 'store' <Predicate = (!or_ln94_32)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 412 [1/1] (2.55ns)   --->   "%add_ln97_32 = add nsw i32 %zeros_added_2_16, 1" [./layer.h:97]   --->   Operation 412 'add' 'add_ln97_32' <Predicate = (!or_ln94_32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 413 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18" [./layer.h:98]   --->   Operation 413 'br' <Predicate = (!or_ln94_32)> <Delay = 1.76>
ST_10 : Operation 414 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_17_addr, align 1" [./layer.h:101]   --->   Operation 414 'store' <Predicate = (or_ln94_32)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 415 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18"   --->   Operation 415 'br' <Predicate = (or_ln94_32)> <Delay = 1.76>
ST_10 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 8)" [./layer.h:91]   --->   Operation 416 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 9)" [./layer.h:91]   --->   Operation 417 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 11)" [./layer.h:91]   --->   Operation 418 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%trunc_ln1503_31 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_32, i32 1, i32 15)" [./layer.h:92]   --->   Operation 419 'partselect' 'trunc_ln1503_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%sext_ln1503_33 = sext i15 %trunc_ln1503_31 to i16" [./layer.h:92]   --->   Operation 420 'sext' 'sext_ln1503_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%xor_ln68_115 = xor i1 %tmp_247, %tmp_246" [./layer.h:92]   --->   Operation 421 'xor' 'xor_ln68_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%xor_ln68_116 = xor i1 %tmp_248, %tmp_249" [./layer.h:92]   --->   Operation 422 'xor' 'xor_ln68_116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%xor_ln68_81 = xor i1 %xor_ln68_116, %xor_ln68_115" [./layer.h:92]   --->   Operation 423 'xor' 'xor_ln68_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%shl_ln68_17 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_81, i15 0)" [./layer.h:92]   --->   Operation 424 'bitconcatenate' 'shl_ln68_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_33 = or i16 %shl_ln68_17, %sext_ln1503_33" [./layer.h:92]   --->   Operation 425 'or' 'or_ln68_33' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.77>
ST_11 : Operation 426 [1/1] (0.00ns)   --->   "%zeros_added_2_17 = phi i32 [ %add_ln97_32, %18 ], [ %zeros_added_2_16, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.17 ]" [./layer.h:97]   --->   Operation 426 'phi' 'zeros_added_2_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 1)" [./layer.h:92]   --->   Operation 427 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (2.47ns)   --->   "%icmp_ln94_33 = icmp sgt i32 %zeros_added_2_17, 18" [./layer.h:94]   --->   Operation 428 'icmp' 'icmp_ln94_33' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_33)   --->   "%xor_ln94_33 = xor i1 %tmp_250, true" [./layer.h:94]   --->   Operation 429 'xor' 'xor_ln94_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 430 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_33 = or i1 %icmp_ln94_33, %xor_ln94_33" [./layer.h:94]   --->   Operation 430 'or' 'or_ln94_33' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 431 [1/1] (0.00ns)   --->   "%matrix_18_addr = getelementptr [100 x i1]* %matrix_18, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 431 'getelementptr' 'matrix_18_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "br i1 %or_ln94_33, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.18, label %19" [./layer.h:94]   --->   Operation 432 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_18_addr, align 1" [./layer.h:96]   --->   Operation 433 'store' <Predicate = (!or_ln94_33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 434 [1/1] (2.55ns)   --->   "%add_ln97_33 = add nsw i32 %zeros_added_2_17, 1" [./layer.h:97]   --->   Operation 434 'add' 'add_ln97_33' <Predicate = (!or_ln94_33)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 435 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19" [./layer.h:98]   --->   Operation 435 'br' <Predicate = (!or_ln94_33)> <Delay = 1.76>
ST_11 : Operation 436 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_18_addr, align 1" [./layer.h:101]   --->   Operation 436 'store' <Predicate = (or_ln94_33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 437 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19"   --->   Operation 437 'br' <Predicate = (or_ln94_33)> <Delay = 1.76>
ST_11 : Operation 438 [1/1] (0.00ns)   --->   "%zeros_added_2_18 = phi i32 [ %add_ln97_33, %19 ], [ %zeros_added_2_17, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.18 ]" [./layer.h:97]   --->   Operation 438 'phi' 'zeros_added_2_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 8)" [./layer.h:91]   --->   Operation 439 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 9)" [./layer.h:91]   --->   Operation 440 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 11)" [./layer.h:91]   --->   Operation 441 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%trunc_ln1503_32 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_33, i32 1, i32 15)" [./layer.h:92]   --->   Operation 442 'partselect' 'trunc_ln1503_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%sext_ln1503_34 = sext i15 %trunc_ln1503_32 to i16" [./layer.h:92]   --->   Operation 443 'sext' 'sext_ln1503_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 1)" [./layer.h:92]   --->   Operation 444 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%xor_ln68_117 = xor i1 %tmp_251, %tmp_250" [./layer.h:92]   --->   Operation 445 'xor' 'xor_ln68_117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%xor_ln68_118 = xor i1 %tmp_252, %tmp_253" [./layer.h:92]   --->   Operation 446 'xor' 'xor_ln68_118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%xor_ln68_82 = xor i1 %xor_ln68_118, %xor_ln68_117" [./layer.h:92]   --->   Operation 447 'xor' 'xor_ln68_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%shl_ln68_18 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_82, i15 0)" [./layer.h:92]   --->   Operation 448 'bitconcatenate' 'shl_ln68_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_34 = or i16 %shl_ln68_18, %sext_ln1503_34" [./layer.h:92]   --->   Operation 449 'or' 'or_ln68_34' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 450 [1/1] (2.47ns)   --->   "%icmp_ln94_34 = icmp sgt i32 %zeros_added_2_18, 18" [./layer.h:94]   --->   Operation 450 'icmp' 'icmp_ln94_34' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_34)   --->   "%xor_ln94_34 = xor i1 %tmp_254, true" [./layer.h:94]   --->   Operation 451 'xor' 'xor_ln94_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 452 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_34 = or i1 %icmp_ln94_34, %xor_ln94_34" [./layer.h:94]   --->   Operation 452 'or' 'or_ln94_34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 453 [1/1] (0.00ns)   --->   "%matrix_19_addr = getelementptr [100 x i1]* %matrix_19, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 453 'getelementptr' 'matrix_19_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 454 [1/1] (0.00ns)   --->   "br i1 %or_ln94_34, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.19, label %20" [./layer.h:94]   --->   Operation 454 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 455 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_19_addr, align 1" [./layer.h:96]   --->   Operation 455 'store' <Predicate = (!or_ln94_34)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 456 [1/1] (2.55ns)   --->   "%add_ln97_34 = add nsw i32 %zeros_added_2_18, 1" [./layer.h:97]   --->   Operation 456 'add' 'add_ln97_34' <Predicate = (!or_ln94_34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 457 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20" [./layer.h:98]   --->   Operation 457 'br' <Predicate = (!or_ln94_34)> <Delay = 1.76>
ST_11 : Operation 458 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_19_addr, align 1" [./layer.h:101]   --->   Operation 458 'store' <Predicate = (or_ln94_34)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 459 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20"   --->   Operation 459 'br' <Predicate = (or_ln94_34)> <Delay = 1.76>
ST_11 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 8)" [./layer.h:91]   --->   Operation 460 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 9)" [./layer.h:91]   --->   Operation 461 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 11)" [./layer.h:91]   --->   Operation 462 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%trunc_ln1503_33 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_34, i32 1, i32 15)" [./layer.h:92]   --->   Operation 463 'partselect' 'trunc_ln1503_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%sext_ln1503_35 = sext i15 %trunc_ln1503_33 to i16" [./layer.h:92]   --->   Operation 464 'sext' 'sext_ln1503_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%xor_ln68_119 = xor i1 %tmp_255, %tmp_254" [./layer.h:92]   --->   Operation 465 'xor' 'xor_ln68_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%xor_ln68_120 = xor i1 %tmp_256, %tmp_257" [./layer.h:92]   --->   Operation 466 'xor' 'xor_ln68_120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%xor_ln68_83 = xor i1 %xor_ln68_120, %xor_ln68_119" [./layer.h:92]   --->   Operation 467 'xor' 'xor_ln68_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%shl_ln68_19 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_83, i15 0)" [./layer.h:92]   --->   Operation 468 'bitconcatenate' 'shl_ln68_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_35 = or i16 %shl_ln68_19, %sext_ln1503_35" [./layer.h:92]   --->   Operation 469 'or' 'or_ln68_35' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.77>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%zeros_added_2_19 = phi i32 [ %add_ln97_34, %20 ], [ %zeros_added_2_18, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.19 ]" [./layer.h:97]   --->   Operation 470 'phi' 'zeros_added_2_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 1)" [./layer.h:92]   --->   Operation 471 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 472 [1/1] (2.47ns)   --->   "%icmp_ln94_35 = icmp sgt i32 %zeros_added_2_19, 18" [./layer.h:94]   --->   Operation 472 'icmp' 'icmp_ln94_35' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_35)   --->   "%xor_ln94_35 = xor i1 %tmp_258, true" [./layer.h:94]   --->   Operation 473 'xor' 'xor_ln94_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 474 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_35 = or i1 %icmp_ln94_35, %xor_ln94_35" [./layer.h:94]   --->   Operation 474 'or' 'or_ln94_35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 475 [1/1] (0.00ns)   --->   "%matrix_20_addr = getelementptr [100 x i1]* %matrix_20, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 475 'getelementptr' 'matrix_20_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "br i1 %or_ln94_35, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.20, label %21" [./layer.h:94]   --->   Operation 476 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_20_addr, align 1" [./layer.h:96]   --->   Operation 477 'store' <Predicate = (!or_ln94_35)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 478 [1/1] (2.55ns)   --->   "%add_ln97_35 = add nsw i32 %zeros_added_2_19, 1" [./layer.h:97]   --->   Operation 478 'add' 'add_ln97_35' <Predicate = (!or_ln94_35)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 479 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21" [./layer.h:98]   --->   Operation 479 'br' <Predicate = (!or_ln94_35)> <Delay = 1.76>
ST_12 : Operation 480 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_20_addr, align 1" [./layer.h:101]   --->   Operation 480 'store' <Predicate = (or_ln94_35)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 481 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21"   --->   Operation 481 'br' <Predicate = (or_ln94_35)> <Delay = 1.76>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%zeros_added_2_20 = phi i32 [ %add_ln97_35, %21 ], [ %zeros_added_2_19, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.20 ]" [./layer.h:97]   --->   Operation 482 'phi' 'zeros_added_2_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 8)" [./layer.h:91]   --->   Operation 483 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 9)" [./layer.h:91]   --->   Operation 484 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 11)" [./layer.h:91]   --->   Operation 485 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%trunc_ln1503_34 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_35, i32 1, i32 15)" [./layer.h:92]   --->   Operation 486 'partselect' 'trunc_ln1503_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%sext_ln1503_36 = sext i15 %trunc_ln1503_34 to i16" [./layer.h:92]   --->   Operation 487 'sext' 'sext_ln1503_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 1)" [./layer.h:92]   --->   Operation 488 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%xor_ln68_121 = xor i1 %tmp_259, %tmp_258" [./layer.h:92]   --->   Operation 489 'xor' 'xor_ln68_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%xor_ln68_122 = xor i1 %tmp_260, %tmp_261" [./layer.h:92]   --->   Operation 490 'xor' 'xor_ln68_122' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%xor_ln68_84 = xor i1 %xor_ln68_122, %xor_ln68_121" [./layer.h:92]   --->   Operation 491 'xor' 'xor_ln68_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%shl_ln68_20 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_84, i15 0)" [./layer.h:92]   --->   Operation 492 'bitconcatenate' 'shl_ln68_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_36 = or i16 %shl_ln68_20, %sext_ln1503_36" [./layer.h:92]   --->   Operation 493 'or' 'or_ln68_36' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 494 [1/1] (2.47ns)   --->   "%icmp_ln94_36 = icmp sgt i32 %zeros_added_2_20, 18" [./layer.h:94]   --->   Operation 494 'icmp' 'icmp_ln94_36' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_36)   --->   "%xor_ln94_36 = xor i1 %tmp_262, true" [./layer.h:94]   --->   Operation 495 'xor' 'xor_ln94_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 496 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_36 = or i1 %icmp_ln94_36, %xor_ln94_36" [./layer.h:94]   --->   Operation 496 'or' 'or_ln94_36' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "%matrix_21_addr = getelementptr [100 x i1]* %matrix_21, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 497 'getelementptr' 'matrix_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "br i1 %or_ln94_36, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.21, label %22" [./layer.h:94]   --->   Operation 498 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_21_addr, align 1" [./layer.h:96]   --->   Operation 499 'store' <Predicate = (!or_ln94_36)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 500 [1/1] (2.55ns)   --->   "%add_ln97_36 = add nsw i32 %zeros_added_2_20, 1" [./layer.h:97]   --->   Operation 500 'add' 'add_ln97_36' <Predicate = (!or_ln94_36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 501 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22" [./layer.h:98]   --->   Operation 501 'br' <Predicate = (!or_ln94_36)> <Delay = 1.76>
ST_12 : Operation 502 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_21_addr, align 1" [./layer.h:101]   --->   Operation 502 'store' <Predicate = (or_ln94_36)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 503 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22"   --->   Operation 503 'br' <Predicate = (or_ln94_36)> <Delay = 1.76>
ST_12 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 8)" [./layer.h:91]   --->   Operation 504 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 9)" [./layer.h:91]   --->   Operation 505 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 11)" [./layer.h:91]   --->   Operation 506 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%trunc_ln1503_35 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_36, i32 1, i32 15)" [./layer.h:92]   --->   Operation 507 'partselect' 'trunc_ln1503_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%sext_ln1503_37 = sext i15 %trunc_ln1503_35 to i16" [./layer.h:92]   --->   Operation 508 'sext' 'sext_ln1503_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%xor_ln68_123 = xor i1 %tmp_263, %tmp_262" [./layer.h:92]   --->   Operation 509 'xor' 'xor_ln68_123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%xor_ln68_124 = xor i1 %tmp_264, %tmp_265" [./layer.h:92]   --->   Operation 510 'xor' 'xor_ln68_124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%xor_ln68_85 = xor i1 %xor_ln68_124, %xor_ln68_123" [./layer.h:92]   --->   Operation 511 'xor' 'xor_ln68_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%shl_ln68_21 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_85, i15 0)" [./layer.h:92]   --->   Operation 512 'bitconcatenate' 'shl_ln68_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 513 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_37 = or i16 %shl_ln68_21, %sext_ln1503_37" [./layer.h:92]   --->   Operation 513 'or' 'or_ln68_37' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.77>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%zeros_added_2_21 = phi i32 [ %add_ln97_36, %22 ], [ %zeros_added_2_20, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.21 ]" [./layer.h:97]   --->   Operation 514 'phi' 'zeros_added_2_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 1)" [./layer.h:92]   --->   Operation 515 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 516 [1/1] (2.47ns)   --->   "%icmp_ln94_37 = icmp sgt i32 %zeros_added_2_21, 18" [./layer.h:94]   --->   Operation 516 'icmp' 'icmp_ln94_37' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_37)   --->   "%xor_ln94_37 = xor i1 %tmp_266, true" [./layer.h:94]   --->   Operation 517 'xor' 'xor_ln94_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 518 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_37 = or i1 %icmp_ln94_37, %xor_ln94_37" [./layer.h:94]   --->   Operation 518 'or' 'or_ln94_37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%matrix_22_addr = getelementptr [100 x i1]* %matrix_22, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 519 'getelementptr' 'matrix_22_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "br i1 %or_ln94_37, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.22, label %23" [./layer.h:94]   --->   Operation 520 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_22_addr, align 1" [./layer.h:96]   --->   Operation 521 'store' <Predicate = (!or_ln94_37)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 522 [1/1] (2.55ns)   --->   "%add_ln97_37 = add nsw i32 %zeros_added_2_21, 1" [./layer.h:97]   --->   Operation 522 'add' 'add_ln97_37' <Predicate = (!or_ln94_37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 523 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23" [./layer.h:98]   --->   Operation 523 'br' <Predicate = (!or_ln94_37)> <Delay = 1.76>
ST_13 : Operation 524 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_22_addr, align 1" [./layer.h:101]   --->   Operation 524 'store' <Predicate = (or_ln94_37)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 525 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23"   --->   Operation 525 'br' <Predicate = (or_ln94_37)> <Delay = 1.76>
ST_13 : Operation 526 [1/1] (0.00ns)   --->   "%zeros_added_2_22 = phi i32 [ %add_ln97_37, %23 ], [ %zeros_added_2_21, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.22 ]" [./layer.h:97]   --->   Operation 526 'phi' 'zeros_added_2_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 8)" [./layer.h:91]   --->   Operation 527 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 9)" [./layer.h:91]   --->   Operation 528 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 11)" [./layer.h:91]   --->   Operation 529 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%trunc_ln1503_36 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_37, i32 1, i32 15)" [./layer.h:92]   --->   Operation 530 'partselect' 'trunc_ln1503_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%sext_ln1503_38 = sext i15 %trunc_ln1503_36 to i16" [./layer.h:92]   --->   Operation 531 'sext' 'sext_ln1503_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 1)" [./layer.h:92]   --->   Operation 532 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%xor_ln68_125 = xor i1 %tmp_267, %tmp_266" [./layer.h:92]   --->   Operation 533 'xor' 'xor_ln68_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%xor_ln68_126 = xor i1 %tmp_268, %tmp_269" [./layer.h:92]   --->   Operation 534 'xor' 'xor_ln68_126' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%xor_ln68_86 = xor i1 %xor_ln68_126, %xor_ln68_125" [./layer.h:92]   --->   Operation 535 'xor' 'xor_ln68_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%shl_ln68_22 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_86, i15 0)" [./layer.h:92]   --->   Operation 536 'bitconcatenate' 'shl_ln68_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 537 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_38 = or i16 %shl_ln68_22, %sext_ln1503_38" [./layer.h:92]   --->   Operation 537 'or' 'or_ln68_38' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 538 [1/1] (2.47ns)   --->   "%icmp_ln94_38 = icmp sgt i32 %zeros_added_2_22, 18" [./layer.h:94]   --->   Operation 538 'icmp' 'icmp_ln94_38' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_38)   --->   "%xor_ln94_38 = xor i1 %tmp_270, true" [./layer.h:94]   --->   Operation 539 'xor' 'xor_ln94_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 540 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_38 = or i1 %icmp_ln94_38, %xor_ln94_38" [./layer.h:94]   --->   Operation 540 'or' 'or_ln94_38' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 541 [1/1] (0.00ns)   --->   "%matrix_23_addr = getelementptr [100 x i1]* %matrix_23, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 541 'getelementptr' 'matrix_23_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "br i1 %or_ln94_38, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.23, label %24" [./layer.h:94]   --->   Operation 542 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_23_addr, align 1" [./layer.h:96]   --->   Operation 543 'store' <Predicate = (!or_ln94_38)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 544 [1/1] (2.55ns)   --->   "%add_ln97_38 = add nsw i32 %zeros_added_2_22, 1" [./layer.h:97]   --->   Operation 544 'add' 'add_ln97_38' <Predicate = (!or_ln94_38)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 545 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24" [./layer.h:98]   --->   Operation 545 'br' <Predicate = (!or_ln94_38)> <Delay = 1.76>
ST_13 : Operation 546 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_23_addr, align 1" [./layer.h:101]   --->   Operation 546 'store' <Predicate = (or_ln94_38)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 547 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24"   --->   Operation 547 'br' <Predicate = (or_ln94_38)> <Delay = 1.76>
ST_13 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 8)" [./layer.h:91]   --->   Operation 548 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 9)" [./layer.h:91]   --->   Operation 549 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 11)" [./layer.h:91]   --->   Operation 550 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%trunc_ln1503_37 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_38, i32 1, i32 15)" [./layer.h:92]   --->   Operation 551 'partselect' 'trunc_ln1503_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%sext_ln1503_39 = sext i15 %trunc_ln1503_37 to i16" [./layer.h:92]   --->   Operation 552 'sext' 'sext_ln1503_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%xor_ln68_127 = xor i1 %tmp_271, %tmp_270" [./layer.h:92]   --->   Operation 553 'xor' 'xor_ln68_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%xor_ln68_128 = xor i1 %tmp_272, %tmp_273" [./layer.h:92]   --->   Operation 554 'xor' 'xor_ln68_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%xor_ln68_87 = xor i1 %xor_ln68_128, %xor_ln68_127" [./layer.h:92]   --->   Operation 555 'xor' 'xor_ln68_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%shl_ln68_23 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_87, i15 0)" [./layer.h:92]   --->   Operation 556 'bitconcatenate' 'shl_ln68_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 557 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_39 = or i16 %shl_ln68_23, %sext_ln1503_39" [./layer.h:92]   --->   Operation 557 'or' 'or_ln68_39' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.77>
ST_14 : Operation 558 [1/1] (0.00ns)   --->   "%zeros_added_2_23 = phi i32 [ %add_ln97_38, %24 ], [ %zeros_added_2_22, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.23 ]" [./layer.h:97]   --->   Operation 558 'phi' 'zeros_added_2_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 1)" [./layer.h:92]   --->   Operation 559 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 560 [1/1] (2.47ns)   --->   "%icmp_ln94_39 = icmp sgt i32 %zeros_added_2_23, 18" [./layer.h:94]   --->   Operation 560 'icmp' 'icmp_ln94_39' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_39)   --->   "%xor_ln94_39 = xor i1 %tmp_274, true" [./layer.h:94]   --->   Operation 561 'xor' 'xor_ln94_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 562 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_39 = or i1 %icmp_ln94_39, %xor_ln94_39" [./layer.h:94]   --->   Operation 562 'or' 'or_ln94_39' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 563 [1/1] (0.00ns)   --->   "%matrix_24_addr = getelementptr [100 x i1]* %matrix_24, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 563 'getelementptr' 'matrix_24_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 564 [1/1] (0.00ns)   --->   "br i1 %or_ln94_39, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.24, label %25" [./layer.h:94]   --->   Operation 564 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 565 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_24_addr, align 1" [./layer.h:96]   --->   Operation 565 'store' <Predicate = (!or_ln94_39)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 566 [1/1] (2.55ns)   --->   "%add_ln97_39 = add nsw i32 %zeros_added_2_23, 1" [./layer.h:97]   --->   Operation 566 'add' 'add_ln97_39' <Predicate = (!or_ln94_39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 567 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25" [./layer.h:98]   --->   Operation 567 'br' <Predicate = (!or_ln94_39)> <Delay = 1.76>
ST_14 : Operation 568 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_24_addr, align 1" [./layer.h:101]   --->   Operation 568 'store' <Predicate = (or_ln94_39)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 569 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25"   --->   Operation 569 'br' <Predicate = (or_ln94_39)> <Delay = 1.76>
ST_14 : Operation 570 [1/1] (0.00ns)   --->   "%zeros_added_2_24 = phi i32 [ %add_ln97_39, %25 ], [ %zeros_added_2_23, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.24 ]" [./layer.h:97]   --->   Operation 570 'phi' 'zeros_added_2_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 8)" [./layer.h:91]   --->   Operation 571 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 9)" [./layer.h:91]   --->   Operation 572 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 11)" [./layer.h:91]   --->   Operation 573 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%trunc_ln1503_38 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_39, i32 1, i32 15)" [./layer.h:92]   --->   Operation 574 'partselect' 'trunc_ln1503_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%sext_ln1503_40 = sext i15 %trunc_ln1503_38 to i16" [./layer.h:92]   --->   Operation 575 'sext' 'sext_ln1503_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 1)" [./layer.h:92]   --->   Operation 576 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%xor_ln68_129 = xor i1 %tmp_275, %tmp_274" [./layer.h:92]   --->   Operation 577 'xor' 'xor_ln68_129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%xor_ln68_130 = xor i1 %tmp_276, %tmp_277" [./layer.h:92]   --->   Operation 578 'xor' 'xor_ln68_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%xor_ln68_88 = xor i1 %xor_ln68_130, %xor_ln68_129" [./layer.h:92]   --->   Operation 579 'xor' 'xor_ln68_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%shl_ln68_24 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_88, i15 0)" [./layer.h:92]   --->   Operation 580 'bitconcatenate' 'shl_ln68_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 581 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_40 = or i16 %shl_ln68_24, %sext_ln1503_40" [./layer.h:92]   --->   Operation 581 'or' 'or_ln68_40' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 582 [1/1] (2.47ns)   --->   "%icmp_ln94_40 = icmp sgt i32 %zeros_added_2_24, 18" [./layer.h:94]   --->   Operation 582 'icmp' 'icmp_ln94_40' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_40)   --->   "%xor_ln94_40 = xor i1 %tmp_278, true" [./layer.h:94]   --->   Operation 583 'xor' 'xor_ln94_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 584 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_40 = or i1 %icmp_ln94_40, %xor_ln94_40" [./layer.h:94]   --->   Operation 584 'or' 'or_ln94_40' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 585 [1/1] (0.00ns)   --->   "%matrix_25_addr = getelementptr [100 x i1]* %matrix_25, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 585 'getelementptr' 'matrix_25_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "br i1 %or_ln94_40, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.25, label %26" [./layer.h:94]   --->   Operation 586 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 587 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_25_addr, align 1" [./layer.h:96]   --->   Operation 587 'store' <Predicate = (!or_ln94_40)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 588 [1/1] (2.55ns)   --->   "%add_ln97_40 = add nsw i32 %zeros_added_2_24, 1" [./layer.h:97]   --->   Operation 588 'add' 'add_ln97_40' <Predicate = (!or_ln94_40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 589 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26" [./layer.h:98]   --->   Operation 589 'br' <Predicate = (!or_ln94_40)> <Delay = 1.76>
ST_14 : Operation 590 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_25_addr, align 1" [./layer.h:101]   --->   Operation 590 'store' <Predicate = (or_ln94_40)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 591 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26"   --->   Operation 591 'br' <Predicate = (or_ln94_40)> <Delay = 1.76>
ST_14 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 8)" [./layer.h:91]   --->   Operation 592 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 9)" [./layer.h:91]   --->   Operation 593 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 11)" [./layer.h:91]   --->   Operation 594 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%trunc_ln1503_39 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_40, i32 1, i32 15)" [./layer.h:92]   --->   Operation 595 'partselect' 'trunc_ln1503_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%sext_ln1503_41 = sext i15 %trunc_ln1503_39 to i16" [./layer.h:92]   --->   Operation 596 'sext' 'sext_ln1503_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_40, i32 1)" [./layer.h:92]   --->   Operation 597 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%xor_ln68_131 = xor i1 %tmp_279, %tmp_278" [./layer.h:92]   --->   Operation 598 'xor' 'xor_ln68_131' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%xor_ln68_132 = xor i1 %tmp_280, %tmp_281" [./layer.h:92]   --->   Operation 599 'xor' 'xor_ln68_132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%xor_ln68_89 = xor i1 %xor_ln68_132, %xor_ln68_131" [./layer.h:92]   --->   Operation 600 'xor' 'xor_ln68_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%shl_ln68_25 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_89, i15 0)" [./layer.h:92]   --->   Operation 601 'bitconcatenate' 'shl_ln68_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 602 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_41 = or i16 %shl_ln68_25, %sext_ln1503_41" [./layer.h:92]   --->   Operation 602 'or' 'or_ln68_41' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.77>
ST_15 : Operation 603 [1/1] (0.00ns)   --->   "%zeros_added_2_25 = phi i32 [ %add_ln97_40, %26 ], [ %zeros_added_2_24, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.25 ]" [./layer.h:97]   --->   Operation 603 'phi' 'zeros_added_2_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 604 [1/1] (2.47ns)   --->   "%icmp_ln94_41 = icmp sgt i32 %zeros_added_2_25, 18" [./layer.h:94]   --->   Operation 604 'icmp' 'icmp_ln94_41' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_41)   --->   "%xor_ln94_41 = xor i1 %tmp_282, true" [./layer.h:94]   --->   Operation 605 'xor' 'xor_ln94_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 606 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_41 = or i1 %icmp_ln94_41, %xor_ln94_41" [./layer.h:94]   --->   Operation 606 'or' 'or_ln94_41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 607 [1/1] (0.00ns)   --->   "%matrix_26_addr = getelementptr [100 x i1]* %matrix_26, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 607 'getelementptr' 'matrix_26_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 608 [1/1] (0.00ns)   --->   "br i1 %or_ln94_41, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.26, label %27" [./layer.h:94]   --->   Operation 608 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 609 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_26_addr, align 1" [./layer.h:96]   --->   Operation 609 'store' <Predicate = (!or_ln94_41)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 610 [1/1] (2.55ns)   --->   "%add_ln97_41 = add nsw i32 %zeros_added_2_25, 1" [./layer.h:97]   --->   Operation 610 'add' 'add_ln97_41' <Predicate = (!or_ln94_41)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 611 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27" [./layer.h:98]   --->   Operation 611 'br' <Predicate = (!or_ln94_41)> <Delay = 1.76>
ST_15 : Operation 612 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_26_addr, align 1" [./layer.h:101]   --->   Operation 612 'store' <Predicate = (or_ln94_41)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 613 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27"   --->   Operation 613 'br' <Predicate = (or_ln94_41)> <Delay = 1.76>
ST_15 : Operation 614 [1/1] (0.00ns)   --->   "%zeros_added_2_26 = phi i32 [ %add_ln97_41, %27 ], [ %zeros_added_2_25, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.26 ]" [./layer.h:97]   --->   Operation 614 'phi' 'zeros_added_2_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 8)" [./layer.h:91]   --->   Operation 615 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 9)" [./layer.h:91]   --->   Operation 616 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 11)" [./layer.h:91]   --->   Operation 617 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%trunc_ln1503_40 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_41, i32 1, i32 15)" [./layer.h:92]   --->   Operation 618 'partselect' 'trunc_ln1503_40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%sext_ln1503_42 = sext i15 %trunc_ln1503_40 to i16" [./layer.h:92]   --->   Operation 619 'sext' 'sext_ln1503_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_41, i32 1)" [./layer.h:92]   --->   Operation 620 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%xor_ln68_133 = xor i1 %tmp_283, %tmp_282" [./layer.h:92]   --->   Operation 621 'xor' 'xor_ln68_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%xor_ln68_134 = xor i1 %tmp_284, %tmp_285" [./layer.h:92]   --->   Operation 622 'xor' 'xor_ln68_134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%xor_ln68_90 = xor i1 %xor_ln68_134, %xor_ln68_133" [./layer.h:92]   --->   Operation 623 'xor' 'xor_ln68_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%shl_ln68_26 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_90, i15 0)" [./layer.h:92]   --->   Operation 624 'bitconcatenate' 'shl_ln68_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 625 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_42 = or i16 %shl_ln68_26, %sext_ln1503_42" [./layer.h:92]   --->   Operation 625 'or' 'or_ln68_42' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 626 [1/1] (2.47ns)   --->   "%icmp_ln94_42 = icmp sgt i32 %zeros_added_2_26, 18" [./layer.h:94]   --->   Operation 626 'icmp' 'icmp_ln94_42' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_42)   --->   "%xor_ln94_42 = xor i1 %tmp_286, true" [./layer.h:94]   --->   Operation 627 'xor' 'xor_ln94_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 628 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_42 = or i1 %icmp_ln94_42, %xor_ln94_42" [./layer.h:94]   --->   Operation 628 'or' 'or_ln94_42' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 629 [1/1] (0.00ns)   --->   "%matrix_27_addr = getelementptr [100 x i1]* %matrix_27, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 629 'getelementptr' 'matrix_27_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 630 [1/1] (0.00ns)   --->   "br i1 %or_ln94_42, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.27, label %28" [./layer.h:94]   --->   Operation 630 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 631 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_27_addr, align 1" [./layer.h:96]   --->   Operation 631 'store' <Predicate = (!or_ln94_42)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 632 [1/1] (2.55ns)   --->   "%add_ln97_42 = add nsw i32 %zeros_added_2_26, 1" [./layer.h:97]   --->   Operation 632 'add' 'add_ln97_42' <Predicate = (!or_ln94_42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 633 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28" [./layer.h:98]   --->   Operation 633 'br' <Predicate = (!or_ln94_42)> <Delay = 1.76>
ST_15 : Operation 634 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_27_addr, align 1" [./layer.h:101]   --->   Operation 634 'store' <Predicate = (or_ln94_42)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 635 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28"   --->   Operation 635 'br' <Predicate = (or_ln94_42)> <Delay = 1.76>
ST_15 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 8)" [./layer.h:91]   --->   Operation 636 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 9)" [./layer.h:91]   --->   Operation 637 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 11)" [./layer.h:91]   --->   Operation 638 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%trunc_ln1503_41 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_42, i32 1, i32 15)" [./layer.h:92]   --->   Operation 639 'partselect' 'trunc_ln1503_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%sext_ln1503_43 = sext i15 %trunc_ln1503_41 to i16" [./layer.h:92]   --->   Operation 640 'sext' 'sext_ln1503_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_42, i32 1)" [./layer.h:92]   --->   Operation 641 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%xor_ln68_135 = xor i1 %tmp_287, %tmp_286" [./layer.h:92]   --->   Operation 642 'xor' 'xor_ln68_135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%xor_ln68_136 = xor i1 %tmp_288, %tmp_289" [./layer.h:92]   --->   Operation 643 'xor' 'xor_ln68_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%xor_ln68_91 = xor i1 %xor_ln68_136, %xor_ln68_135" [./layer.h:92]   --->   Operation 644 'xor' 'xor_ln68_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%shl_ln68_27 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_91, i15 0)" [./layer.h:92]   --->   Operation 645 'bitconcatenate' 'shl_ln68_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 646 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_43 = or i16 %shl_ln68_27, %sext_ln1503_43" [./layer.h:92]   --->   Operation 646 'or' 'or_ln68_43' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.77>
ST_16 : Operation 647 [1/1] (0.00ns)   --->   "%zeros_added_2_27 = phi i32 [ %add_ln97_42, %28 ], [ %zeros_added_2_26, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.27 ]" [./layer.h:97]   --->   Operation 647 'phi' 'zeros_added_2_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 648 [1/1] (2.47ns)   --->   "%icmp_ln94_43 = icmp sgt i32 %zeros_added_2_27, 18" [./layer.h:94]   --->   Operation 648 'icmp' 'icmp_ln94_43' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_43)   --->   "%xor_ln94_43 = xor i1 %tmp_290, true" [./layer.h:94]   --->   Operation 649 'xor' 'xor_ln94_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 650 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_43 = or i1 %icmp_ln94_43, %xor_ln94_43" [./layer.h:94]   --->   Operation 650 'or' 'or_ln94_43' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 651 [1/1] (0.00ns)   --->   "%matrix_28_addr = getelementptr [100 x i1]* %matrix_28, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 651 'getelementptr' 'matrix_28_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 652 [1/1] (0.00ns)   --->   "br i1 %or_ln94_43, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.28, label %29" [./layer.h:94]   --->   Operation 652 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 653 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_28_addr, align 1" [./layer.h:96]   --->   Operation 653 'store' <Predicate = (!or_ln94_43)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 654 [1/1] (2.55ns)   --->   "%add_ln97_43 = add nsw i32 %zeros_added_2_27, 1" [./layer.h:97]   --->   Operation 654 'add' 'add_ln97_43' <Predicate = (!or_ln94_43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 655 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29" [./layer.h:98]   --->   Operation 655 'br' <Predicate = (!or_ln94_43)> <Delay = 1.76>
ST_16 : Operation 656 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_28_addr, align 1" [./layer.h:101]   --->   Operation 656 'store' <Predicate = (or_ln94_43)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 657 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29"   --->   Operation 657 'br' <Predicate = (or_ln94_43)> <Delay = 1.76>
ST_16 : Operation 658 [1/1] (0.00ns)   --->   "%zeros_added_2_28 = phi i32 [ %add_ln97_43, %29 ], [ %zeros_added_2_27, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.28 ]" [./layer.h:97]   --->   Operation 658 'phi' 'zeros_added_2_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 8)" [./layer.h:91]   --->   Operation 659 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 9)" [./layer.h:91]   --->   Operation 660 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 11)" [./layer.h:91]   --->   Operation 661 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%trunc_ln1503_42 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_43, i32 1, i32 15)" [./layer.h:92]   --->   Operation 662 'partselect' 'trunc_ln1503_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%sext_ln1503_44 = sext i15 %trunc_ln1503_42 to i16" [./layer.h:92]   --->   Operation 663 'sext' 'sext_ln1503_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_43, i32 1)" [./layer.h:92]   --->   Operation 664 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%xor_ln68_137 = xor i1 %tmp_291, %tmp_290" [./layer.h:92]   --->   Operation 665 'xor' 'xor_ln68_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%xor_ln68_138 = xor i1 %tmp_292, %tmp_293" [./layer.h:92]   --->   Operation 666 'xor' 'xor_ln68_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%xor_ln68_92 = xor i1 %xor_ln68_138, %xor_ln68_137" [./layer.h:92]   --->   Operation 667 'xor' 'xor_ln68_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%shl_ln68_28 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_92, i15 0)" [./layer.h:92]   --->   Operation 668 'bitconcatenate' 'shl_ln68_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 669 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_44 = or i16 %shl_ln68_28, %sext_ln1503_44" [./layer.h:92]   --->   Operation 669 'or' 'or_ln68_44' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 670 [1/1] (2.47ns)   --->   "%icmp_ln94_44 = icmp sgt i32 %zeros_added_2_28, 18" [./layer.h:94]   --->   Operation 670 'icmp' 'icmp_ln94_44' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_44)   --->   "%xor_ln94_44 = xor i1 %tmp_294, true" [./layer.h:94]   --->   Operation 671 'xor' 'xor_ln94_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 672 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_44 = or i1 %icmp_ln94_44, %xor_ln94_44" [./layer.h:94]   --->   Operation 672 'or' 'or_ln94_44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 673 [1/1] (0.00ns)   --->   "%matrix_29_addr = getelementptr [100 x i1]* %matrix_29, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 673 'getelementptr' 'matrix_29_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 674 [1/1] (0.00ns)   --->   "br i1 %or_ln94_44, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.29, label %30" [./layer.h:94]   --->   Operation 674 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 675 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_29_addr, align 1" [./layer.h:96]   --->   Operation 675 'store' <Predicate = (!or_ln94_44)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 676 [1/1] (2.55ns)   --->   "%add_ln97_44 = add nsw i32 %zeros_added_2_28, 1" [./layer.h:97]   --->   Operation 676 'add' 'add_ln97_44' <Predicate = (!or_ln94_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 677 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30" [./layer.h:98]   --->   Operation 677 'br' <Predicate = (!or_ln94_44)> <Delay = 1.76>
ST_16 : Operation 678 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_29_addr, align 1" [./layer.h:101]   --->   Operation 678 'store' <Predicate = (or_ln94_44)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 679 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30"   --->   Operation 679 'br' <Predicate = (or_ln94_44)> <Delay = 1.76>
ST_16 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 8)" [./layer.h:91]   --->   Operation 680 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 9)" [./layer.h:91]   --->   Operation 681 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 11)" [./layer.h:91]   --->   Operation 682 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%trunc_ln1503_43 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_44, i32 1, i32 15)" [./layer.h:92]   --->   Operation 683 'partselect' 'trunc_ln1503_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%sext_ln1503_45 = sext i15 %trunc_ln1503_43 to i16" [./layer.h:92]   --->   Operation 684 'sext' 'sext_ln1503_45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_44, i32 1)" [./layer.h:92]   --->   Operation 685 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%xor_ln68_139 = xor i1 %tmp_295, %tmp_294" [./layer.h:92]   --->   Operation 686 'xor' 'xor_ln68_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%xor_ln68_140 = xor i1 %tmp_296, %tmp_297" [./layer.h:92]   --->   Operation 687 'xor' 'xor_ln68_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%xor_ln68_93 = xor i1 %xor_ln68_140, %xor_ln68_139" [./layer.h:92]   --->   Operation 688 'xor' 'xor_ln68_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%shl_ln68_29 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_93, i15 0)" [./layer.h:92]   --->   Operation 689 'bitconcatenate' 'shl_ln68_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 690 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_45 = or i16 %shl_ln68_29, %sext_ln1503_45" [./layer.h:92]   --->   Operation 690 'or' 'or_ln68_45' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.64>
ST_17 : Operation 691 [1/1] (0.00ns)   --->   "%zeros_added_2_29 = phi i32 [ %add_ln97_44, %30 ], [ %zeros_added_2_28, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.29 ]" [./layer.h:97]   --->   Operation 691 'phi' 'zeros_added_2_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 692 [1/1] (2.47ns)   --->   "%icmp_ln94_45 = icmp sgt i32 %zeros_added_2_29, 18" [./layer.h:94]   --->   Operation 692 'icmp' 'icmp_ln94_45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_45)   --->   "%xor_ln94_45 = xor i1 %tmp_298, true" [./layer.h:94]   --->   Operation 693 'xor' 'xor_ln94_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 694 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_45 = or i1 %icmp_ln94_45, %xor_ln94_45" [./layer.h:94]   --->   Operation 694 'or' 'or_ln94_45' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 695 [1/1] (0.00ns)   --->   "%matrix_30_addr = getelementptr [100 x i1]* %matrix_30, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 695 'getelementptr' 'matrix_30_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 696 [1/1] (0.00ns)   --->   "br i1 %or_ln94_45, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.30, label %31" [./layer.h:94]   --->   Operation 696 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 697 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_30_addr, align 1" [./layer.h:96]   --->   Operation 697 'store' <Predicate = (!or_ln94_45)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 698 [1/1] (2.55ns)   --->   "%add_ln97_45 = add nsw i32 %zeros_added_2_29, 1" [./layer.h:97]   --->   Operation 698 'add' 'add_ln97_45' <Predicate = (!or_ln94_45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 699 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31" [./layer.h:98]   --->   Operation 699 'br' <Predicate = (!or_ln94_45)> <Delay = 1.76>
ST_17 : Operation 700 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_30_addr, align 1" [./layer.h:101]   --->   Operation 700 'store' <Predicate = (or_ln94_45)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 701 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31"   --->   Operation 701 'br' <Predicate = (or_ln94_45)> <Delay = 1.76>
ST_17 : Operation 702 [1/1] (0.00ns)   --->   "%zeros_added_2_30 = phi i32 [ %add_ln97_45, %31 ], [ %zeros_added_2_29, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.30 ]" [./layer.h:97]   --->   Operation 702 'phi' 'zeros_added_2_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 8)" [./layer.h:91]   --->   Operation 703 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 9)" [./layer.h:91]   --->   Operation 704 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 11)" [./layer.h:91]   --->   Operation 705 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%trunc_ln1503_44 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_45, i32 1, i32 15)" [./layer.h:92]   --->   Operation 706 'partselect' 'trunc_ln1503_44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%sext_ln1503_46 = sext i15 %trunc_ln1503_44 to i16" [./layer.h:92]   --->   Operation 707 'sext' 'sext_ln1503_46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_46)   --->   "%tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_45, i32 1)" [./layer.h:92]   --->   Operation 708 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%xor_ln68_141 = xor i1 %tmp_299, %tmp_298" [./layer.h:92]   --->   Operation 709 'xor' 'xor_ln68_141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%xor_ln68_142 = xor i1 %tmp_300, %tmp_301" [./layer.h:92]   --->   Operation 710 'xor' 'xor_ln68_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%xor_ln68_94 = xor i1 %xor_ln68_142, %xor_ln68_141" [./layer.h:92]   --->   Operation 711 'xor' 'xor_ln68_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%shl_ln68_30 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_94, i15 0)" [./layer.h:92]   --->   Operation 712 'bitconcatenate' 'shl_ln68_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 713 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_46 = or i16 %shl_ln68_30, %sext_ln1503_46" [./layer.h:92]   --->   Operation 713 'or' 'or_ln68_46' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 714 [1/1] (2.47ns)   --->   "%icmp_ln94_46 = icmp sgt i32 %zeros_added_2_30, 18" [./layer.h:94]   --->   Operation 714 'icmp' 'icmp_ln94_46' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_46)   --->   "%xor_ln94_46 = xor i1 %tmp_302, true" [./layer.h:94]   --->   Operation 715 'xor' 'xor_ln94_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 716 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_46 = or i1 %icmp_ln94_46, %xor_ln94_46" [./layer.h:94]   --->   Operation 716 'or' 'or_ln94_46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 717 [1/1] (0.00ns)   --->   "%matrix_31_addr = getelementptr [100 x i1]* %matrix_31, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 717 'getelementptr' 'matrix_31_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 718 [1/1] (0.00ns)   --->   "br i1 %or_ln94_46, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.31, label %32" [./layer.h:94]   --->   Operation 718 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 719 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_31_addr, align 1" [./layer.h:96]   --->   Operation 719 'store' <Predicate = (!or_ln94_46)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 720 [1/1] (2.55ns)   --->   "%add_ln97_46 = add nsw i32 %zeros_added_2_30, 1" [./layer.h:97]   --->   Operation 720 'add' 'add_ln97_46' <Predicate = (!or_ln94_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 721 [1/1] (1.76ns)   --->   "br label %.backedge.backedge" [./layer.h:98]   --->   Operation 721 'br' <Predicate = (!or_ln94_46)> <Delay = 1.76>
ST_17 : Operation 722 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_31_addr, align 1" [./layer.h:101]   --->   Operation 722 'store' <Predicate = (or_ln94_46)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 723 [1/1] (1.76ns)   --->   "br label %.backedge.backedge"   --->   Operation 723 'br' <Predicate = (or_ln94_46)> <Delay = 1.76>
ST_17 : Operation 724 [1/1] (0.00ns)   --->   "%zeros_added_0_be = phi i32 [ %add_ln97_46, %32 ], [ %zeros_added_2_30, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.31 ]" [./layer.h:97]   --->   Operation 724 'phi' 'zeros_added_0_be' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 725 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 725 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('lfsr.V') with incoming values : ('lfsr.V', ./layer.h:84) ('or_ln68_46', ./layer.h:92) [38]  (1.77 ns)

 <State 2>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_0', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [39]  (0 ns)
	'add' operation ('add_ln97', ./layer.h:97) [67]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_0', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [73]  (1.77 ns)
	'phi' operation ('zeros_added_2_0', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [73]  (0 ns)
	'icmp' operation ('icmp_ln94_16', ./layer.h:94) [84]  (2.47 ns)
	'or' operation ('or_ln94_16', ./layer.h:94) [86]  (0.978 ns)

 <State 3>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_1', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [97]  (0 ns)
	'add' operation ('add_ln97_17', ./layer.h:97) [114]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_2', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [120]  (1.77 ns)
	'phi' operation ('zeros_added_2_2', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [120]  (0 ns)
	'icmp' operation ('icmp_ln94_18', ./layer.h:94) [130]  (2.47 ns)
	'or' operation ('or_ln94_18', ./layer.h:94) [132]  (0.978 ns)

 <State 4>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_3', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [143]  (0 ns)
	'add' operation ('add_ln97_19', ./layer.h:97) [160]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_4', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [166]  (1.77 ns)
	'phi' operation ('zeros_added_2_4', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [166]  (0 ns)
	'icmp' operation ('icmp_ln94_20', ./layer.h:94) [176]  (2.47 ns)
	'or' operation ('or_ln94_20', ./layer.h:94) [178]  (0.978 ns)

 <State 5>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_5', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [189]  (0 ns)
	'add' operation ('add_ln97_21', ./layer.h:97) [206]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_6', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [212]  (1.77 ns)
	'phi' operation ('zeros_added_2_6', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [212]  (0 ns)
	'icmp' operation ('icmp_ln94_22', ./layer.h:94) [224]  (2.47 ns)
	'or' operation ('or_ln94_22', ./layer.h:94) [226]  (0.978 ns)

 <State 6>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_7', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [237]  (0 ns)
	'add' operation ('add_ln97_23', ./layer.h:97) [256]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_8', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [262]  (1.77 ns)
	'phi' operation ('zeros_added_2_8', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [262]  (0 ns)
	'icmp' operation ('icmp_ln94_24', ./layer.h:94) [274]  (2.47 ns)
	'or' operation ('or_ln94_24', ./layer.h:94) [276]  (0.978 ns)

 <State 7>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_9', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [287]  (0 ns)
	'add' operation ('add_ln97_25', ./layer.h:97) [306]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_10', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [312]  (1.77 ns)
	'phi' operation ('zeros_added_2_10', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [312]  (0 ns)
	'icmp' operation ('icmp_ln94_26', ./layer.h:94) [324]  (2.47 ns)
	'or' operation ('or_ln94_26', ./layer.h:94) [326]  (0.978 ns)

 <State 8>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_11', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [337]  (0 ns)
	'add' operation ('add_ln97_27', ./layer.h:97) [356]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_12', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [362]  (1.77 ns)
	'phi' operation ('zeros_added_2_12', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [362]  (0 ns)
	'icmp' operation ('icmp_ln94_28', ./layer.h:94) [374]  (2.47 ns)
	'or' operation ('or_ln94_28', ./layer.h:94) [376]  (0.978 ns)

 <State 9>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_13', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [387]  (0 ns)
	'add' operation ('add_ln97_29', ./layer.h:97) [406]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_14', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [412]  (1.77 ns)
	'phi' operation ('zeros_added_2_14', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [412]  (0 ns)
	'icmp' operation ('icmp_ln94_30', ./layer.h:94) [424]  (2.47 ns)
	'or' operation ('or_ln94_30', ./layer.h:94) [426]  (0.978 ns)

 <State 10>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_15', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [437]  (0 ns)
	'add' operation ('add_ln97_31', ./layer.h:97) [456]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_16', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [462]  (1.77 ns)
	'phi' operation ('zeros_added_2_16', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [462]  (0 ns)
	'icmp' operation ('icmp_ln94_32', ./layer.h:94) [474]  (2.47 ns)
	'or' operation ('or_ln94_32', ./layer.h:94) [476]  (0.978 ns)

 <State 11>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_17', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [487]  (0 ns)
	'add' operation ('add_ln97_33', ./layer.h:97) [506]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_18', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [512]  (1.77 ns)
	'phi' operation ('zeros_added_2_18', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [512]  (0 ns)
	'icmp' operation ('icmp_ln94_34', ./layer.h:94) [524]  (2.47 ns)
	'or' operation ('or_ln94_34', ./layer.h:94) [526]  (0.978 ns)

 <State 12>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_19', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [537]  (0 ns)
	'add' operation ('add_ln97_35', ./layer.h:97) [556]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_20', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [562]  (1.77 ns)
	'phi' operation ('zeros_added_2_20', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [562]  (0 ns)
	'icmp' operation ('icmp_ln94_36', ./layer.h:94) [574]  (2.47 ns)
	'or' operation ('or_ln94_36', ./layer.h:94) [576]  (0.978 ns)

 <State 13>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_21', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [587]  (0 ns)
	'add' operation ('add_ln97_37', ./layer.h:97) [606]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_22', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [612]  (1.77 ns)
	'phi' operation ('zeros_added_2_22', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [612]  (0 ns)
	'icmp' operation ('icmp_ln94_38', ./layer.h:94) [624]  (2.47 ns)
	'or' operation ('or_ln94_38', ./layer.h:94) [626]  (0.978 ns)

 <State 14>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_23', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [637]  (0 ns)
	'add' operation ('add_ln97_39', ./layer.h:97) [656]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_24', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [662]  (1.77 ns)
	'phi' operation ('zeros_added_2_24', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [662]  (0 ns)
	'icmp' operation ('icmp_ln94_40', ./layer.h:94) [674]  (2.47 ns)
	'or' operation ('or_ln94_40', ./layer.h:94) [676]  (0.978 ns)

 <State 15>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_25', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [687]  (0 ns)
	'add' operation ('add_ln97_41', ./layer.h:97) [706]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_26', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [712]  (1.77 ns)
	'phi' operation ('zeros_added_2_26', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [712]  (0 ns)
	'icmp' operation ('icmp_ln94_42', ./layer.h:94) [724]  (2.47 ns)
	'or' operation ('or_ln94_42', ./layer.h:94) [726]  (0.978 ns)

 <State 16>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_27', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [737]  (0 ns)
	'add' operation ('add_ln97_43', ./layer.h:97) [756]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_28', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [762]  (1.77 ns)
	'phi' operation ('zeros_added_2_28', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [762]  (0 ns)
	'icmp' operation ('icmp_ln94_44', ./layer.h:94) [774]  (2.47 ns)
	'or' operation ('or_ln94_44', ./layer.h:94) [776]  (0.978 ns)

 <State 17>: 8.64ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_29', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [787]  (0 ns)
	'add' operation ('add_ln97_45', ./layer.h:97) [806]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_30', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [812]  (1.77 ns)
	'phi' operation ('zeros_added_2_30', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [812]  (0 ns)
	'add' operation ('add_ln97_46', ./layer.h:97) [831]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_0_be', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [837]  (1.77 ns)
	'phi' operation ('zeros_added_0_be', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) [837]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
