

================================================================
== Vivado HLS Report for 'aqed_in'
================================================================
* Date:           Wed Apr 15 21:17:16 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BUG3
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     8.232|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|   17|    3|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   401|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        1|      -|      0|     0|
|Multiplexer      |        -|      -|      -|   311|
|Register         |        -|      -|     90|     -|
+-----------------+---------+-------+-------+------+
|Total            |        1|      0|     90|   712|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        2|      0|   ~0  |     8|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |state_key_V_U  |aqed_in_state_key_V  |        1|  0|   0|    32|    1|     1|           32|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                     |        1|  0|   0|    32|    1|     1|           32|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |sum2_fu_289_p2           |     +    |      0|  0|  15|           6|           6|
    |sum4_fu_328_p2           |     +    |      0|  0|  15|           6|           6|
    |sum8_fu_344_p2           |     +    |      0|  0|  15|           6|           6|
    |sum_fu_272_p2            |     +    |      0|  0|  15|           6|           6|
    |tmp_11_fu_631_p2         |     +    |      0|  0|  23|          16|           1|
    |issue_dup_V_fu_558_p2    |    and   |      0|  0|   8|           1|           1|
    |issue_orig_V_fu_369_p2   |    and   |      0|  0|   8|           1|           1|
    |or_cond1_fu_375_p2       |    and   |      0|  0|   8|           1|           1|
    |or_cond2_fu_408_p2       |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_354_p2        |    and   |      0|  0|   8|           1|           1|
    |sel_tmp10_fu_540_p2      |    and   |      0|  0|   8|           1|           1|
    |sel_tmp1_fu_448_p2       |    and   |      0|  0|   8|           1|           1|
    |sel_tmp2_fu_478_p2       |    and   |      0|  0|   8|           1|           1|
    |sel_tmp3_fu_508_p2       |    and   |      0|  0|   8|           1|           1|
    |sel_tmp4_fu_526_p2       |    and   |      0|  0|   8|           1|           1|
    |sel_tmp5_fu_454_p2       |    and   |      0|  0|   8|           1|           1|
    |sel_tmp7_fu_466_p2       |    and   |      0|  0|   8|           1|           1|
    |tmp2_fu_490_p2           |    and   |      0|  0|   8|           1|           1|
    |tmp3_fu_496_p2           |    and   |      0|  0|   8|           1|           1|
    |tmp4_fu_502_p2           |    and   |      0|  0|   8|           1|           1|
    |tmp5_fu_514_p2           |    and   |      0|  0|   8|           1|           1|
    |tmp6_fu_520_p2           |    and   |      0|  0|   8|           1|           1|
    |icmp1_fu_250_p2          |   icmp   |      0|  0|  11|           7|           1|
    |icmp_fu_310_p2           |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_fu_397_p2          |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_432_p2          |   icmp   |      0|  0|  11|           8|           8|
    |tmp_6_fu_437_p2          |   icmp   |      0|  0|  11|           8|           8|
    |tmp_9_fu_388_p2          |   icmp   |      0|  0|  11|           8|           8|
    |brmerge_fu_426_p2        |    or    |      0|  0|   8|           1|           1|
    |not_sel_tmp1_fu_552_p2   |    or    |      0|  0|   8|           1|           1|
    |p_082_not_fu_420_p2      |    or    |      0|  0|   8|           1|           1|
    |p_sum4_fu_338_p2         |    or    |      0|  0|  13|           6|           1|
    |p_sum_fu_283_p2          |    or    |      0|  0|  13|           6|           1|
    |sel_tmp8_fu_472_p2       |    or    |      0|  0|   8|           1|           1|
    |sel_tmp9_fu_532_p3       |  select  |      0|  0|   2|           1|           1|
    |not_sel_tmp_fu_484_p2    |    xor   |      0|  0|   8|           1|           2|
    |or_cond_not_fu_414_p2    |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp27_not_fu_546_p2  |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp6_fu_460_p2       |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp_fu_442_p2        |    xor   |      0|  0|   8|           1|           2|
    |tmp_2_fu_402_p2          |    xor   |      0|  0|   8|           1|           2|
    |tmp_s_fu_363_p2          |    xor   |      0|  0|   8|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 401|         127|          97|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  93|         19|    1|         19|
    |bmc_in_address0        |  15|          3|    4|         12|
    |bmc_in_address1        |  15|          3|    4|         12|
    |state_dup_issued_V_o   |   9|          2|    1|          2|
    |state_key_V_address0   |  85|         17|    5|         85|
    |state_key_V_address1   |  85|         17|    5|         85|
    |state_orig_issued_V_o  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 311|         63|   21|        217|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  18|   0|   18|          0|
    |bmc_in_load_4_reg_685         |   8|   0|    8|          0|
    |bmc_in_load_reg_678           |   8|   0|    8|          0|
    |bmc_in_offset_cast1_reg_652   |   4|   0|    6|          2|
    |icmp1_reg_647                 |   1|   0|    1|          0|
    |icmp_reg_673                  |   1|   0|    1|          0|
    |issue_dup_V_reg_706           |   1|   0|    1|          0|
    |issue_orig_V_reg_702          |   1|   0|    1|          0|
    |state_in_count_V              |  16|   0|   16|          0|
    |state_in_count_V_loa_reg_710  |  16|   0|   16|          0|
    |state_orig_val_V_0            |   8|   0|    8|          0|
    |state_orig_val_V_1            |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  90|   0|   92|          2|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |       aqed_in       | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       aqed_in       | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       aqed_in       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       aqed_in       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       aqed_in       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       aqed_in       | return value |
|bmc_in_address0               | out |    4|  ap_memory |        bmc_in       |     array    |
|bmc_in_ce0                    | out |    1|  ap_memory |        bmc_in       |     array    |
|bmc_in_q0                     |  in |    8|  ap_memory |        bmc_in       |     array    |
|bmc_in_address1               | out |    4|  ap_memory |        bmc_in       |     array    |
|bmc_in_ce1                    | out |    1|  ap_memory |        bmc_in       |     array    |
|bmc_in_q1                     |  in |    8|  ap_memory |        bmc_in       |     array    |
|bmc_in_offset                 |  in |    4|   ap_none  |    bmc_in_offset    |    scalar    |
|orig_V                        |  in |    1|   ap_none  |        orig_V       |    scalar    |
|dup_V                         |  in |    1|   ap_none  |        dup_V        |    scalar    |
|orig_idx                      |  in |    8|   ap_none  |       orig_idx      |    scalar    |
|dup_idx                       |  in |    8|   ap_none  |       dup_idx       |    scalar    |
|state_orig_issued_V_i         |  in |    1|   ap_ovld  | state_orig_issued_V |    pointer   |
|state_orig_issued_V_o         | out |    1|   ap_ovld  | state_orig_issued_V |    pointer   |
|state_orig_issued_V_o_ap_vld  | out |    1|   ap_ovld  | state_orig_issued_V |    pointer   |
|state_dup_issued_V_i          |  in |    1|   ap_ovld  |  state_dup_issued_V |    pointer   |
|state_dup_issued_V_o          | out |    1|   ap_ovld  |  state_dup_issued_V |    pointer   |
|state_dup_issued_V_o_ap_vld   | out |    1|   ap_ovld  |  state_dup_issued_V |    pointer   |
|state_orig_in_V               | out |   16|   ap_vld   |   state_orig_in_V   |    pointer   |
|state_orig_in_V_ap_vld        | out |    1|   ap_vld   |   state_orig_in_V   |    pointer   |
|state_orig_idx_V              | out |    2|   ap_vld   |   state_orig_idx_V  |    pointer   |
|state_orig_idx_V_ap_vld       | out |    1|   ap_vld   |   state_orig_idx_V  |    pointer   |
|state_dup_in_V                | out |   16|   ap_vld   |    state_dup_in_V   |    pointer   |
|state_dup_in_V_ap_vld         | out |    1|   ap_vld   |    state_dup_in_V   |    pointer   |
|state_dup_idx_V               | out |    2|   ap_vld   |   state_dup_idx_V   |    pointer   |
|state_dup_idx_V_ap_vld        | out |    1|   ap_vld   |   state_dup_idx_V   |    pointer   |
|state_dup_val_V_0             | out |    8|   ap_vld   |  state_dup_val_V_0  |    pointer   |
|state_dup_val_V_0_ap_vld      | out |    1|   ap_vld   |  state_dup_val_V_0  |    pointer   |
|state_dup_val_V_1             | out |    8|   ap_vld   |  state_dup_val_V_1  |    pointer   |
|state_dup_val_V_1_ap_vld      | out |    1|   ap_vld   |  state_dup_val_V_1  |    pointer   |
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (issue_orig_V)
	18  / (!issue_orig_V)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.09>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dup_idx_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %dup_idx)" [buf4bug3.cpp:332]   --->   Operation 19 'read' 'dup_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bmc_in_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %bmc_in_offset)" [buf4bug3.cpp:332]   --->   Operation 20 'read' 'bmc_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %dup_idx_read, i32 1, i32 7)" [buf4bug3.cpp:348]   --->   Operation 21 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.46ns)   --->   "%icmp1 = icmp eq i7 %tmp_5, 0" [buf4bug3.cpp:348]   --->   Operation 22 'icmp' 'icmp1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i8 %dup_idx_read to i5" [buf4bug3.cpp:332]   --->   Operation 23 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_8, i1 false)" [buf4bug3.cpp:348]   --->   Operation 24 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bmc_in_offset_cast1 = zext i4 %bmc_in_offset_read to i6" [buf4bug3.cpp:348]   --->   Operation 25 'zext' 'bmc_in_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.94ns)   --->   "%sum = add i6 %bmc_in_offset_cast1, %tmp_7" [buf4bug3.cpp:348]   --->   Operation 26 'add' 'sum' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sum_cast = zext i6 %sum to i64" [buf4bug3.cpp:348]   --->   Operation 27 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bmc_in_addr = getelementptr [16 x i8]* %bmc_in, i64 0, i64 %sum_cast" [buf4bug3.cpp:348]   --->   Operation 28 'getelementptr' 'bmc_in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.15ns)   --->   "%bmc_in_load = load i8* %bmc_in_addr, align 1" [buf4bug3.cpp:348]   --->   Operation 29 'load' 'bmc_in_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%p_sum = or i6 %tmp_7, 1" [buf4bug3.cpp:348]   --->   Operation 30 'or' 'p_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.94ns) (out node of the LUT)   --->   "%sum2 = add i6 %bmc_in_offset_cast1, %p_sum" [buf4bug3.cpp:348]   --->   Operation 31 'add' 'sum2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum2_cast = zext i6 %sum2 to i64" [buf4bug3.cpp:348]   --->   Operation 32 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bmc_in_addr_4 = getelementptr [16 x i8]* %bmc_in, i64 0, i64 %sum2_cast" [buf4bug3.cpp:348]   --->   Operation 33 'getelementptr' 'bmc_in_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.15ns)   --->   "%bmc_in_load_4 = load i8* %bmc_in_addr_4, align 1" [buf4bug3.cpp:348]   --->   Operation 34 'load' 'bmc_in_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 4.09>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%orig_idx_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %orig_idx)" [buf4bug3.cpp:332]   --->   Operation 35 'read' 'orig_idx_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %orig_idx_read, i32 1, i32 7)" [buf4bug3.cpp:341]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.46ns)   --->   "%icmp = icmp eq i7 %tmp, 0" [buf4bug3.cpp:341]   --->   Operation 37 'icmp' 'icmp' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [2/2] (2.15ns)   --->   "%state_key_V_load = load i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 31), align 1"   --->   Operation 38 'load' 'state_key_V_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/2] (2.15ns)   --->   "%bmc_in_load = load i8* %bmc_in_addr, align 1" [buf4bug3.cpp:348]   --->   Operation 39 'load' 'bmc_in_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/2] (2.15ns)   --->   "%bmc_in_load_4 = load i8* %bmc_in_addr_4, align 1" [buf4bug3.cpp:348]   --->   Operation 40 'load' 'bmc_in_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %orig_idx_read to i5" [buf4bug3.cpp:332]   --->   Operation 41 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_10, i1 false)" [buf4bug3.cpp:348]   --->   Operation 42 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.94ns)   --->   "%sum4 = add i6 %bmc_in_offset_cast1, %tmp_3" [buf4bug3.cpp:348]   --->   Operation 43 'add' 'sum4' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sum4_cast = zext i6 %sum4 to i64" [buf4bug3.cpp:348]   --->   Operation 44 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bmc_in_addr_5 = getelementptr [16 x i8]* %bmc_in, i64 0, i64 %sum4_cast" [buf4bug3.cpp:348]   --->   Operation 45 'getelementptr' 'bmc_in_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.15ns)   --->   "%bmc_in_load_5 = load i8* %bmc_in_addr_5, align 1" [buf4bug3.cpp:348]   --->   Operation 46 'load' 'bmc_in_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sum8)   --->   "%p_sum4 = or i6 %tmp_3, 1" [buf4bug3.cpp:348]   --->   Operation 47 'or' 'p_sum4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.94ns) (out node of the LUT)   --->   "%sum8 = add i6 %bmc_in_offset_cast1, %p_sum4" [buf4bug3.cpp:348]   --->   Operation 48 'add' 'sum8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sum8_cast = zext i6 %sum8 to i64" [buf4bug3.cpp:348]   --->   Operation 49 'zext' 'sum8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bmc_in_addr_6 = getelementptr [16 x i8]* %bmc_in, i64 0, i64 %sum8_cast" [buf4bug3.cpp:348]   --->   Operation 50 'getelementptr' 'bmc_in_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.15ns)   --->   "%bmc_in_load_6 = load i8* %bmc_in_addr_6, align 1" [buf4bug3.cpp:348]   --->   Operation 51 'load' 'bmc_in_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 8.23>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%dup_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dup_V)" [buf4bug3.cpp:332]   --->   Operation 52 'read' 'dup_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%orig_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %orig_V)" [buf4bug3.cpp:332]   --->   Operation 53 'read' 'orig_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.94ns)   --->   "%or_cond = and i1 %icmp, %orig_V_read" [buf4bug3.cpp:341]   --->   Operation 54 'and' 'or_cond' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%state_orig_issued_V_s = load i1* @state_orig_issued_V, align 2" [buf4bug3.cpp:341]   --->   Operation 55 'load' 'state_orig_issued_V_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node issue_orig_V)   --->   "%tmp_s = xor i1 %state_orig_issued_V_s, true" [buf4bug3.cpp:341]   --->   Operation 56 'xor' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.94ns) (out node of the LUT)   --->   "%issue_orig_V = and i1 %or_cond, %tmp_s" [buf4bug3.cpp:341]   --->   Operation 57 'and' 'issue_orig_V' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/2] (2.15ns)   --->   "%state_key_V_load = load i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 31), align 1"   --->   Operation 58 'load' 'state_key_V_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 59 [1/1] (0.94ns)   --->   "%or_cond1 = and i1 %icmp1, %dup_V_read" [buf4bug3.cpp:348]   --->   Operation 59 'and' 'or_cond1' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%state_dup_issued_V_l = load i1* @state_dup_issued_V, align 1" [buf4bug3.cpp:348]   --->   Operation 60 'load' 'state_dup_issued_V_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%state_orig_val_V_0_l = load i8* @state_orig_val_V_0, align 2" [buf4bug3.cpp:348]   --->   Operation 61 'load' 'state_orig_val_V_0_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.47ns)   --->   "%tmp_9 = icmp eq i8 %bmc_in_load, %state_orig_val_V_0_l" [buf4bug3.cpp:348]   --->   Operation 62 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%state_orig_val_V_1_l = load i8* @state_orig_val_V_1, align 1" [buf4bug3.cpp:348]   --->   Operation 63 'load' 'state_orig_val_V_1_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.47ns)   --->   "%tmp_1 = icmp eq i8 %bmc_in_load_4, %state_orig_val_V_1_l" [buf4bug3.cpp:348]   --->   Operation 64 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp_2 = xor i1 %state_key_V_load, true" [buf4bug3.cpp:348]   --->   Operation 65 'xor' 'tmp_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.94ns) (out node of the LUT)   --->   "%or_cond2 = and i1 %tmp_1, %tmp_2" [buf4bug3.cpp:348]   --->   Operation 66 'and' 'or_cond2' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_082_not)   --->   "%or_cond_not = xor i1 %or_cond, true" [buf4bug3.cpp:348]   --->   Operation 67 'xor' 'or_cond_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.94ns) (out node of the LUT)   --->   "%p_082_not = or i1 %state_orig_issued_V_s, %or_cond_not" [buf4bug3.cpp:348]   --->   Operation 68 'or' 'p_082_not' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.94ns)   --->   "%brmerge = or i1 %or_cond2, %p_082_not" [buf4bug3.cpp:348]   --->   Operation 69 'or' 'brmerge' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/2] (2.15ns)   --->   "%bmc_in_load_5 = load i8* %bmc_in_addr_5, align 1" [buf4bug3.cpp:348]   --->   Operation 70 'load' 'bmc_in_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 71 [1/1] (1.47ns)   --->   "%tmp_4 = icmp eq i8 %bmc_in_load_5, %bmc_in_load" [buf4bug3.cpp:348]   --->   Operation 71 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/2] (2.15ns)   --->   "%bmc_in_load_6 = load i8* %bmc_in_addr_6, align 1" [buf4bug3.cpp:348]   --->   Operation 72 'load' 'bmc_in_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 73 [1/1] (1.47ns)   --->   "%tmp_6 = icmp eq i8 %bmc_in_load_6, %bmc_in_load_4" [buf4bug3.cpp:348]   --->   Operation 73 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%sel_tmp = xor i1 %state_dup_issued_V_l, true" [buf4bug3.cpp:348]   --->   Operation 74 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp1 = and i1 %or_cond1, %sel_tmp" [buf4bug3.cpp:348]   --->   Operation 75 'and' 'sel_tmp1' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.94ns)   --->   "%sel_tmp5 = and i1 %state_orig_issued_V_s, %tmp_9" [buf4bug3.cpp:341]   --->   Operation 76 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%sel_tmp6 = xor i1 %brmerge, true" [buf4bug3.cpp:348]   --->   Operation 77 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%sel_tmp7 = and i1 %sel_tmp5, %sel_tmp6" [buf4bug3.cpp:341]   --->   Operation 78 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%sel_tmp8 = or i1 %issue_orig_V, %sel_tmp7" [buf4bug3.cpp:348]   --->   Operation 79 'or' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%sel_tmp2 = and i1 %state_dup_issued_V_l, %or_cond1" [buf4bug3.cpp:348]   --->   Operation 80 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%not_sel_tmp = xor i1 %sel_tmp2, true" [buf4bug3.cpp:348]   --->   Operation 81 'xor' 'not_sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%tmp2 = and i1 %sel_tmp1, %tmp_4" [buf4bug3.cpp:348]   --->   Operation 82 'and' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp3 = and i1 %tmp_6, %not_sel_tmp" [buf4bug3.cpp:348]   --->   Operation 83 'and' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp4 = and i1 %tmp3, %sel_tmp8" [buf4bug3.cpp:348]   --->   Operation 84 'and' 'tmp4' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp4, %tmp2" [buf4bug3.cpp:348]   --->   Operation 85 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%tmp5 = and i1 %state_orig_issued_V_s, %sel_tmp1" [buf4bug3.cpp:348]   --->   Operation 86 'and' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%tmp6 = and i1 %tmp_9, %brmerge" [buf4bug3.cpp:348]   --->   Operation 87 'and' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp4 = and i1 %tmp6, %tmp5" [buf4bug3.cpp:348]   --->   Operation 88 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp9 = select i1 %sel_tmp4, i1 %or_cond2, i1 %sel_tmp3" [buf4bug3.cpp:348]   --->   Operation 89 'select' 'sel_tmp9' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp1)   --->   "%sel_tmp10 = and i1 %sel_tmp1, %p_082_not" [buf4bug3.cpp:348]   --->   Operation 90 'and' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp1)   --->   "%sel_tmp27_not = xor i1 %sel_tmp10, true" [buf4bug3.cpp:348]   --->   Operation 91 'xor' 'sel_tmp27_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.94ns) (out node of the LUT)   --->   "%not_sel_tmp1 = or i1 %sel_tmp5, %sel_tmp27_not" [buf4bug3.cpp:341]   --->   Operation 92 'or' 'not_sel_tmp1' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.94ns) (out node of the LUT)   --->   "%issue_dup_V = and i1 %sel_tmp9, %not_sel_tmp1" [buf4bug3.cpp:348]   --->   Operation 93 'and' 'issue_dup_V' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%state_in_count_V_loa = load i16* @state_in_count_V, align 2" [buf4bug3.cpp:361]   --->   Operation 94 'load' 'state_in_count_V_loa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %issue_orig_V, label %.loopexit.loopexit, label %.loopexit" [buf4bug3.cpp:357]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "store i1 true, i1* @state_orig_issued_V, align 2" [buf4bug3.cpp:359]   --->   Operation 96 'store' <Predicate = (issue_orig_V)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load_5, i8* @state_orig_val_V_0, align 2" [buf4bug3.cpp:359]   --->   Operation 97 'store' <Predicate = (issue_orig_V)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load_6, i8* @state_orig_val_V_1, align 1" [buf4bug3.cpp:360]   --->   Operation 98 'store' <Predicate = (issue_orig_V)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "store i16 %state_in_count_V_loa, i16* @state_orig_in_V, align 2" [buf4bug3.cpp:361]   --->   Operation 99 'store' <Predicate = (issue_orig_V)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i8 %orig_idx_read to i2" [buf4bug3.cpp:361]   --->   Operation 100 'trunc' 'tmp_12' <Predicate = (issue_orig_V)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "store i2 %tmp_12, i2* @state_orig_idx_V, align 2" [buf4bug3.cpp:361]   --->   Operation 101 'store' <Predicate = (issue_orig_V)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 0), align 16" [buf4bug3.cpp:364]   --->   Operation 102 'store' <Predicate = (issue_orig_V)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 103 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 1), align 1" [buf4bug3.cpp:364]   --->   Operation 103 'store' <Predicate = (issue_orig_V)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 104 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 2), align 2" [buf4bug3.cpp:364]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_4 : Operation 105 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 3), align 1" [buf4bug3.cpp:364]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 106 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 4), align 4" [buf4bug3.cpp:364]   --->   Operation 106 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_5 : Operation 107 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 5), align 1" [buf4bug3.cpp:364]   --->   Operation 107 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 108 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 6), align 2" [buf4bug3.cpp:364]   --->   Operation 108 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_6 : Operation 109 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 7), align 1" [buf4bug3.cpp:364]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 110 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 8), align 8" [buf4bug3.cpp:364]   --->   Operation 110 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_7 : Operation 111 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 9), align 1" [buf4bug3.cpp:364]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 112 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 10), align 2" [buf4bug3.cpp:364]   --->   Operation 112 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_8 : Operation 113 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 11), align 1" [buf4bug3.cpp:364]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 114 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 12), align 4" [buf4bug3.cpp:364]   --->   Operation 114 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_9 : Operation 115 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 13), align 1" [buf4bug3.cpp:364]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 116 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 14), align 2" [buf4bug3.cpp:364]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_10 : Operation 117 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 15), align 1" [buf4bug3.cpp:364]   --->   Operation 117 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 118 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 16), align 16" [buf4bug3.cpp:364]   --->   Operation 118 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_11 : Operation 119 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 17), align 1" [buf4bug3.cpp:364]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 120 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 18), align 2" [buf4bug3.cpp:364]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_12 : Operation 121 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 19), align 1" [buf4bug3.cpp:364]   --->   Operation 121 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 122 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 20), align 4" [buf4bug3.cpp:364]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_13 : Operation 123 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 21), align 1" [buf4bug3.cpp:364]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 124 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 22), align 2" [buf4bug3.cpp:364]   --->   Operation 124 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_14 : Operation 125 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 23), align 1" [buf4bug3.cpp:364]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 126 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 24), align 8" [buf4bug3.cpp:364]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_15 : Operation 127 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 25), align 1" [buf4bug3.cpp:364]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 128 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 26), align 2" [buf4bug3.cpp:364]   --->   Operation 128 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_16 : Operation 129 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 27), align 1" [buf4bug3.cpp:364]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 130 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 28), align 4" [buf4bug3.cpp:364]   --->   Operation 130 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_17 : Operation 131 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 29), align 1" [buf4bug3.cpp:364]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 132 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 30), align 2" [buf4bug3.cpp:364]   --->   Operation 132 'store' <Predicate = (issue_orig_V)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_18 : Operation 133 [1/1] (2.15ns)   --->   "store i1 false, i1* getelementptr inbounds ([32 x i1]* @state_key_V, i64 0, i64 31), align 1" [buf4bug3.cpp:364]   --->   Operation 133 'store' <Predicate = (issue_orig_V)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 134 'br' <Predicate = (issue_orig_V)> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %issue_dup_V, label %0, label %.loopexit._crit_edge" [buf4bug3.cpp:368]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "store i16 %state_in_count_V_loa, i16* @state_dup_in_V, align 2" [buf4bug3.cpp:370]   --->   Operation 136 'store' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i8 %dup_idx_read to i2" [buf4bug3.cpp:370]   --->   Operation 137 'trunc' 'tmp_13' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "store i2 %tmp_13, i2* @state_dup_idx_V, align 1" [buf4bug3.cpp:370]   --->   Operation 138 'store' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "store i1 true, i1* @state_dup_issued_V, align 1" [buf4bug3.cpp:371]   --->   Operation 139 'store' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load, i8* @state_dup_val_V_0, align 2" [buf4bug3.cpp:371]   --->   Operation 140 'store' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load_4, i8* @state_dup_val_V_1, align 1" [buf4bug3.cpp:372]   --->   Operation 141 'store' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [buf4bug3.cpp:373]   --->   Operation 142 'br' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (2.14ns)   --->   "%tmp_11 = add i16 %state_in_count_V_loa, 1" [buf4bug3.cpp:375]   --->   Operation 143 'add' 'tmp_11' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "store i16 %tmp_11, i16* @state_in_count_V, align 2" [buf4bug3.cpp:375]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 145 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bmc_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bmc_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dup_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dup_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_orig_issued_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_issued_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_val_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_val_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_in_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_orig_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_dup_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_dup_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_dup_val_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_dup_val_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_key_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dup_idx_read          (read          ) [ 0011111111111111111]
bmc_in_offset_read    (read          ) [ 0000000000000000000]
tmp_5                 (partselect    ) [ 0000000000000000000]
icmp1                 (icmp          ) [ 0011000000000000000]
tmp_8                 (trunc         ) [ 0000000000000000000]
tmp_7                 (bitconcatenate) [ 0000000000000000000]
bmc_in_offset_cast1   (zext          ) [ 0010000000000000000]
sum                   (add           ) [ 0000000000000000000]
sum_cast              (zext          ) [ 0000000000000000000]
bmc_in_addr           (getelementptr ) [ 0010000000000000000]
p_sum                 (or            ) [ 0000000000000000000]
sum2                  (add           ) [ 0000000000000000000]
sum2_cast             (zext          ) [ 0000000000000000000]
bmc_in_addr_4         (getelementptr ) [ 0010000000000000000]
orig_idx_read         (read          ) [ 0001000000000000000]
tmp                   (partselect    ) [ 0000000000000000000]
icmp                  (icmp          ) [ 0001000000000000000]
bmc_in_load           (load          ) [ 0001111111111111111]
bmc_in_load_4         (load          ) [ 0001111111111111111]
tmp_10                (trunc         ) [ 0000000000000000000]
tmp_3                 (bitconcatenate) [ 0000000000000000000]
sum4                  (add           ) [ 0000000000000000000]
sum4_cast             (zext          ) [ 0000000000000000000]
bmc_in_addr_5         (getelementptr ) [ 0001000000000000000]
p_sum4                (or            ) [ 0000000000000000000]
sum8                  (add           ) [ 0000000000000000000]
sum8_cast             (zext          ) [ 0000000000000000000]
bmc_in_addr_6         (getelementptr ) [ 0001000000000000000]
dup_V_read            (read          ) [ 0000000000000000000]
orig_V_read           (read          ) [ 0000000000000000000]
or_cond               (and           ) [ 0000000000000000000]
state_orig_issued_V_s (load          ) [ 0000000000000000000]
tmp_s                 (xor           ) [ 0000000000000000000]
issue_orig_V          (and           ) [ 0001111111111111111]
state_key_V_load      (load          ) [ 0000000000000000000]
or_cond1              (and           ) [ 0000000000000000000]
state_dup_issued_V_l  (load          ) [ 0000000000000000000]
state_orig_val_V_0_l  (load          ) [ 0000000000000000000]
tmp_9                 (icmp          ) [ 0000000000000000000]
state_orig_val_V_1_l  (load          ) [ 0000000000000000000]
tmp_1                 (icmp          ) [ 0000000000000000000]
tmp_2                 (xor           ) [ 0000000000000000000]
or_cond2              (and           ) [ 0000000000000000000]
or_cond_not           (xor           ) [ 0000000000000000000]
p_082_not             (or            ) [ 0000000000000000000]
brmerge               (or            ) [ 0000000000000000000]
bmc_in_load_5         (load          ) [ 0000000000000000000]
tmp_4                 (icmp          ) [ 0000000000000000000]
bmc_in_load_6         (load          ) [ 0000000000000000000]
tmp_6                 (icmp          ) [ 0000000000000000000]
sel_tmp               (xor           ) [ 0000000000000000000]
sel_tmp1              (and           ) [ 0000000000000000000]
sel_tmp5              (and           ) [ 0000000000000000000]
sel_tmp6              (xor           ) [ 0000000000000000000]
sel_tmp7              (and           ) [ 0000000000000000000]
sel_tmp8              (or            ) [ 0000000000000000000]
sel_tmp2              (and           ) [ 0000000000000000000]
not_sel_tmp           (xor           ) [ 0000000000000000000]
tmp2                  (and           ) [ 0000000000000000000]
tmp3                  (and           ) [ 0000000000000000000]
tmp4                  (and           ) [ 0000000000000000000]
sel_tmp3              (and           ) [ 0000000000000000000]
tmp5                  (and           ) [ 0000000000000000000]
tmp6                  (and           ) [ 0000000000000000000]
sel_tmp4              (and           ) [ 0000000000000000000]
sel_tmp9              (select        ) [ 0000000000000000000]
sel_tmp10             (and           ) [ 0000000000000000000]
sel_tmp27_not         (xor           ) [ 0000000000000000000]
not_sel_tmp1          (or            ) [ 0000000000000000000]
issue_dup_V           (and           ) [ 0000111111111111111]
state_in_count_V_loa  (load          ) [ 0000111111111111111]
StgValue_95           (br            ) [ 0000000000000000000]
StgValue_96           (store         ) [ 0000000000000000000]
StgValue_97           (store         ) [ 0000000000000000000]
StgValue_98           (store         ) [ 0000000000000000000]
StgValue_99           (store         ) [ 0000000000000000000]
tmp_12                (trunc         ) [ 0000000000000000000]
StgValue_101          (store         ) [ 0000000000000000000]
StgValue_102          (store         ) [ 0000000000000000000]
StgValue_103          (store         ) [ 0000000000000000000]
StgValue_104          (store         ) [ 0000000000000000000]
StgValue_105          (store         ) [ 0000000000000000000]
StgValue_106          (store         ) [ 0000000000000000000]
StgValue_107          (store         ) [ 0000000000000000000]
StgValue_108          (store         ) [ 0000000000000000000]
StgValue_109          (store         ) [ 0000000000000000000]
StgValue_110          (store         ) [ 0000000000000000000]
StgValue_111          (store         ) [ 0000000000000000000]
StgValue_112          (store         ) [ 0000000000000000000]
StgValue_113          (store         ) [ 0000000000000000000]
StgValue_114          (store         ) [ 0000000000000000000]
StgValue_115          (store         ) [ 0000000000000000000]
StgValue_116          (store         ) [ 0000000000000000000]
StgValue_117          (store         ) [ 0000000000000000000]
StgValue_118          (store         ) [ 0000000000000000000]
StgValue_119          (store         ) [ 0000000000000000000]
StgValue_120          (store         ) [ 0000000000000000000]
StgValue_121          (store         ) [ 0000000000000000000]
StgValue_122          (store         ) [ 0000000000000000000]
StgValue_123          (store         ) [ 0000000000000000000]
StgValue_124          (store         ) [ 0000000000000000000]
StgValue_125          (store         ) [ 0000000000000000000]
StgValue_126          (store         ) [ 0000000000000000000]
StgValue_127          (store         ) [ 0000000000000000000]
StgValue_128          (store         ) [ 0000000000000000000]
StgValue_129          (store         ) [ 0000000000000000000]
StgValue_130          (store         ) [ 0000000000000000000]
StgValue_131          (store         ) [ 0000000000000000000]
StgValue_132          (store         ) [ 0000000000000000000]
StgValue_133          (store         ) [ 0000000000000000000]
StgValue_134          (br            ) [ 0000000000000000000]
StgValue_135          (br            ) [ 0000000000000000000]
StgValue_136          (store         ) [ 0000000000000000000]
tmp_13                (trunc         ) [ 0000000000000000000]
StgValue_138          (store         ) [ 0000000000000000000]
StgValue_139          (store         ) [ 0000000000000000000]
StgValue_140          (store         ) [ 0000000000000000000]
StgValue_141          (store         ) [ 0000000000000000000]
StgValue_142          (br            ) [ 0000000000000000000]
tmp_11                (add           ) [ 0000000000000000000]
StgValue_144          (store         ) [ 0000000000000000000]
StgValue_145          (ret           ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bmc_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmc_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bmc_in_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmc_in_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="orig_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dup_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="orig_idx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_idx"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dup_idx">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_idx"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_orig_issued_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_issued_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_dup_issued_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_issued_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_orig_val_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_val_V_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_orig_val_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_in_count_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_in_count_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_orig_in_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_in_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_orig_idx_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_idx_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="state_dup_in_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_in_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="state_dup_idx_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_idx_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="state_dup_val_V_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_val_V_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="state_dup_val_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="state_key_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_key_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="dup_idx_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dup_idx_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bmc_in_offset_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bmc_in_offset_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="orig_idx_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orig_idx_read/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="dup_V_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dup_V_read/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="orig_V_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orig_V_read/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="bmc_in_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="0"/>
<pin id="176" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="177" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
<pin id="179" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bmc_in_load/1 bmc_in_load_4/1 bmc_in_load_5/2 bmc_in_load_6/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="bmc_in_addr_4_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr_4/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="0"/>
<pin id="205" dir="0" index="4" bw="1" slack="0"/>
<pin id="206" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
<pin id="208" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_key_V_load/2 StgValue_102/3 StgValue_103/3 StgValue_104/4 StgValue_105/4 StgValue_106/5 StgValue_107/5 StgValue_108/6 StgValue_109/6 StgValue_110/7 StgValue_111/7 StgValue_112/8 StgValue_113/8 StgValue_114/9 StgValue_115/9 StgValue_116/10 StgValue_117/10 StgValue_118/11 StgValue_119/11 StgValue_120/12 StgValue_121/12 StgValue_122/13 StgValue_123/13 StgValue_124/14 StgValue_125/14 StgValue_126/15 StgValue_127/15 StgValue_128/16 StgValue_129/16 StgValue_130/17 StgValue_131/17 StgValue_132/18 StgValue_133/18 "/>
</bind>
</comp>

<comp id="187" class="1004" name="bmc_in_addr_5_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr_5/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="bmc_in_addr_6_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr_6/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="4" slack="0"/>
<pin id="245" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_8_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="bmc_in_offset_cast1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bmc_in_offset_cast1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sum_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sum_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_sum_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_sum/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sum2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sum2_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="0" index="3" bw="4" slack="0"/>
<pin id="305" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="7" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_10_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sum4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="1"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sum4_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_sum4_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_sum4/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sum8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="0" index="1" bw="6" slack="0"/>
<pin id="347" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sum8_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum8_cast/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_cond_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="state_orig_issued_V_s_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_issued_V_s/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="issue_orig_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="issue_orig_V/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_cond1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="2"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="state_dup_issued_V_l_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_issued_V_l/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="state_orig_val_V_0_l_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_val_V_0_l/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_9_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="1"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="state_orig_val_V_1_l_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_val_V_1_l/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_cond2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_cond_not_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="or_cond_not/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_082_not_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_082_not/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="brmerge_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="1"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_6_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="1"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sel_tmp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sel_tmp1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sel_tmp5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sel_tmp6_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sel_tmp7_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sel_tmp8_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sel_tmp2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="not_sel_tmp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_sel_tmp/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sel_tmp3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp6/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sel_tmp4_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sel_tmp9_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sel_tmp10_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp10/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sel_tmp27_not_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp27_not/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="not_sel_tmp1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp1/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="issue_dup_V_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="issue_dup_V/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="state_in_count_V_loa_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_in_count_V_loa/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="StgValue_96_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="StgValue_97_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="StgValue_98_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="StgValue_99_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="0"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_12_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="1"/>
<pin id="594" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="StgValue_101_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="0" index="1" bw="2" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="StgValue_136_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="15"/>
<pin id="603" dir="0" index="1" bw="16" slack="0"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_136/18 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_13_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="17"/>
<pin id="608" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/18 "/>
</bind>
</comp>

<comp id="609" class="1004" name="StgValue_138_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/18 "/>
</bind>
</comp>

<comp id="615" class="1004" name="StgValue_139_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/18 "/>
</bind>
</comp>

<comp id="621" class="1004" name="StgValue_140_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="16"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/18 "/>
</bind>
</comp>

<comp id="626" class="1004" name="StgValue_141_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="16"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/18 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_11_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="15"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/18 "/>
</bind>
</comp>

<comp id="636" class="1004" name="StgValue_144_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/18 "/>
</bind>
</comp>

<comp id="642" class="1005" name="dup_idx_read_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="17"/>
<pin id="644" dir="1" index="1" bw="8" slack="17"/>
</pin_list>
<bind>
<opset="dup_idx_read "/>
</bind>
</comp>

<comp id="647" class="1005" name="icmp1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="2"/>
<pin id="649" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="bmc_in_offset_cast1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="1"/>
<pin id="654" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_offset_cast1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="bmc_in_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="1"/>
<pin id="660" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="bmc_in_addr_4_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="1"/>
<pin id="665" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr_4 "/>
</bind>
</comp>

<comp id="668" class="1005" name="orig_idx_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="1"/>
<pin id="670" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="orig_idx_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="icmp_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="678" class="1005" name="bmc_in_load_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="1"/>
<pin id="680" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_load "/>
</bind>
</comp>

<comp id="685" class="1005" name="bmc_in_load_4_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="1"/>
<pin id="687" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_load_4 "/>
</bind>
</comp>

<comp id="692" class="1005" name="bmc_in_addr_5_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr_5 "/>
</bind>
</comp>

<comp id="697" class="1005" name="bmc_in_addr_6_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="1"/>
<pin id="699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr_6 "/>
</bind>
</comp>

<comp id="702" class="1005" name="issue_orig_V_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="15"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="issue_orig_V "/>
</bind>
</comp>

<comp id="706" class="1005" name="issue_dup_V_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="15"/>
<pin id="708" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="issue_dup_V "/>
</bind>
</comp>

<comp id="710" class="1005" name="state_in_count_V_loa_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="15"/>
<pin id="712" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="state_in_count_V_loa "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="195" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="210"><net_src comp="64" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="214"><net_src comp="72" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="215"><net_src comp="74" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="216"><net_src comp="76" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="217"><net_src comp="78" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="218"><net_src comp="80" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="219"><net_src comp="82" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="220"><net_src comp="84" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="221"><net_src comp="86" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="222"><net_src comp="88" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="223"><net_src comp="90" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="224"><net_src comp="92" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="225"><net_src comp="94" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="226"><net_src comp="96" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="227"><net_src comp="98" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="228"><net_src comp="100" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="229"><net_src comp="102" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="230"><net_src comp="104" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="232"><net_src comp="108" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="233"><net_src comp="110" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="234"><net_src comp="112" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="235"><net_src comp="114" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="236"><net_src comp="116" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="237"><net_src comp="118" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="238"><net_src comp="120" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="239"><net_src comp="122" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="126" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="254"><net_src comp="240" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="126" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="132" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="260" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="287"><net_src comp="260" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="268" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="138" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="314"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="138" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="342"><net_src comp="320" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="358"><net_src comp="150" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="12" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="354" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="144" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="14" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="16" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="18" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="181" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="397" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="354" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="359" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="408" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="163" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="163" pin="7"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="380" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="60" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="375" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="359" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="388" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="426" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="454" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="369" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="380" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="375" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="60" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="448" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="432" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="437" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="484" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="472" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="490" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="359" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="448" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="388" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="426" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="514" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="408" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="508" pin="2"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="448" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="420" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="60" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="454" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="532" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="20" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="60" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="12" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="163" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="16" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="163" pin="7"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="18" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="564" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="22" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="24" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="26" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="28" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="60" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="14" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="30" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="32" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="124" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="20" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="126" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="650"><net_src comp="250" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="655"><net_src comp="268" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="661"><net_src comp="156" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="666"><net_src comp="169" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="671"><net_src comp="138" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="676"><net_src comp="310" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="681"><net_src comp="163" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="688"><net_src comp="163" pin="7"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="695"><net_src comp="187" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="700"><net_src comp="195" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="705"><net_src comp="369" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="558" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="564" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="631" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bmc_in | {}
	Port: state_orig_issued_V | {3 }
	Port: state_dup_issued_V | {18 }
	Port: state_orig_val_V_0 | {3 }
	Port: state_orig_val_V_1 | {3 }
	Port: state_in_count_V | {18 }
	Port: state_orig_in_V | {3 }
	Port: state_orig_idx_V | {3 }
	Port: state_dup_in_V | {18 }
	Port: state_dup_idx_V | {18 }
	Port: state_dup_val_V_0 | {18 }
	Port: state_dup_val_V_1 | {18 }
	Port: state_key_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
 - Input state : 
	Port: aqed_in : bmc_in | {1 2 3 }
	Port: aqed_in : bmc_in_offset | {1 }
	Port: aqed_in : orig_V | {3 }
	Port: aqed_in : dup_V | {3 }
	Port: aqed_in : orig_idx | {2 }
	Port: aqed_in : dup_idx | {1 }
	Port: aqed_in : state_orig_issued_V | {3 }
	Port: aqed_in : state_dup_issued_V | {3 }
	Port: aqed_in : state_orig_val_V_0 | {3 }
	Port: aqed_in : state_orig_val_V_1 | {3 }
	Port: aqed_in : state_in_count_V | {3 }
	Port: aqed_in : state_orig_in_V | {}
	Port: aqed_in : state_orig_idx_V | {}
	Port: aqed_in : state_dup_in_V | {}
	Port: aqed_in : state_dup_idx_V | {}
	Port: aqed_in : state_dup_val_V_0 | {}
	Port: aqed_in : state_dup_val_V_1 | {}
	Port: aqed_in : state_key_V | {2 3 }
  - Chain level:
	State 1
		icmp1 : 1
		tmp_7 : 1
		sum : 2
		sum_cast : 3
		bmc_in_addr : 4
		bmc_in_load : 5
		p_sum : 2
		sum2 : 2
		sum2_cast : 3
		bmc_in_addr_4 : 4
		bmc_in_load_4 : 5
	State 2
		icmp : 1
		tmp_3 : 1
		sum4 : 2
		sum4_cast : 3
		bmc_in_addr_5 : 4
		bmc_in_load_5 : 5
		p_sum4 : 2
		sum8 : 2
		sum8_cast : 3
		bmc_in_addr_6 : 4
		bmc_in_load_6 : 5
	State 3
		tmp_s : 1
		issue_orig_V : 1
		tmp_9 : 1
		tmp_1 : 1
		tmp_2 : 1
		or_cond2 : 2
		tmp_4 : 1
		tmp_6 : 1
		sel_tmp : 1
		sel_tmp1 : 1
		sel_tmp5 : 2
		tmp2 : 1
		tmp5 : 1
		issue_dup_V : 1
		StgValue_95 : 1
		StgValue_97 : 1
		StgValue_98 : 1
		StgValue_99 : 1
		StgValue_101 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		StgValue_138 : 1
		StgValue_144 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         or_cond_fu_354         |    0    |    8    |
|          |       issue_orig_V_fu_369      |    0    |    8    |
|          |         or_cond1_fu_375        |    0    |    8    |
|          |         or_cond2_fu_408        |    0    |    8    |
|          |         sel_tmp1_fu_448        |    0    |    8    |
|          |         sel_tmp5_fu_454        |    0    |    8    |
|          |         sel_tmp7_fu_466        |    0    |    8    |
|          |         sel_tmp2_fu_478        |    0    |    8    |
|    and   |           tmp2_fu_490          |    0    |    8    |
|          |           tmp3_fu_496          |    0    |    8    |
|          |           tmp4_fu_502          |    0    |    8    |
|          |         sel_tmp3_fu_508        |    0    |    8    |
|          |           tmp5_fu_514          |    0    |    8    |
|          |           tmp6_fu_520          |    0    |    8    |
|          |         sel_tmp4_fu_526        |    0    |    8    |
|          |        sel_tmp10_fu_540        |    0    |    8    |
|          |       issue_dup_V_fu_558       |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |           sum_fu_272           |    0    |    15   |
|          |           sum2_fu_289          |    0    |    15   |
|    add   |           sum4_fu_328          |    0    |    15   |
|          |           sum8_fu_344          |    0    |    15   |
|          |          tmp_11_fu_631         |    0    |    23   |
|----------|--------------------------------|---------|---------|
|          |          icmp1_fu_250          |    0    |    11   |
|          |           icmp_fu_310          |    0    |    11   |
|   icmp   |          tmp_9_fu_388          |    0    |    11   |
|          |          tmp_1_fu_397          |    0    |    11   |
|          |          tmp_4_fu_432          |    0    |    11   |
|          |          tmp_6_fu_437          |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |          tmp_s_fu_363          |    0    |    8    |
|          |          tmp_2_fu_402          |    0    |    8    |
|          |       or_cond_not_fu_414       |    0    |    8    |
|    xor   |         sel_tmp_fu_442         |    0    |    8    |
|          |         sel_tmp6_fu_460        |    0    |    8    |
|          |       not_sel_tmp_fu_484       |    0    |    8    |
|          |      sel_tmp27_not_fu_546      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |          p_sum_fu_283          |    0    |    0    |
|          |          p_sum4_fu_338         |    0    |    0    |
|    or    |        p_082_not_fu_420        |    0    |    8    |
|          |         brmerge_fu_426         |    0    |    8    |
|          |         sel_tmp8_fu_472        |    0    |    8    |
|          |       not_sel_tmp1_fu_552      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|  select  |         sel_tmp9_fu_532        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |    dup_idx_read_read_fu_126    |    0    |    0    |
|          | bmc_in_offset_read_read_fu_132 |    0    |    0    |
|   read   |    orig_idx_read_read_fu_138   |    0    |    0    |
|          |     dup_V_read_read_fu_144     |    0    |    0    |
|          |     orig_V_read_read_fu_150    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_5_fu_240          |    0    |    0    |
|          |           tmp_fu_300           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_8_fu_256          |    0    |    0    |
|   trunc  |          tmp_10_fu_316         |    0    |    0    |
|          |          tmp_12_fu_592         |    0    |    0    |
|          |          tmp_13_fu_606         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          tmp_7_fu_260          |    0    |    0    |
|          |          tmp_3_fu_320          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |   bmc_in_offset_cast1_fu_268   |    0    |    0    |
|          |         sum_cast_fu_278        |    0    |    0    |
|   zext   |        sum2_cast_fu_295        |    0    |    0    |
|          |        sum4_cast_fu_333        |    0    |    0    |
|          |        sum8_cast_fu_349        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   375   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    bmc_in_addr_4_reg_663   |    4   |
|    bmc_in_addr_5_reg_692   |    4   |
|    bmc_in_addr_6_reg_697   |    4   |
|     bmc_in_addr_reg_658    |    4   |
|    bmc_in_load_4_reg_685   |    8   |
|     bmc_in_load_reg_678    |    8   |
| bmc_in_offset_cast1_reg_652|    6   |
|    dup_idx_read_reg_642    |    8   |
|        icmp1_reg_647       |    1   |
|        icmp_reg_673        |    1   |
|     issue_dup_V_reg_706    |    1   |
|    issue_orig_V_reg_702    |    1   |
|    orig_idx_read_reg_668   |    8   |
|state_in_count_V_loa_reg_710|   16   |
+----------------------------+--------+
|            Total           |   74   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_163 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_181 |  p0  |  16  |   1  |   16   ||    33   |
| grp_access_fu_181 |  p2  |  16  |   0  |    0   ||    33   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  7.703  ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   375  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   108  |
|  Register |    -   |   74   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   74   |   483  |
+-----------+--------+--------+--------+
