
    <!DOCTYPE html>
    <html>
    <head>
        <title>gpt_oss_20b 详细分析报告</title>
        <meta charset="utf-8">
        
    <style>
        body {
            font-family: 'Segoe UI', Arial, sans-serif;
            margin: 0;
            padding: 20px;
            background-color: #f5f5f5;
            color: #333;
        }
        .container {
            max-width: 1200px;
            margin: 0 auto;
            background-color: white;
            padding: 30px;
            border-radius: 10px;
            box-shadow: 0 2px 10px rgba(0,0,0,0.1);
        }
        h1 {
            color: #2c3e50;
            border-bottom: 3px solid #3498db;
            padding-bottom: 10px;
            margin-bottom: 30px;
        }
        h2 {
            color: #34495e;
            margin-top: 30px;
            margin-bottom: 15px;
            border-left: 4px solid #3498db;
            padding-left: 15px;
        }
        h3 {
            color: #7f8c8d;
            margin-top: 25px;
            margin-bottom: 10px;
        }
        .summary-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(250px, 1fr));
            gap: 20px;
            margin-bottom: 30px;
        }
        .summary-card {
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            color: white;
            padding: 20px;
            border-radius: 10px;
            text-align: center;
        }
        .summary-card h3 {
            margin: 0 0 10px 0;
            color: white;
        }
        .summary-card .value {
            font-size: 2em;
            font-weight: bold;
        }
        table {
            width: 100%;
            border-collapse: collapse;
            margin: 20px 0;
            background-color: white;
            border-radius: 8px;
            overflow: hidden;
            box-shadow: 0 2px 4px rgba(0,0,0,0.1);
        }
        th, td {
            padding: 12px 15px;
            text-align: left;
            border-bottom: 1px solid #ddd;
        }
        th {
            background-color: #34495e;
            color: white;
            font-weight: 600;
        }
        tr:hover {
            background-color: #f8f9fa;
        }
        .error-type {
            padding: 4px 8px;
            border-radius: 4px;
            font-size: 0.85em;
            font-weight: 600;
            text-transform: uppercase;
        }
        .error-syntax { background-color: #e74c3c; color: white; }
        .error-semantic { background-color: #f39c12; color: white; }
        .error-static_analysis { background-color: #9b59b6; color: white; }
        .error-unknown { background-color: #95a5a6; color: white; }
        .failure-functionality { background-color: #e67e22; color: white; }
        .failure-timing { background-color: #3498db; color: white; }
        .failure-assertion { background-color: #2ecc71; color: white; }
        .failure-simulation_error { background-color: #c0392b; color: white; }
        .code-snippet {
            background-color: #2c3e50;
            color: #ecf0f1;
            padding: 15px;
            border-radius: 5px;
            font-family: 'Courier New', monospace;
            font-size: 0.9em;
            overflow-x: auto;
            margin: 10px 0;
        }
        .error-details {
            margin: 15px 0;
            padding: 15px;
            background-color: #fdf2f2;
            border-left: 4px solid #e74c3c;
            border-radius: 0 5px 5px 0;
        }
        .stats-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(300px, 1fr));
            gap: 20px;
            margin: 20px 0;
        }
        .stats-card {
            background-color: #f8f9fa;
            padding: 20px;
            border-radius: 8px;
            border: 1px solid #e9ecef;
        }
        .problem-list {
            list-style: none;
            padding: 0;
        }
        .problem-list li {
            padding: 8px 12px;
            margin: 4px 0;
            background-color: #f8f9fa;
            border-radius: 4px;
            border-left: 3px solid #3498db;
        }
        .model-link {
            color: #3498db;
            text-decoration: none;
            font-weight: 600;
        }
        .model-link:hover {
            text-decoration: underline;
        }
        .chart-container {
            margin: 20px 0;
            padding: 20px;
            background-color: #f8f9fa;
            border-radius: 8px;
        }
        .progress-bar {
            background-color: #e9ecef;
            border-radius: 10px;
            overflow: hidden;
            height: 20px;
            margin: 5px 0;
        }
        .progress-fill {
            background: linear-gradient(90deg, #3498db, #2ecc71);
            height: 100%;
            transition: width 0.3s ease;
        }
        .back-link {
            color: #3498db;
            text-decoration: none;
            font-weight: 600;
            margin-bottom: 20px;
            display: inline-block;
        }
        .back-link:hover {
            text-decoration: underline;
        }
    </style>
    
    </head>
    <body>
        <div class="container">
            <a href="../unified_analysis.html" class="back-link">← 返回统一分析</a>

            <h1>gpt_oss_20b 详细分析报告</h1>
            <p><strong>参数配置:</strong> Temperature = 0.8, Top_p = 0.95</p>
            <p><strong>生成时间:</strong> 2025-12-09 06:58:22</p>

            <div class="summary-grid">
                <div class="summary-card">
                    <h3>总问题数</h3>
                    <div class="value">156</div>
                </div>
                <div class="summary-card" style="background: linear-gradient(135deg, #2ecc71, #27ae60);">
                    <h3>生成成功率</h3>
                    <div class="value">100.0%</div>
                    <p>156/156</p>
                </div>
                <div class="summary-card" style="background: linear-gradient(135deg, #3498db, #2980b9);">
                    <h3>编译成功率</h3>
                    <div class="value">42.9%</div>
                    <p>67/156</p>
                </div>
                <div class="summary-card" style="background: linear-gradient(135deg, #e74c3c, #c0392b);">
                    <h3>测试通过率</h3>
                    <div class="value">41.7%</div>
                    <p>65/156</p>
                </div>
            </div>
    
            <h2>[编译失败] 编译失败详情</h2>
        
            <div class="error-details">
                <h3>Prob006_vectorr</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob006_vectorr_ref.sv:11: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob016_m2014_q4j</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob016_m2014_q4j_ref.sv:12: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob030_popcount255</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\gpt_oss_20b_0shot_temp0_8_topP0_95\Prob030_popcount255/Prob030_popcount255_sample01.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob033_ece241_2014_q1c</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob033_ece241_2014_q1c_ref.sv:15: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob042_vector4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\gpt_oss_20b_0shot_temp0_8_topP0_95\Prob042_vector4/Prob042_vector4_sample01.sv:10: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob043_vector5</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob043_vector5_ref.sv:15: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob045_edgedetect2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob045_edgedetect2_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob056_ece241_2013_q7</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob056_ece241_2013_q7_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob057_kmap2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob057_kmap2_ref.sv:14: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob061_2014_q4a</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob061_2014_q4a_ref.sv:19: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob062_bugs_mux2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\gpt_oss_20b_0shot_temp0_8_topP0_95\Prob062_bugs_mux2/Prob062_bugs_mux2_sample01.sv:8: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob063_review2015_shiftcount</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob063_review2015_shiftcount_ref.sv:19: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob068_countbcd</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob068_countbcd_ref.sv:21: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob069_truthtable1</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob069_truthtable1_ref.sv:16: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob070_ece241_2013_q2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob070_ece241_2013_q2_ref.sv:20: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob071_always_casez</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob071_always_casez_ref.sv:23: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob073_dff16e</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\gpt_oss_20b_0shot_temp0_8_topP0_95\Prob073_dff16e/Prob073_dff16e_sample01.sv:240: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob074_ece241_2014_q4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob074_ece241_2014_q4_ref.sv:18: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob078_dualedge</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob078_dualedge_ref.sv:26: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob079_fsm3onehot</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob079_fsm3onehot_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob082_lfsr32</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob082_lfsr32_ref.sv:26: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob083_mt2015_q4b</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\gpt_oss_20b_0shot_temp0_8_topP0_95\Prob083_mt2015_q4b/Prob083_mt2015_q4b_sample01.sv:7: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob084_ece241_2013_q12</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob084_ece241_2013_q12_ref.sv:22: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob085_shift4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob085_shift4_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob086_lfsr5</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob086_lfsr5_ref.sv:24: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob088_ece241_2014_q5b</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob088_ece241_2014_q5b_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob089_ece241_2014_q5a</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob089_ece241_2014_q5a_ref.sv:27: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob091_2012_q2b</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob091_2012_q2b_ref.sv:14: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob092_gatesv100</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob092_gatesv100_ref.sv:15: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob093_ece241_2014_q3</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob093_ece241_2014_q3_ref.sv:15: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob094_gatesv</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob094_gatesv_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob095_review2015_fsmshift</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob095_review2015_fsmshift_ref.sv:30: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob096_review2015_fsmseq</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob096_review2015_fsmseq_ref.sv:31: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob098_circuit7</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob098_circuit7_ref.sv:13: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob099_m2014_q6c</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob099_m2014_q6c_ref.sv:14: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob101_circuit4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob101_circuit4_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob102_circuit3</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob102_circuit3_ref.sv:14: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob103_circuit2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob103_circuit2_ref.sv:14: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob104_mt2015_muxdff</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob104_mt2015_muxdff_ref.sv:16: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob105_rotate100</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob105_rotate100_ref.sv:21: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob108_rule90</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob108_rule90_ref.sv:19: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob109_fsm1</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_ref.sv:29: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob110_fsm2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\gpt_oss_20b_0shot_temp0_8_topP0_95\Prob110_fsm2/Prob110_fsm2_sample01.sv:9: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob111_fsm2s</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob111_fsm2s_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob112_always_case2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob112_always_case2_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob113_2012_q1g</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob113_2012_q1g_ref.sv:30: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob115_shift18</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\gpt_oss_20b_0shot_temp0_8_topP0_95\Prob115_shift18/Prob115_shift18_sample01.sv:33: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob116_m2014_q3</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob116_m2014_q3_ref.sv:30: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob117_circuit9</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob117_circuit9_ref.sv:18: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob118_history_shift</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob118_history_shift_ref.sv:26: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob120_fsm3s</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob120_fsm3s_ref.sv:31: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob121_2014_q3bfsm</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob121_2014_q3bfsm_ref.sv:32: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob122_kmap4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob122_kmap4_ref.sv:33: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob123_bugs_addsubz</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob123_bugs_addsubz_ref.sv:20: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob124_rule110</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob124_rule110_ref.sv:23: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob125_kmap3</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob125_kmap3_ref.sv:33: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob126_circuit6</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob126_circuit6_ref.sv:21: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob127_lemmings1</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob127_lemmings1_ref.sv:32: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob128_fsm_ps2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob128_fsm_ps2_ref.sv:33: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob129_ece241_2013_q8</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob129_ece241_2013_q8_ref.sv:38: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob131_mt2015_q4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\gpt_oss_20b_0shot_temp0_8_topP0_95\Prob131_mt2015_q4/Prob131_mt2015_q4_sample01.sv:7: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob132_always_if2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob132_always_if2_ref.sv:26: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob133_2014_q3fsm</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob133_2014_q3fsm_ref.sv:36: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob134_2014_q3c</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob134_2014_q3c_ref.sv:37: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob135_m2014_q6b</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob135_m2014_q6b_ref.sv:28: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob136_m2014_q6</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob136_m2014_q6_ref.sv:34: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob137_fsm_serial</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob137_fsm_serial_ref.sv:39: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob138_2012_q2fsm</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob138_2012_q2fsm_ref.sv:32: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob139_2013_q2bfsm</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob139_2013_q2bfsm_ref.sv:39: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob140_fsm_hdlc</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob140_fsm_hdlc_ref.sv:38: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob141_count_clock</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob141_count_clock_ref.sv:48: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob142_lemmings2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob142_lemmings2_ref.sv:37: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob143_fsm_onehot</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob143_fsm_onehot_ref.sv:26: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob144_conwaylife</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob144_conwaylife_ref.sv:38: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob145_circuit8</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob145_circuit8_ref.sv:18: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob146_fsm_serialdata</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob146_fsm_serialdata_ref.sv:47: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob147_circuit10</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob147_circuit10_ref.sv:19: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob148_2013_q2afsm</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob148_2013_q2afsm_ref.sv:36: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob149_ece241_2013_q4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob149_ece241_2013_q4_ref.sv:47: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob150_review2015_fsmonehot</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob150_review2015_fsmonehot_ref.sv:31: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob151_review2015_fsm</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob151_review2015_fsm_ref.sv:57: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob152_lemmings3</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob152_lemmings3_ref.sv:49: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob153_gshare</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob153_gshare_ref.sv:50: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob154_fsm_ps2data</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob154_fsm_ps2data_ref.sv:43: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob155_lemmings4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob155_lemmings4_ref.sv:61: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob156_review2015_fancytimer</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob156_review2015_fancytimer_ref.sv:79: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div><h2>[测试成功] 测试失败</h2><p>没有测试失败的情况</p><h2>[静态分析] 静态分析</h2><p>所有问题都通过了静态分析检查</p>
        </div>
    </body>
    </html>
    