{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 5.1000"
  ],
  "cts__clock__skew__hold": 0.9561,
  "cts__clock__skew__hold__post_repair": 0.9464,
  "cts__clock__skew__hold__pre_repair": 0.9464,
  "cts__clock__skew__setup": 0.9561,
  "cts__clock__skew__setup__post_repair": 0.9464,
  "cts__clock__skew__setup__pre_repair": 0.9464,
  "cts__design__instance__area": 110827.6797,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 107957.2812,
  "cts__design__instance__area__pre_repair": 107957.2812,
  "cts__design__instance__area__stdcell": 110827.6797,
  "cts__design__instance__area__stdcell__post_repair": 107957.2812,
  "cts__design__instance__area__stdcell__pre_repair": 107957.2812,
  "cts__design__instance__count": 14309,
  "cts__design__instance__count__hold_buffer": 91.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 13865,
  "cts__design__instance__count__pre_repair": 13865,
  "cts__design__instance__count__setup_buffer": 353.0,
  "cts__design__instance__count__stdcell": 14309,
  "cts__design__instance__count__stdcell__post_repair": 13865,
  "cts__design__instance__count__stdcell__pre_repair": 13865,
  "cts__design__instance__displacement__max": 59.0,
  "cts__design__instance__displacement__mean": 0.9325,
  "cts__design__instance__displacement__total": 13345.199,
  "cts__design__instance__utilization": 0.5086,
  "cts__design__instance__utilization__post_repair": 0.4954,
  "cts__design__instance__utilization__pre_repair": 0.4954,
  "cts__design__instance__utilization__stdcell": 0.5086,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4954,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4954,
  "cts__design__io": 264,
  "cts__design__io__post_repair": 264,
  "cts__design__io__pre_repair": 264,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0684,
  "cts__power__internal__total__post_repair": 0.0682,
  "cts__power__internal__total__pre_repair": 0.0682,
  "cts__power__leakage__total": 0.0001,
  "cts__power__leakage__total__post_repair": 0.0001,
  "cts__power__leakage__total__pre_repair": 0.0001,
  "cts__power__switching__total": 0.0547,
  "cts__power__switching__total__post_repair": 0.0547,
  "cts__power__switching__total__pre_repair": 0.0547,
  "cts__power__total": 0.1231,
  "cts__power__total__post_repair": 0.123,
  "cts__power__total__pre_repair": 0.123,
  "cts__route__wirelength__estimated": 378475.526,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2,
  "cts__timing__drv__hold_violation_count__pre_repair": 2,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.3474,
  "cts__timing__drv__max_cap_limit__post_repair": 0.1519,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.1519,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.3801,
  "cts__timing__drv__max_slew_limit__post_repair": 0.1968,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.1968,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -128.34,
  "cts__timing__setup__tns__post_repair": -1374.45,
  "cts__timing__setup__tns__pre_repair": -1374.45,
  "cts__timing__setup__ws": -0.51,
  "cts__timing__setup__ws__post_repair": -2.14,
  "cts__timing__setup__ws__pre_repair": -2.14,
  "detailedplace__cpu__total": 11.13,
  "detailedplace__design__instance__area": 106877.2812,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 106877.2812,
  "detailedplace__design__instance__count": 13640,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 13640,
  "detailedplace__design__instance__displacement__max": 28.1,
  "detailedplace__design__instance__displacement__mean": 2.3115,
  "detailedplace__design__instance__displacement__total": 31534.0035,
  "detailedplace__design__instance__utilization": 0.4905,
  "detailedplace__design__instance__utilization__stdcell": 0.4905,
  "detailedplace__design__io": 264,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 382876.0,
  "detailedplace__power__internal__total": 0.0675,
  "detailedplace__power__leakage__total": 0.0001,
  "detailedplace__power__switching__total": 0.0534,
  "detailedplace__power__total": 0.121,
  "detailedplace__route__wirelength__estimated": 346213.676,
  "detailedplace__runtime__total": "0:11.49",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.1519,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.1968,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -844.25,
  "detailedplace__timing__setup__ws": -1.42,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 7592,
  "detailedroute__route__drc_errors__iter:2": 1185,
  "detailedroute__route__drc_errors__iter:3": 1037,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 13197,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 106103,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 106103,
  "detailedroute__route__wirelength": 482792,
  "detailedroute__route__wirelength__iter:1": 485509,
  "detailedroute__route__wirelength__iter:2": 483440,
  "detailedroute__route__wirelength__iter:3": 482790,
  "detailedroute__route__wirelength__iter:4": 482792,
  "finish__clock__skew__hold": 0.7584,
  "finish__clock__skew__setup": 0.7584,
  "finish__cpu__total": 41.76,
  "finish__design__instance__area": 110827.6797,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 110827.6797,
  "finish__design__instance__count": 14309,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 14309,
  "finish__design__instance__utilization": 0.5086,
  "finish__design__instance__utilization__stdcell": 0.5086,
  "finish__design__io": 264,
  "finish__mem__peak": 1504748.0,
  "finish__power__internal__total": 0.0688,
  "finish__power__leakage__total": 0.0001,
  "finish__power__switching__total": 0.0452,
  "finish__power__total": 0.1141,
  "finish__runtime__total": "0:43.22",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.4533,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.8484,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -0.1,
  "finish__timing__setup__ws": -0.04,
  "finish__timing__wns_percent_delay": -1.069324,
  "floorplan__cpu__total": 3.37,
  "floorplan__design__instance__area": 82794.2422,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 82794.2422,
  "floorplan__design__instance__count": 12079,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 12079,
  "floorplan__design__instance__utilization": 0.38,
  "floorplan__design__instance__utilization__stdcell": 0.38,
  "floorplan__design__io": 264,
  "floorplan__mem__peak": 317568.0,
  "floorplan__power__internal__total": 0.0541,
  "floorplan__power__leakage__total": 0.0001,
  "floorplan__power__switching__total": 0.0214,
  "floorplan__power__total": 0.0755,
  "floorplan__runtime__total": "0:03.63",
  "floorplan__timing__setup__tns": -11792.5498,
  "floorplan__timing__setup__ws": -4.64,
  "globalplace__cpu__total": 14.25,
  "globalplace__design__instance__area": 84013.4375,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 84013.4375,
  "globalplace__design__instance__count": 13349,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 13349,
  "globalplace__design__instance__utilization": 0.3856,
  "globalplace__design__instance__utilization__stdcell": 0.3856,
  "globalplace__design__io": 264,
  "globalplace__mem__peak": 390588.0,
  "globalplace__power__internal__total": 0.0546,
  "globalplace__power__leakage__total": 0.0001,
  "globalplace__power__switching__total": 0.0454,
  "globalplace__power__total": 0.1001,
  "globalplace__runtime__total": "0:14.69",
  "globalplace__timing__setup__tns": -35857.9297,
  "globalplace__timing__setup__ws": -14.27,
  "globalroute__clock__skew__hold": 0.9832,
  "globalroute__clock__skew__setup": 0.9832,
  "globalroute__design__instance__area": 110827.6797,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 110827.6797,
  "globalroute__design__instance__count": 14309,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 14309,
  "globalroute__design__instance__utilization": 0.5086,
  "globalroute__design__instance__utilization__stdcell": 0.5086,
  "globalroute__design__io": 264,
  "globalroute__power__internal__total": 0.0687,
  "globalroute__power__leakage__total": 0.0001,
  "globalroute__power__switching__total": 0.0597,
  "globalroute__power__total": 0.1284,
  "globalroute__timing__clock__slack": -0.792,
  "globalroute__timing__drv__hold_violation_count": 2,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.3265,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.361,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -268.03,
  "globalroute__timing__setup__ws": -0.79,
  "placeopt__cpu__total": 14.25,
  "placeopt__design__instance__area": 106877.2812,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 84013.4375,
  "placeopt__design__instance__area__stdcell": 106877.2812,
  "placeopt__design__instance__area__stdcell__pre_opt": 84013.4375,
  "placeopt__design__instance__count": 13640,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 13349,
  "placeopt__design__instance__count__stdcell": 13640,
  "placeopt__design__instance__count__stdcell__pre_opt": 13349,
  "placeopt__design__instance__utilization": 0.4905,
  "placeopt__design__instance__utilization__pre_opt": 0.3856,
  "placeopt__design__instance__utilization__stdcell": 0.4905,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3856,
  "placeopt__design__io": 264,
  "placeopt__design__io__pre_opt": 264,
  "placeopt__mem__peak": 390588.0,
  "placeopt__power__internal__total": 0.0673,
  "placeopt__power__internal__total__pre_opt": 0.0546,
  "placeopt__power__leakage__total": 0.0001,
  "placeopt__power__leakage__total__pre_opt": 0.0001,
  "placeopt__power__switching__total": 0.0527,
  "placeopt__power__switching__total__pre_opt": 0.0454,
  "placeopt__power__total": 0.1201,
  "placeopt__power__total__pre_opt": 0.1001,
  "placeopt__runtime__total": "0:14.69",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.1519,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.1933,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -826.3,
  "placeopt__timing__setup__tns__pre_opt": -35857.9297,
  "placeopt__timing__setup__ws": -1.39,
  "placeopt__timing__setup__ws__pre_opt": -14.27,
  "run__flow__design": "ibex",
  "run__flow__generate_date": "2022-12-29 16:17",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6190-g4f1108b6f",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5cb1fac1f980bb0c2fdb7fbcbf294a8d6c2cc02e",
  "run__flow__scripts_commit": "2b93d1f5f60a7e1fd2b55823379a1a485e865cec",
  "run__flow__uuid": "e2e4c94b-7891-4381-acc3-d428704f09b6",
  "run__flow__variant": "base",
  "synth__cpu__total": 117.28,
  "synth__design__instance__area__stdcell": 87631.68,
  "synth__design__instance__count__stdcell": 13243.0,
  "synth__mem__peak": 272044.0,
  "synth__runtime__total": "1:59.80",
  "total_time": "0:03:27.520000"
}