#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 15 17:54:51 2019
# Process ID: 6208
# Current directory: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.runs/synth_1/main.vds
# Journal file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 305.023 ; gain = 95.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/main.vhd:11]
INFO: [Synth 8-3491] module 'Inverter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/Inverter.vhd:4' bound to instance 'inv1' of component 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/main.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/Inverter.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Inverter' (1#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/Inverter.vhd:9]
INFO: [Synth 8-3491] module 'Inverter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/Inverter.vhd:4' bound to instance 'inv1' of component 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/main.vhd:32]
INFO: [Synth 8-3491] module 'Inverter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/Inverter.vhd:4' bound to instance 'inv1' of component 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/main.vhd:32]
INFO: [Synth 8-3491] module 'Inverter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/Inverter.vhd:4' bound to instance 'inv1' of component 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/main.vhd:32]
INFO: [Synth 8-3491] module 'Inverter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/Inverter.vhd:4' bound to instance 'inv1' of component 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/main.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/sources_1/new/main.vhd:11]
WARNING: [Synth 8-3331] design main has unconnected port sw[15]
WARNING: [Synth 8-3331] design main has unconnected port sw[14]
WARNING: [Synth 8-3331] design main has unconnected port sw[13]
WARNING: [Synth 8-3331] design main has unconnected port sw[12]
WARNING: [Synth 8-3331] design main has unconnected port sw[11]
WARNING: [Synth 8-3331] design main has unconnected port sw[10]
WARNING: [Synth 8-3331] design main has unconnected port sw[9]
WARNING: [Synth 8-3331] design main has unconnected port sw[8]
WARNING: [Synth 8-3331] design main has unconnected port sw[7]
WARNING: [Synth 8-3331] design main has unconnected port sw[6]
WARNING: [Synth 8-3331] design main has unconnected port sw[5]
WARNING: [Synth 8-3331] design main has unconnected port sw[4]
WARNING: [Synth 8-3331] design main has unconnected port sw[3]
WARNING: [Synth 8-3331] design main has unconnected port sw[2]
WARNING: [Synth 8-3331] design main has unconnected port sw[1]
WARNING: [Synth 8-3331] design main has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 342.449 ; gain = 132.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 342.449 ; gain = 132.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-180] No cells matched 'GEN_INV[0].inve1.inv1/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'GEN_INV[0].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'GEN_INV[0].inve1.inv1/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'GEN_INV[1].inve1.inv1/aus_inferred__0_i_1'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:53]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {GEN_INV[1].inve1.inv1/aus_inferred__0_i_1}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__0'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:54]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__0}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__1'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:55]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__1}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'ein_inferred_i_1', please type 'get_cells -help' for usage info. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc:56]
Finished Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 608.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 608.211 ; gain = 398.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 608.211 ; gain = 398.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \GEN_INV[1].inve1.inv1 /aus_i. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 36).
Applied set_property DONT_TOUCH = true for \GEN_INV[2].inve1.inv1 /aus_i. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 37).
Applied set_property DONT_TOUCH = true for \GEN_INV[3].inve1.inv1 /aus_i. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 38).
Applied set_property DONT_TOUCH = true for \GEN_INV[4].inve1.inv1 /aus_i. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 39).
Applied set_property DONT_TOUCH = true for \GEN_INV[1].inve1.inv1 /aus. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 43).
Applied set_property DONT_TOUCH = true for \GEN_INV[1].inve1.inv1 /ein. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 44).
Applied set_property DONT_TOUCH = true for \GEN_INV[2].inve1.inv1 /aus. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 45).
Applied set_property DONT_TOUCH = true for \GEN_INV[2].inve1.inv1 /ein. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 46).
Applied set_property DONT_TOUCH = true for \GEN_INV[3].inve1.inv1 /aus. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 47).
Applied set_property DONT_TOUCH = true for \GEN_INV[3].inve1.inv1 /ein. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 48).
Applied set_property DONT_TOUCH = true for \GEN_INV[4].inve1.inv1 /aus. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 49).
Applied set_property DONT_TOUCH = true for \GEN_INV[4].inve1.inv1 /ein. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.srcs/constrs_1/new/cons.xdc, line 50).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 608.211 ; gain = 398.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 608.211 ; gain = 398.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design main has unconnected port ld[15]
WARNING: [Synth 8-3331] design main has unconnected port ld[14]
WARNING: [Synth 8-3331] design main has unconnected port ld[13]
WARNING: [Synth 8-3331] design main has unconnected port ld[11]
WARNING: [Synth 8-3331] design main has unconnected port ld[10]
WARNING: [Synth 8-3331] design main has unconnected port ld[9]
WARNING: [Synth 8-3331] design main has unconnected port ld[8]
WARNING: [Synth 8-3331] design main has unconnected port ld[7]
WARNING: [Synth 8-3331] design main has unconnected port ld[6]
WARNING: [Synth 8-3331] design main has unconnected port ld[5]
WARNING: [Synth 8-3331] design main has unconnected port ld[4]
WARNING: [Synth 8-3331] design main has unconnected port ld[3]
WARNING: [Synth 8-3331] design main has unconnected port ld[2]
WARNING: [Synth 8-3331] design main has unconnected port ld[1]
WARNING: [Synth 8-3331] design main has unconnected port ld[0]
WARNING: [Synth 8-3331] design main has unconnected port sw[15]
WARNING: [Synth 8-3331] design main has unconnected port sw[14]
WARNING: [Synth 8-3331] design main has unconnected port sw[13]
WARNING: [Synth 8-3331] design main has unconnected port sw[12]
WARNING: [Synth 8-3331] design main has unconnected port sw[11]
WARNING: [Synth 8-3331] design main has unconnected port sw[10]
WARNING: [Synth 8-3331] design main has unconnected port sw[9]
WARNING: [Synth 8-3331] design main has unconnected port sw[8]
WARNING: [Synth 8-3331] design main has unconnected port sw[7]
WARNING: [Synth 8-3331] design main has unconnected port sw[6]
WARNING: [Synth 8-3331] design main has unconnected port sw[5]
WARNING: [Synth 8-3331] design main has unconnected port sw[4]
WARNING: [Synth 8-3331] design main has unconnected port sw[3]
WARNING: [Synth 8-3331] design main has unconnected port sw[2]
WARNING: [Synth 8-3331] design main has unconnected port sw[1]
WARNING: [Synth 8-3331] design main has unconnected port sw[0]
WARNING: [Synth 8-3332] Sequential element (teiler_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (teiler_reg[31]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 608.211 ; gain = 398.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 608.211 ; gain = 398.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 608.211 ; gain = 398.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 611.270 ; gain = 401.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 611.270 ; gain = 401.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 611.270 ; gain = 401.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 611.270 ; gain = 401.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 611.270 ; gain = 401.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 611.270 ; gain = 401.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 611.270 ; gain = 401.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    35|
|3     |FDRE   |    30|
|4     |OBUF   |     1|
|5     |OBUFT  |    15|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+--------------------+------+
|      |Instance                  |Module              |Cells |
+------+--------------------------+--------------------+------+
|1     |top                       |                    |    89|
|2     |  \GEN_INV[1].inve1.inv1  |Inverter__xdcDup__1 |     1|
|3     |  \GEN_INV[2].inve1.inv1  |Inverter__xdcDup__2 |     1|
|4     |  \GEN_INV[3].inve1.inv1  |Inverter__xdcDup__3 |     1|
|5     |  \GEN_INV[4].inve1.inv1  |Inverter__xdcDup__4 |     1|
+------+--------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 611.270 ; gain = 401.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 611.270 ; gain = 115.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 611.270 ; gain = 401.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 58 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 614.184 ; gain = 390.484
INFO: [Common 17-1381] The checkpoint 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator_v2/ring_oscillator_v2.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 614.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 17:55:49 2019...
