-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity forward_forward_Pipeline_VITIS_LOOP_152_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_OUTPUT_r_0_AWVALID : OUT STD_LOGIC;
    m_axi_OUTPUT_r_0_AWREADY : IN STD_LOGIC;
    m_axi_OUTPUT_r_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_OUTPUT_r_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_OUTPUT_r_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_OUTPUT_r_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_OUTPUT_r_0_WVALID : OUT STD_LOGIC;
    m_axi_OUTPUT_r_0_WREADY : IN STD_LOGIC;
    m_axi_OUTPUT_r_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_OUTPUT_r_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_0_WLAST : OUT STD_LOGIC;
    m_axi_OUTPUT_r_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_OUTPUT_r_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_OUTPUT_r_0_ARVALID : OUT STD_LOGIC;
    m_axi_OUTPUT_r_0_ARREADY : IN STD_LOGIC;
    m_axi_OUTPUT_r_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_OUTPUT_r_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_OUTPUT_r_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_OUTPUT_r_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_OUTPUT_r_0_RVALID : IN STD_LOGIC;
    m_axi_OUTPUT_r_0_RREADY : OUT STD_LOGIC;
    m_axi_OUTPUT_r_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_OUTPUT_r_0_RLAST : IN STD_LOGIC;
    m_axi_OUTPUT_r_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_OUTPUT_r_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_OUTPUT_r_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_OUTPUT_r_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_0_BVALID : IN STD_LOGIC;
    m_axi_OUTPUT_r_0_BREADY : OUT STD_LOGIC;
    m_axi_OUTPUT_r_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_OUTPUT_r_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_mult_weights_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    in_mult_weights_ce0 : OUT STD_LOGIC;
    in_mult_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_cast1_cast : IN STD_LOGIC_VECTOR (61 downto 0);
    h_t_mult_weights_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    h_t_mult_weights_ce0 : OUT STD_LOGIC;
    h_t_mult_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_cast2_cast : IN STD_LOGIC_VECTOR (61 downto 0);
    temp_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    temp_1_ce0 : OUT STD_LOGIC;
    temp_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_cast3_cast : IN STD_LOGIC_VECTOR (61 downto 0);
    p_cast4_cast : IN STD_LOGIC_VECTOR (61 downto 0);
    p_cast5_cast : IN STD_LOGIC_VECTOR (61 downto 0);
    p_cast6_cast : IN STD_LOGIC_VECTOR (61 downto 0);
    h_t_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    h_t_ce0 : OUT STD_LOGIC;
    h_t_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln133 : IN STD_LOGIC_VECTOR (61 downto 0);
    temp_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    temp_2_ce0 : OUT STD_LOGIC;
    temp_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of forward_forward_Pipeline_VITIS_LOOP_152_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal icmp_ln152_reg_452 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state7_io_grp10 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp10_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp10 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_state7_io_grp11 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp11_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp11 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp21_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp21 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_condition_exit_pp0_iter0_stage6 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal RNN_INPUT_BIASES_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal RNN_INPUT_BIASES_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal RNN_HIDDEN_BIASES_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal RNN_HIDDEN_BIASES_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal OUTPUT_r_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal OUTPUT_r_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp2 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp2 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal OUTPUT_r_blk_n_B : STD_LOGIC;
    signal ap_block_pp0_stage0_grp12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp12_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_grp3 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp3_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp4 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp4_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp4 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_grp15 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp15_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp15 : BOOLEAN;
    signal ap_block_pp0_stage3_grp5 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp6 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp6_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp6 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_grp17 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp17_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp17 : BOOLEAN;
    signal ap_block_pp0_stage4_grp7 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp7_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_grp8 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp8_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp8 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_grp18 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp18_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp18 : BOOLEAN;
    signal ap_block_pp0_stage5_grp9 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp9_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp9 : BOOLEAN;
    signal ap_block_pp0_stage6_grp10 : BOOLEAN;
    signal ap_block_pp0_stage4_grp19 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp19_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp19 : BOOLEAN;
    signal ap_block_pp0_stage6_grp11 : BOOLEAN;
    signal ap_block_pp0_stage0_grp13 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp13_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp13 : BOOLEAN;
    signal ap_block_pp0_stage5_grp20 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp20_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp20 : BOOLEAN;
    signal ap_block_pp0_stage0_grp14 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp14_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp14 : BOOLEAN;
    signal ap_block_pp0_stage1_grp16 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp16_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp16 : BOOLEAN;
    signal ap_block_pp0_stage6_grp21 : BOOLEAN;
    signal icmp_ln152_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal OUTPUT_r_addr_reg_461 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_1_reg_473 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_2_reg_485 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_3_reg_497 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_4_reg_509 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_5_reg_521 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_6_reg_533 : STD_LOGIC_VECTOR (63 downto 0);
    signal in_mult_weights_load_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal h_t_mult_weights_load_reg_545 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_1_load_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal RNN_INPUT_BIASES_load_reg_555 : STD_LOGIC_VECTOR (31 downto 0);
    signal RNN_HIDDEN_BIASES_load_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_2_load_reg_565 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_t_load_reg_570 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001_grp16 : BOOLEAN;
    signal zext_ln152_fu_285_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sext_ln153_fu_306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln154_fu_322_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln155_fu_338_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln156_fu_354_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln157_fu_370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln158_fu_386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln159_fu_402_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state2_io_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal ap_block_state3_io_grp3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp3 : BOOLEAN;
    signal ap_block_state4_io_grp5 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp5 : BOOLEAN;
    signal ap_block_state5_io_grp7 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp7 : BOOLEAN;
    signal ap_block_state6_io_grp9 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp9 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp14 : BOOLEAN;
    signal ap_block_state3_io_grp2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp2 : BOOLEAN;
    signal bitcast_ln153_fu_417_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_01001_grp2 : BOOLEAN;
    signal ap_block_state4_io_grp4 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp4 : BOOLEAN;
    signal bitcast_ln154_fu_421_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3_01001_grp4 : BOOLEAN;
    signal ap_block_state5_io_grp6 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp6 : BOOLEAN;
    signal bitcast_ln155_fu_425_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4_01001_grp6 : BOOLEAN;
    signal ap_block_state6_io_grp8 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp8 : BOOLEAN;
    signal bitcast_ln156_fu_429_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_01001_grp8 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp10 : BOOLEAN;
    signal bitcast_ln157_fu_433_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage6_01001_grp10 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp13 : BOOLEAN;
    signal bitcast_ln158_fu_437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001_grp13 : BOOLEAN;
    signal bitcast_ln159_fu_441_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_01001_grp16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp12 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp15 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp17 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp18 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp19 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp20 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp21 : BOOLEAN;
    signal j_fu_80 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln152_fu_279_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal in_mult_weights_ce0_local : STD_LOGIC;
    signal h_t_mult_weights_ce0_local : STD_LOGIC;
    signal temp_1_ce0_local : STD_LOGIC;
    signal RNN_INPUT_BIASES_ce0_local : STD_LOGIC;
    signal RNN_HIDDEN_BIASES_ce0_local : STD_LOGIC;
    signal temp_2_ce0_local : STD_LOGIC;
    signal h_t_ce0_local : STD_LOGIC;
    signal zext_ln152_1_fu_296_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_cast1_cast_cast_fu_261_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln153_fu_300_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_cast2_cast_cast_fu_257_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln154_fu_316_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_cast3_cast_cast_fu_253_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln155_fu_332_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_cast4_cast_cast_fu_249_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln156_fu_348_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_cast5_cast_cast_fu_245_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln157_fu_364_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_cast6_cast_cast_fu_241_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln158_fu_380_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln133_cast_fu_237_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln159_fu_396_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_INPUT_BIASES_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_HIDDEN_BIASES_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component forward_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    RNN_INPUT_BIASES_U : component forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_INPUT_BIASES_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RNN_INPUT_BIASES_address0,
        ce0 => RNN_INPUT_BIASES_ce0_local,
        q0 => RNN_INPUT_BIASES_q0);

    RNN_HIDDEN_BIASES_U : component forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_HIDDEN_BIASES_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RNN_HIDDEN_BIASES_address0,
        ce0 => RNN_HIDDEN_BIASES_ce0_local,
        q0 => RNN_HIDDEN_BIASES_q0);

    flow_control_loop_pipe_sequential_init_U : component forward_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage6,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp12_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp12_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp12_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12)) then 
                        ap_block_pp0_stage0_subdone_grp12_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp13_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp13_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp13_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13)) then 
                        ap_block_pp0_stage0_subdone_grp13_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp14_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp14_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp14_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp14)) then 
                        ap_block_pp0_stage0_subdone_grp14_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp15_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp15_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp15_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15)) then 
                        ap_block_pp0_stage1_subdone_grp15_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp16_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp16_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp16_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp16)) then 
                        ap_block_pp0_stage1_subdone_grp16_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp17_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp17_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp17_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17)) then 
                        ap_block_pp0_stage2_subdone_grp17_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2)) then 
                        ap_block_pp0_stage2_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp3_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp3_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp3_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3)) then 
                        ap_block_pp0_stage2_subdone_grp3_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp18_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp18_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp18_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18)) then 
                        ap_block_pp0_stage3_subdone_grp18_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp4_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp4_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp4_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4)) then 
                        ap_block_pp0_stage3_subdone_grp4_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5)) then 
                        ap_block_pp0_stage3_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp19_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp19_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp19_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19)) then 
                        ap_block_pp0_stage4_subdone_grp19_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp6_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp6_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp6_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp6)) then 
                        ap_block_pp0_stage4_subdone_grp6_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp7_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp7_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp7_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7)) then 
                        ap_block_pp0_stage4_subdone_grp7_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp20_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp20_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp20_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp20)) then 
                        ap_block_pp0_stage5_subdone_grp20_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp8_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp8_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp8_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp8)) then 
                        ap_block_pp0_stage5_subdone_grp8_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp9_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp9_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp9_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9)) then 
                        ap_block_pp0_stage5_subdone_grp9_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp10_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp10_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp10_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp10)) then 
                        ap_block_pp0_stage6_subdone_grp10_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp11_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp11_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp11_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11)) then 
                        ap_block_pp0_stage6_subdone_grp11_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp21_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp21_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp21_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp21)) then 
                        ap_block_pp0_stage6_subdone_grp21_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage6)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    j_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln152_fu_273_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_80 <= add_ln152_fu_279_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_80 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                OUTPUT_r_addr_1_reg_473 <= sext_ln154_fu_322_p1;
                OUTPUT_r_addr_2_reg_485 <= sext_ln155_fu_338_p1;
                OUTPUT_r_addr_3_reg_497 <= sext_ln156_fu_354_p1;
                OUTPUT_r_addr_4_reg_509 <= sext_ln157_fu_370_p1;
                OUTPUT_r_addr_5_reg_521 <= sext_ln158_fu_386_p1;
                OUTPUT_r_addr_6_reg_533 <= sext_ln159_fu_402_p1;
                OUTPUT_r_addr_reg_461 <= sext_ln153_fu_306_p1;
                icmp_ln152_reg_452 <= icmp_ln152_fu_273_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                RNN_HIDDEN_BIASES_load_reg_560 <= RNN_HIDDEN_BIASES_q0;
                RNN_INPUT_BIASES_load_reg_555 <= RNN_INPUT_BIASES_q0;
                h_t_mult_weights_load_reg_545 <= h_t_mult_weights_q0;
                in_mult_weights_load_reg_540 <= in_mult_weights_q0;
                temp_1_load_reg_550 <= temp_1_q0;
                temp_2_load_reg_565 <= temp_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp16_done_reg))) then
                h_t_load_reg_570 <= h_t_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage6_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to1 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    OUTPUT_r_blk_n_AW_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, m_axi_OUTPUT_r_0_AWREADY, icmp_ln152_reg_452, ap_block_pp0_stage6_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp3, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp5, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp7, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp9, ap_block_pp0_stage5_subdone_grp9_done_reg, ap_block_pp0_stage6_grp11, ap_block_pp0_stage0_grp14, ap_block_pp0_stage0_subdone_grp14_done_reg)
    begin
        if ((((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp9)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp7)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg) and (ap_const_boolean_0 = 
    ap_block_pp0_stage3_grp5)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp3)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp14)))) then 
            OUTPUT_r_blk_n_AW <= m_axi_OUTPUT_r_0_AWREADY;
        else 
            OUTPUT_r_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    OUTPUT_r_blk_n_B_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage6_subdone_grp21_done_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_grp12, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_grp15, ap_block_pp0_stage1_subdone_grp15_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage2_grp17, ap_block_pp0_stage2_subdone_grp17_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_grp18, ap_block_pp0_stage3_subdone_grp18_done_reg, ap_block_pp0_stage4_grp19, ap_block_pp0_stage4_subdone_grp19_done_reg, ap_block_pp0_stage5_grp20, ap_block_pp0_stage5_subdone_grp20_done_reg, ap_block_pp0_stage6_grp21)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp21) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp21_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp20_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp20)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp19)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp18)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_grp17)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp15)))) then 
            OUTPUT_r_blk_n_B <= m_axi_OUTPUT_r_0_BVALID;
        else 
            OUTPUT_r_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    OUTPUT_r_blk_n_W_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, m_axi_OUTPUT_r_0_WREADY, icmp_ln152_reg_452, ap_block_pp0_stage6_subdone_grp10_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp2, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp4, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp6, ap_block_pp0_stage4_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp8, ap_block_pp0_stage5_subdone_grp8_done_reg, ap_block_pp0_stage6_grp10, ap_block_pp0_stage0_grp13, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage1_grp16, ap_block_pp0_stage1_subdone_grp16_done_reg)
    begin
        if ((((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp10_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp10)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp8)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp6)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg) and (ap_const_boolean_0 = 
    ap_block_pp0_stage3_grp4)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp16_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp16)))) then 
            OUTPUT_r_blk_n_W <= m_axi_OUTPUT_r_0_WREADY;
        else 
            OUTPUT_r_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    RNN_HIDDEN_BIASES_address0 <= zext_ln152_fu_285_p1(7 - 1 downto 0);

    RNN_HIDDEN_BIASES_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            RNN_HIDDEN_BIASES_ce0_local <= ap_const_logic_1;
        else 
            RNN_HIDDEN_BIASES_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    RNN_INPUT_BIASES_address0 <= zext_ln152_fu_285_p1(7 - 1 downto 0);

    RNN_INPUT_BIASES_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            RNN_INPUT_BIASES_ce0_local <= ap_const_logic_1;
        else 
            RNN_INPUT_BIASES_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln152_fu_279_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_1) + unsigned(ap_const_lv7_1));
    add_ln153_fu_300_p2 <= std_logic_vector(unsigned(zext_ln152_1_fu_296_p1) + unsigned(p_cast1_cast_cast_fu_261_p1));
    add_ln154_fu_316_p2 <= std_logic_vector(unsigned(zext_ln152_1_fu_296_p1) + unsigned(p_cast2_cast_cast_fu_257_p1));
    add_ln155_fu_332_p2 <= std_logic_vector(unsigned(zext_ln152_1_fu_296_p1) + unsigned(p_cast3_cast_cast_fu_253_p1));
    add_ln156_fu_348_p2 <= std_logic_vector(unsigned(zext_ln152_1_fu_296_p1) + unsigned(p_cast4_cast_cast_fu_249_p1));
    add_ln157_fu_364_p2 <= std_logic_vector(unsigned(zext_ln152_1_fu_296_p1) + unsigned(p_cast5_cast_cast_fu_245_p1));
    add_ln158_fu_380_p2 <= std_logic_vector(unsigned(zext_ln152_1_fu_296_p1) + unsigned(p_cast6_cast_cast_fu_241_p1));
    add_ln159_fu_396_p2 <= std_logic_vector(unsigned(zext_ln152_1_fu_296_p1) + unsigned(sext_ln133_cast_fu_237_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_AWREADY, m_axi_OUTPUT_r_0_WREADY, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage0_subdone_grp14_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg)) or ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg)) or ((m_axi_OUTPUT_r_0_AWREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp14_done_reg))));
    end process;


    ap_block_pp0_stage0_11001_grp12_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage0_subdone_grp12_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp12 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp13_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_WREADY, ap_block_pp0_stage0_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp13 <= ((m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp14_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_AWREADY, ap_block_pp0_stage0_subdone_grp14_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp14 <= ((m_axi_OUTPUT_r_0_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp14_done_reg));
    end process;

        ap_block_pp0_stage0_grp12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_AWREADY, m_axi_OUTPUT_r_0_WREADY, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage0_subdone_grp14_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg)) or ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg)) or ((m_axi_OUTPUT_r_0_AWREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp14_done_reg))));
    end process;


    ap_block_pp0_stage0_subdone_grp12_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage0_subdone_grp12_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp12 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp13_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_WREADY, ap_block_pp0_stage0_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp13 <= ((m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp14_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_AWREADY, ap_block_pp0_stage0_subdone_grp14_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp14 <= ((m_axi_OUTPUT_r_0_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp14_done_reg));
    end process;

        ap_block_pp0_stage1_01001_grp16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_state2_io_grp1)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp15_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage1_subdone_grp15_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp15 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp16_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_WREADY, ap_block_pp0_stage1_subdone_grp16_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp16 <= ((m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp16_done_reg));
    end process;

        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_WREADY, m_axi_OUTPUT_r_0_BVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage1_subdone_grp15_done_reg, ap_block_pp0_stage1_subdone_grp16_done_reg, ap_block_state2_io_grp1)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp16_done_reg)) or ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg)))));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_state2_io_grp1)
    begin
                ap_block_pp0_stage1_subdone_grp1 <= ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp15_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage1_subdone_grp15_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp15 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp16_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_WREADY, ap_block_pp0_stage1_subdone_grp16_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp16 <= ((m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp16_done_reg));
    end process;

        ap_block_pp0_stage2_01001_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp17_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage2_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage2_11001_grp17 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg));
    end process;


    ap_block_pp0_stage2_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_state3_io_grp2)
    begin
                ap_block_pp0_stage2_11001_grp2 <= ((ap_const_boolean_1 = ap_block_state3_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage2_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_block_state3_io_grp3)
    begin
                ap_block_pp0_stage2_11001_grp3 <= ((ap_const_boolean_1 = ap_block_state3_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg));
    end process;

        ap_block_pp0_stage2_grp17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_block_pp0_stage2_subdone_grp17_done_reg, ap_block_state3_io_grp3, ap_block_state3_io_grp2)
    begin
                ap_block_pp0_stage2_subdone <= (((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state3_io_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg)) or ((ap_const_boolean_1 = ap_block_state3_io_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg)))));
    end process;


    ap_block_pp0_stage2_subdone_grp17_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage2_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage2_subdone_grp17 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg));
    end process;


    ap_block_pp0_stage2_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_state3_io_grp2)
    begin
                ap_block_pp0_stage2_subdone_grp2 <= ((ap_const_boolean_1 = ap_block_state3_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage2_subdone_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_block_state3_io_grp3)
    begin
                ap_block_pp0_stage2_subdone_grp3 <= ((ap_const_boolean_1 = ap_block_state3_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg));
    end process;

        ap_block_pp0_stage3_01001_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp18_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage3_subdone_grp18_done_reg)
    begin
                ap_block_pp0_stage3_11001_grp18 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg));
    end process;


    ap_block_pp0_stage3_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_block_state4_io_grp4)
    begin
                ap_block_pp0_stage3_11001_grp4 <= ((ap_const_boolean_1 = ap_block_state4_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg));
    end process;


    ap_block_pp0_stage3_11001_grp5_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_block_state4_io_grp5)
    begin
                ap_block_pp0_stage3_11001_grp5 <= ((ap_const_boolean_1 = ap_block_state4_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg));
    end process;

        ap_block_pp0_stage3_grp18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_block_pp0_stage3_subdone_grp18_done_reg, ap_block_state4_io_grp5, ap_block_state4_io_grp4)
    begin
                ap_block_pp0_stage3_subdone <= (((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state4_io_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg)) or ((ap_const_boolean_1 = ap_block_state4_io_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg)))));
    end process;


    ap_block_pp0_stage3_subdone_grp18_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage3_subdone_grp18_done_reg)
    begin
                ap_block_pp0_stage3_subdone_grp18 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg));
    end process;


    ap_block_pp0_stage3_subdone_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_block_state4_io_grp4)
    begin
                ap_block_pp0_stage3_subdone_grp4 <= ((ap_const_boolean_1 = ap_block_state4_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg));
    end process;


    ap_block_pp0_stage3_subdone_grp5_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_block_state4_io_grp5)
    begin
                ap_block_pp0_stage3_subdone_grp5 <= ((ap_const_boolean_1 = ap_block_state4_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg));
    end process;

        ap_block_pp0_stage4_01001_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp19_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage4_subdone_grp19_done_reg)
    begin
                ap_block_pp0_stage4_11001_grp19 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg));
    end process;


    ap_block_pp0_stage4_11001_grp6_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp6_done_reg, ap_block_state5_io_grp6)
    begin
                ap_block_pp0_stage4_11001_grp6 <= ((ap_const_boolean_1 = ap_block_state5_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp6_done_reg));
    end process;


    ap_block_pp0_stage4_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_block_state5_io_grp7)
    begin
                ap_block_pp0_stage4_11001_grp7 <= ((ap_const_boolean_1 = ap_block_state5_io_grp7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg));
    end process;

        ap_block_pp0_stage4_grp19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp6_done_reg, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_block_pp0_stage4_subdone_grp19_done_reg, ap_block_state5_io_grp7, ap_block_state5_io_grp6)
    begin
                ap_block_pp0_stage4_subdone <= (((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state5_io_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp6_done_reg)) or ((ap_const_boolean_1 = ap_block_state5_io_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg)))));
    end process;


    ap_block_pp0_stage4_subdone_grp19_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage4_subdone_grp19_done_reg)
    begin
                ap_block_pp0_stage4_subdone_grp19 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg));
    end process;


    ap_block_pp0_stage4_subdone_grp6_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp6_done_reg, ap_block_state5_io_grp6)
    begin
                ap_block_pp0_stage4_subdone_grp6 <= ((ap_const_boolean_1 = ap_block_state5_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp6_done_reg));
    end process;


    ap_block_pp0_stage4_subdone_grp7_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_block_state5_io_grp7)
    begin
                ap_block_pp0_stage4_subdone_grp7 <= ((ap_const_boolean_1 = ap_block_state5_io_grp7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg));
    end process;

        ap_block_pp0_stage5_01001_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp20_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage5_subdone_grp20_done_reg)
    begin
                ap_block_pp0_stage5_11001_grp20 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp20_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp8_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp8_done_reg, ap_block_state6_io_grp8)
    begin
                ap_block_pp0_stage5_11001_grp8 <= ((ap_const_boolean_1 = ap_block_state6_io_grp8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp8_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp9_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp9_done_reg, ap_block_state6_io_grp9)
    begin
                ap_block_pp0_stage5_11001_grp9 <= ((ap_const_boolean_1 = ap_block_state6_io_grp9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg));
    end process;

        ap_block_pp0_stage5_grp20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp8_done_reg, ap_block_pp0_stage5_subdone_grp9_done_reg, ap_block_pp0_stage5_subdone_grp20_done_reg, ap_block_state6_io_grp9, ap_block_state6_io_grp8)
    begin
                ap_block_pp0_stage5_subdone <= (((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp20_done_reg)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state6_io_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp8_done_reg)) or ((ap_const_boolean_1 = ap_block_state6_io_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg)))));
    end process;


    ap_block_pp0_stage5_subdone_grp20_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage5_subdone_grp20_done_reg)
    begin
                ap_block_pp0_stage5_subdone_grp20 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp20_done_reg));
    end process;


    ap_block_pp0_stage5_subdone_grp8_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp8_done_reg, ap_block_state6_io_grp8)
    begin
                ap_block_pp0_stage5_subdone_grp8 <= ((ap_const_boolean_1 = ap_block_state6_io_grp8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp8_done_reg));
    end process;


    ap_block_pp0_stage5_subdone_grp9_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp9_done_reg, ap_block_state6_io_grp9)
    begin
                ap_block_pp0_stage5_subdone_grp9 <= ((ap_const_boolean_1 = ap_block_state6_io_grp9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg));
    end process;

        ap_block_pp0_stage6_01001_grp10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_grp10_assign_proc : process(ap_block_state7_io_grp10, ap_block_pp0_stage6_subdone_grp10_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage6_11001_grp10 <= ((ap_const_boolean_1 = ap_block_state7_io_grp10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage6_11001_grp11_assign_proc : process(ap_block_state7_io_grp11, ap_block_pp0_stage6_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage6_11001_grp11 <= ((ap_const_boolean_1 = ap_block_state7_io_grp11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage6_11001_grp21_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage6_subdone_grp21_done_reg)
    begin
                ap_block_pp0_stage6_11001_grp21 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp21_done_reg));
    end process;

        ap_block_pp0_stage6_grp10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp21 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_state7_io_grp10, ap_block_pp0_stage6_subdone_grp10_done_reg, ap_block_state7_io_grp11, ap_block_pp0_stage6_subdone_grp11_done_reg, ap_block_pp0_stage6_subdone_grp21_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage6_subdone <= (((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp21_done_reg)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state7_io_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp10_done_reg)) or ((ap_const_boolean_1 = ap_block_state7_io_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg)))));
    end process;


    ap_block_pp0_stage6_subdone_grp10_assign_proc : process(ap_block_state7_io_grp10, ap_block_pp0_stage6_subdone_grp10_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage6_subdone_grp10 <= ((ap_const_boolean_1 = ap_block_state7_io_grp10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage6_subdone_grp11_assign_proc : process(ap_block_state7_io_grp11, ap_block_pp0_stage6_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage6_subdone_grp11 <= ((ap_const_boolean_1 = ap_block_state7_io_grp11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage6_subdone_grp21_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_OUTPUT_r_0_BVALID, ap_block_pp0_stage6_subdone_grp21_done_reg)
    begin
                ap_block_pp0_stage6_subdone_grp21 <= ((m_axi_OUTPUT_r_0_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp21_done_reg));
    end process;


    ap_block_state2_io_grp1_assign_proc : process(m_axi_OUTPUT_r_0_AWREADY, icmp_ln152_reg_452)
    begin
                ap_block_state2_io_grp1 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state3_io_grp2_assign_proc : process(m_axi_OUTPUT_r_0_WREADY, icmp_ln152_reg_452)
    begin
                ap_block_state3_io_grp2 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0));
    end process;


    ap_block_state3_io_grp3_assign_proc : process(m_axi_OUTPUT_r_0_AWREADY, icmp_ln152_reg_452)
    begin
                ap_block_state3_io_grp3 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state4_io_grp4_assign_proc : process(m_axi_OUTPUT_r_0_WREADY, icmp_ln152_reg_452)
    begin
                ap_block_state4_io_grp4 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0));
    end process;


    ap_block_state4_io_grp5_assign_proc : process(m_axi_OUTPUT_r_0_AWREADY, icmp_ln152_reg_452)
    begin
                ap_block_state4_io_grp5 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state5_io_grp6_assign_proc : process(m_axi_OUTPUT_r_0_WREADY, icmp_ln152_reg_452)
    begin
                ap_block_state5_io_grp6 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0));
    end process;


    ap_block_state5_io_grp7_assign_proc : process(m_axi_OUTPUT_r_0_AWREADY, icmp_ln152_reg_452)
    begin
                ap_block_state5_io_grp7 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state6_io_grp8_assign_proc : process(m_axi_OUTPUT_r_0_WREADY, icmp_ln152_reg_452)
    begin
                ap_block_state6_io_grp8 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0));
    end process;


    ap_block_state6_io_grp9_assign_proc : process(m_axi_OUTPUT_r_0_AWREADY, icmp_ln152_reg_452)
    begin
                ap_block_state6_io_grp9 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state7_io_grp10_assign_proc : process(m_axi_OUTPUT_r_0_WREADY, icmp_ln152_reg_452)
    begin
                ap_block_state7_io_grp10 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_WREADY = ap_const_logic_0));
    end process;


    ap_block_state7_io_grp11_assign_proc : process(m_axi_OUTPUT_r_0_AWREADY, icmp_ln152_reg_452)
    begin
                ap_block_state7_io_grp11 <= ((icmp_ln152_reg_452 = ap_const_lv1_0) and (m_axi_OUTPUT_r_0_AWREADY = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage6_assign_proc : process(ap_CS_fsm_pp0_stage6, icmp_ln152_reg_452, ap_block_pp0_stage6_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((icmp_ln152_reg_452 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
            ap_condition_exit_pp0_iter0_stage6 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage6 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage6;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_80, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_j_1 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_1 <= j_fu_80;
        end if; 
    end process;

    bitcast_ln153_fu_417_p1 <= in_mult_weights_load_reg_540;
    bitcast_ln154_fu_421_p1 <= h_t_mult_weights_load_reg_545;
    bitcast_ln155_fu_425_p1 <= temp_1_load_reg_550;
    bitcast_ln156_fu_429_p1 <= RNN_INPUT_BIASES_load_reg_555;
    bitcast_ln157_fu_433_p1 <= RNN_HIDDEN_BIASES_load_reg_560;
    bitcast_ln158_fu_437_p1 <= temp_2_load_reg_565;
    bitcast_ln159_fu_441_p1 <= h_t_load_reg_570;
    h_t_address0 <= zext_ln152_fu_285_p1(7 - 1 downto 0);
    h_t_ce0 <= h_t_ce0_local;

    h_t_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            h_t_ce0_local <= ap_const_logic_1;
        else 
            h_t_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    h_t_mult_weights_address0 <= zext_ln152_fu_285_p1(7 - 1 downto 0);
    h_t_mult_weights_ce0 <= h_t_mult_weights_ce0_local;

    h_t_mult_weights_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            h_t_mult_weights_ce0_local <= ap_const_logic_1;
        else 
            h_t_mult_weights_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln152_fu_273_p2 <= "1" when (ap_sig_allocacmp_j_1 = ap_const_lv7_64) else "0";
    in_mult_weights_address0 <= zext_ln152_fu_285_p1(7 - 1 downto 0);
    in_mult_weights_ce0 <= in_mult_weights_ce0_local;

    in_mult_weights_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            in_mult_weights_ce0_local <= ap_const_logic_1;
        else 
            in_mult_weights_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_OUTPUT_r_0_ARADDR <= ap_const_lv64_0;
    m_axi_OUTPUT_r_0_ARBURST <= ap_const_lv2_0;
    m_axi_OUTPUT_r_0_ARCACHE <= ap_const_lv4_0;
    m_axi_OUTPUT_r_0_ARID <= ap_const_lv1_0;
    m_axi_OUTPUT_r_0_ARLEN <= ap_const_lv32_0;
    m_axi_OUTPUT_r_0_ARLOCK <= ap_const_lv2_0;
    m_axi_OUTPUT_r_0_ARPROT <= ap_const_lv3_0;
    m_axi_OUTPUT_r_0_ARQOS <= ap_const_lv4_0;
    m_axi_OUTPUT_r_0_ARREGION <= ap_const_lv4_0;
    m_axi_OUTPUT_r_0_ARSIZE <= ap_const_lv3_0;
    m_axi_OUTPUT_r_0_ARUSER <= ap_const_lv1_0;
    m_axi_OUTPUT_r_0_ARVALID <= ap_const_logic_0;

    m_axi_OUTPUT_r_0_AWADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln152_reg_452, ap_block_pp0_stage6_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp9_done_reg, ap_block_pp0_stage0_subdone_grp14_done_reg, OUTPUT_r_addr_reg_461, OUTPUT_r_addr_1_reg_473, OUTPUT_r_addr_2_reg_485, OUTPUT_r_addr_3_reg_497, OUTPUT_r_addr_4_reg_509, OUTPUT_r_addr_5_reg_521, OUTPUT_r_addr_6_reg_533, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage2_11001_grp3, ap_block_pp0_stage3_11001_grp5, ap_block_pp0_stage4_11001_grp7, ap_block_pp0_stage5_11001_grp9, ap_block_pp0_stage6_11001_grp11, ap_block_pp0_stage0_11001_grp14)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp14_done_reg))) then 
            m_axi_OUTPUT_r_0_AWADDR <= OUTPUT_r_addr_6_reg_533;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg))) then 
            m_axi_OUTPUT_r_0_AWADDR <= OUTPUT_r_addr_5_reg_521;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg))) then 
            m_axi_OUTPUT_r_0_AWADDR <= OUTPUT_r_addr_4_reg_509;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg))) then 
            m_axi_OUTPUT_r_0_AWADDR <= OUTPUT_r_addr_3_reg_497;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg))) then 
            m_axi_OUTPUT_r_0_AWADDR <= OUTPUT_r_addr_2_reg_485;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg))) then 
            m_axi_OUTPUT_r_0_AWADDR <= OUTPUT_r_addr_1_reg_473;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg))) then 
            m_axi_OUTPUT_r_0_AWADDR <= OUTPUT_r_addr_reg_461;
        else 
            m_axi_OUTPUT_r_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_OUTPUT_r_0_AWBURST <= ap_const_lv2_0;
    m_axi_OUTPUT_r_0_AWCACHE <= ap_const_lv4_0;
    m_axi_OUTPUT_r_0_AWID <= ap_const_lv1_0;
    m_axi_OUTPUT_r_0_AWLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_OUTPUT_r_0_AWLOCK <= ap_const_lv2_0;
    m_axi_OUTPUT_r_0_AWPROT <= ap_const_lv3_0;
    m_axi_OUTPUT_r_0_AWQOS <= ap_const_lv4_0;
    m_axi_OUTPUT_r_0_AWREGION <= ap_const_lv4_0;
    m_axi_OUTPUT_r_0_AWSIZE <= ap_const_lv3_0;
    m_axi_OUTPUT_r_0_AWUSER <= ap_const_lv1_0;

    m_axi_OUTPUT_r_0_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln152_reg_452, ap_block_pp0_stage6_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp9_done_reg, ap_block_pp0_stage0_subdone_grp14_done_reg, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage2_11001_grp3, ap_block_pp0_stage3_11001_grp5, ap_block_pp0_stage4_11001_grp7, ap_block_pp0_stage5_11001_grp9, ap_block_pp0_stage6_11001_grp11, ap_block_pp0_stage0_11001_grp14)
    begin
        if ((((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp5) and (ap_const_boolean_0 
    = ap_block_pp0_stage3_subdone_grp5_done_reg)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp14_done_reg)))) then 
            m_axi_OUTPUT_r_0_AWVALID <= ap_const_logic_1;
        else 
            m_axi_OUTPUT_r_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_OUTPUT_r_0_BREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp21_done_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_subdone_grp15_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage2_subdone_grp17_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_subdone_grp18_done_reg, ap_block_pp0_stage4_subdone_grp19_done_reg, ap_block_pp0_stage5_subdone_grp20_done_reg, ap_block_pp0_stage0_11001_grp12, ap_block_pp0_stage1_11001_grp15, ap_block_pp0_stage2_11001_grp17, ap_block_pp0_stage3_11001_grp18, ap_block_pp0_stage4_11001_grp19, ap_block_pp0_stage5_11001_grp20, ap_block_pp0_stage6_11001_grp21)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp21) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp21_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp20_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp19) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp19_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp17) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg)))) then 
            m_axi_OUTPUT_r_0_BREADY <= ap_const_logic_1;
        else 
            m_axi_OUTPUT_r_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_OUTPUT_r_0_RREADY <= ap_const_logic_0;

    m_axi_OUTPUT_r_0_WDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln152_reg_452, ap_block_pp0_stage6_subdone_grp10_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp8_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage1_subdone_grp16_done_reg, bitcast_ln153_fu_417_p1, ap_block_pp0_stage2_01001_grp2, bitcast_ln154_fu_421_p1, ap_block_pp0_stage3_01001_grp4, bitcast_ln155_fu_425_p1, ap_block_pp0_stage4_01001_grp6, bitcast_ln156_fu_429_p1, ap_block_pp0_stage5_01001_grp8, bitcast_ln157_fu_433_p1, ap_block_pp0_stage6_01001_grp10, bitcast_ln158_fu_437_p1, ap_block_pp0_stage0_01001_grp13, bitcast_ln159_fu_441_p1, ap_block_pp0_stage1_01001_grp16)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp16_done_reg))) then 
            m_axi_OUTPUT_r_0_WDATA <= bitcast_ln159_fu_441_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg))) then 
            m_axi_OUTPUT_r_0_WDATA <= bitcast_ln158_fu_437_p1;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp10_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001_grp10))) then 
            m_axi_OUTPUT_r_0_WDATA <= bitcast_ln157_fu_433_p1;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp8_done_reg))) then 
            m_axi_OUTPUT_r_0_WDATA <= bitcast_ln156_fu_429_p1;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp6_done_reg))) then 
            m_axi_OUTPUT_r_0_WDATA <= bitcast_ln155_fu_425_p1;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg))) then 
            m_axi_OUTPUT_r_0_WDATA <= bitcast_ln154_fu_421_p1;
        elsif (((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg))) then 
            m_axi_OUTPUT_r_0_WDATA <= bitcast_ln153_fu_417_p1;
        else 
            m_axi_OUTPUT_r_0_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_OUTPUT_r_0_WID <= ap_const_lv1_0;
    m_axi_OUTPUT_r_0_WLAST <= ap_const_logic_0;
    m_axi_OUTPUT_r_0_WSTRB <= ap_const_lv4_F;
    m_axi_OUTPUT_r_0_WUSER <= ap_const_lv1_0;

    m_axi_OUTPUT_r_0_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln152_reg_452, ap_block_pp0_stage6_subdone_grp10_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp8_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage1_subdone_grp16_done_reg, ap_block_pp0_stage1_11001_grp16, ap_block_pp0_stage2_11001_grp2, ap_block_pp0_stage3_11001_grp4, ap_block_pp0_stage4_11001_grp6, ap_block_pp0_stage5_11001_grp8, ap_block_pp0_stage6_11001_grp10, ap_block_pp0_stage0_11001_grp13)
    begin
        if ((((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp10_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp10)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp8_done_reg)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp6_done_reg)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp4) and (ap_const_boolean_0 
    = ap_block_pp0_stage3_subdone_grp4_done_reg)) or ((icmp_ln152_reg_452 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp16_done_reg)))) then 
            m_axi_OUTPUT_r_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_OUTPUT_r_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

        p_cast1_cast_cast_fu_261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast1_cast),63));

        p_cast2_cast_cast_fu_257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast2_cast),63));

        p_cast3_cast_cast_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast3_cast),63));

        p_cast4_cast_cast_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast4_cast),63));

        p_cast5_cast_cast_fu_245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast5_cast),63));

        p_cast6_cast_cast_fu_241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast6_cast),63));

        sext_ln133_cast_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln133),63));

        sext_ln153_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln153_fu_300_p2),64));

        sext_ln154_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln154_fu_316_p2),64));

        sext_ln155_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln155_fu_332_p2),64));

        sext_ln156_fu_354_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln156_fu_348_p2),64));

        sext_ln157_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln157_fu_364_p2),64));

        sext_ln158_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln158_fu_380_p2),64));

        sext_ln159_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln159_fu_396_p2),64));

    temp_1_address0 <= zext_ln152_fu_285_p1(7 - 1 downto 0);
    temp_1_ce0 <= temp_1_ce0_local;

    temp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            temp_1_ce0_local <= ap_const_logic_1;
        else 
            temp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    temp_2_address0 <= zext_ln152_fu_285_p1(7 - 1 downto 0);
    temp_2_ce0 <= temp_2_ce0_local;

    temp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            temp_2_ce0_local <= ap_const_logic_1;
        else 
            temp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln152_1_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_1),63));
    zext_ln152_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_1),64));
end behav;
