<DOC>
<DOCNO>
EP-0017091
</DOCNO>
<TEXT>
<DATE>
19801015
</DATE>
<IPC-CLASSIFICATIONS>
G01R-31/28 H03K-23/54 <main>G06F-7/00</main> G11C-19/00 G01R-31/3185 H03K-23/58 H03K-23/00 
</IPC-CLASSIFICATIONS>
<TITLE>
two-mode-shift register/counter device.
</TITLE>
<APPLICANT>
ibmus<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation  <sep>
</APPLICANT>
<INVENTOR>
moen david norman<sep>thomas george clark<sep>moen, david norman<sep>thomas, george clark<sep>moen, david norman5300 countrycreek courtrochester minnesota 55901us<sep>thomas, george clark2402 24th streetn.w. rochester minnesota 55901us<sep>moen, david norman<sep>thomas, george clark<sep>moen, david norman5300 countrycreek courtrochester minnesota 55901us<sep>thomas, george clark2402 24th streetn.w. rochester minnesota 55901us<sep>
</INVENTOR>
<ABSTRACT>
data processing apparatus constructed in shift register  logic is provided in a simple manner with an optional pulse  counting function by incorporating additional switching logic  (64) into a linear shift register of sequential stages (srl 0, 1,  2, 3) thereof, the additional logic (64) being responsive to a  pulse input (c clock), a count enable input and the current  stage of the stages to force grey code pattern shifting within  separate groups (counter seg 1, 2) of sequentially  adjacent stages and pulse advance between each sequentialÂ­ ly adjacent pair of the groups at the termination of each grey  code pattern cycle in the leading group of the pair.  both the  linear shift function and the counting function are provided  with the worst case inter stage connection spanning no more  than a group.  
</ABSTRACT>
</TEXT>
</DOC>
