
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.39

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.53 source latency uart_tx_inst/prescale_reg[0]$_SDFFE_PP0P_/CLK ^
  -0.54 target latency uart_tx_inst/prescale_reg[15]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    0.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         delaynet_0_clk (net)
                  0.05    0.00    0.11 ^ delaybuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_regs (net)
                  0.05    0.00    0.22 ^ clkbuf_0_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.16    0.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_regs (net)
                  0.12    0.00    0.38 ^ clkbuf_2_3__f_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.08    0.10    0.16    0.53 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3__leaf_clk_regs (net)
                  0.10    0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     3    0.04    0.18    0.43    0.96 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         uart_tx_inst/prescale_reg[16] (net)
                  0.18    0.00    0.96 ^ uart_tx_inst/_342_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.08    0.06    1.02 v uart_tx_inst/_342_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         uart_tx_inst/_021_ (net)
                  0.08    0.00    1.02 v uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    0.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         delaynet_0_clk (net)
                  0.05    0.00    0.11 ^ delaybuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_regs (net)
                  0.05    0.00    0.22 ^ clkbuf_0_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.16    0.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_regs (net)
                  0.12    0.00    0.38 ^ clkbuf_2_3__f_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.08    0.10    0.16    0.53 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3__leaf_clk_regs (net)
                  0.10    0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.54   clock reconvergence pessimism
                          0.09    0.62   library hold time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[9] (input port clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[18]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.03    0.00    0.00    1.20 v prescale[9] (in)
                                         prescale[9] (net)
                  0.00    0.00    1.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.04    0.11    0.16    1.36 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net17 (net)
                  0.11    0.00    1.36 v uart_tx_inst/_317_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.03    0.13    0.36    1.72 v uart_tx_inst/_317_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         uart_tx_inst/_121_ (net)
                  0.13    0.00    1.72 v uart_tx_inst/_338_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.01    0.13    0.37    2.09 v uart_tx_inst/_338_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         uart_tx_inst/_139_ (net)
                  0.13    0.00    2.09 v uart_tx_inst/_339_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.12    0.30    2.39 v uart_tx_inst/_339_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         uart_tx_inst/_140_ (net)
                  0.12    0.00    2.39 v uart_tx_inst/_350_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.10    0.28    2.66 v uart_tx_inst/_350_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         uart_tx_inst/_149_ (net)
                  0.10    0.00    2.66 v uart_tx_inst/_351_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.02    0.09    0.28    2.94 ^ uart_tx_inst/_351_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         uart_tx_inst/_150_ (net)
                  0.09    0.00    2.94 ^ uart_tx_inst/_352_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.22    0.09    3.03 v uart_tx_inst/_352_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         uart_tx_inst/_023_ (net)
                  0.22    0.00    3.03 v uart_tx_inst/prescale_reg[18]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.03   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     2    0.07    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_regs_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    6.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         delaynet_0_clk (net)
                  0.05    0.00    6.11 ^ delaybuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    6.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_regs (net)
                  0.05    0.00    6.22 ^ clkbuf_0_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.16    6.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_regs (net)
                  0.12    0.00    6.38 ^ clkbuf_2_1__f_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.08    0.10    0.16    6.53 ^ clkbuf_2_1__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1__leaf_clk_regs (net)
                  0.10    0.00    6.53 ^ uart_tx_inst/prescale_reg[18]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    6.53   clock reconvergence pessimism
                         -0.12    6.41   library setup time
                                  6.41   data required time
-----------------------------------------------------------------------------
                                  6.41   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  3.39   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[9] (input port clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[18]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.03    0.00    0.00    1.20 v prescale[9] (in)
                                         prescale[9] (net)
                  0.00    0.00    1.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.04    0.11    0.16    1.36 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net17 (net)
                  0.11    0.00    1.36 v uart_tx_inst/_317_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.03    0.13    0.36    1.72 v uart_tx_inst/_317_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         uart_tx_inst/_121_ (net)
                  0.13    0.00    1.72 v uart_tx_inst/_338_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.01    0.13    0.37    2.09 v uart_tx_inst/_338_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         uart_tx_inst/_139_ (net)
                  0.13    0.00    2.09 v uart_tx_inst/_339_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.12    0.30    2.39 v uart_tx_inst/_339_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         uart_tx_inst/_140_ (net)
                  0.12    0.00    2.39 v uart_tx_inst/_350_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.10    0.28    2.66 v uart_tx_inst/_350_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         uart_tx_inst/_149_ (net)
                  0.10    0.00    2.66 v uart_tx_inst/_351_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.02    0.09    0.28    2.94 ^ uart_tx_inst/_351_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         uart_tx_inst/_150_ (net)
                  0.09    0.00    2.94 ^ uart_tx_inst/_352_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.22    0.09    3.03 v uart_tx_inst/_352_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         uart_tx_inst/_023_ (net)
                  0.22    0.00    3.03 v uart_tx_inst/prescale_reg[18]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.03   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     2    0.07    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_regs_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    6.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         delaynet_0_clk (net)
                  0.05    0.00    6.11 ^ delaybuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    6.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_regs (net)
                  0.05    0.00    6.22 ^ clkbuf_0_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.16    6.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_regs (net)
                  0.12    0.00    6.38 ^ clkbuf_2_1__f_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.08    0.10    0.16    6.53 ^ clkbuf_2_1__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1__leaf_clk_regs (net)
                  0.10    0.00    6.53 ^ uart_tx_inst/prescale_reg[18]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    6.53   clock reconvergence pessimism
                         -0.12    6.41   library setup time
                                  6.41   data required time
-----------------------------------------------------------------------------
                                  6.41   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  3.39   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.153224229812622

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7690

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.19371704757213593

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8683

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.53 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.54 ^ uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    0.97 v uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.14    1.11 ^ uart_tx_inst/_212_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    1.38 ^ uart_tx_inst/_409_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.12    1.50 v uart_tx_inst/_284_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.42    1.92 ^ uart_tx_inst/_287_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.27    2.19 ^ uart_tx_inst/_327_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.26    2.45 v uart_tx_inst/_328_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.35    2.80 v uart_tx_inst/_329_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.22    3.02 v uart_tx_inst/_330_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.00    3.02 v uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.02   data arrival time

   6.00    6.00   clock clk (rise edge)
   0.00    6.00   clock source latency
   0.00    6.00 ^ clk (in)
   0.11    6.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    6.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    6.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    6.53 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    6.54 ^ uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    6.54   clock reconvergence pessimism
  -0.08    6.46   library setup time
           6.46   data required time
---------------------------------------------------------
           6.46   data required time
          -3.02   data arrival time
---------------------------------------------------------
           3.44   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.53 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.43    0.96 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.06    1.02 v uart_tx_inst/_342_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.00    1.02 v uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.02   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.53 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.54   clock reconvergence pessimism
   0.09    0.62   library hold time
           0.62   data required time
---------------------------------------------------------
           0.62   data required time
          -1.02   data arrival time
---------------------------------------------------------
           0.40   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5344

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5331

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.0256

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.3882

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
111.984400

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.42e-03   2.99e-03   2.07e-08   1.24e-02  21.9%
Combinational          2.37e-02   1.34e-02   5.55e-08   3.71e-02  65.3%
Clock                  4.49e-03   2.77e-03   9.73e-08   7.26e-03  12.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.76e-02   1.92e-02   1.73e-07   5.67e-02 100.0%
                          66.2%      33.8%       0.0%
