// Seed: 778857575
module module_0 ();
  uwire id_1;
  logic [7:0][-1] id_2;
  assign id_1 = id_1 == id_1;
  assign module_2.type_7 = 0;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    input tri void id_0,
    input supply1 id_1,
    output tri id_2
);
  wire id_4;
  logic [7:0] id_5;
  assign id_4 = id_5[1];
  module_0 modCall_1 ();
endmodule
module module_3;
  always $display;
  id_1(
      .id_0(id_2),
      .id_1(),
      .id_2,
      .id_3(1),
      .id_4(1),
      .id_5(id_2),
      .id_6(1),
      .id_7(-1),
      .id_8(-1),
      .id_9(id_3),
      .id_10(1),
      .id_11(1'd0 - -1),
      .id_12(id_2),
      .id_13(id_3),
      .id_14(1),
      .id_15(-1),
      .id_16(-1),
      .id_17(-1),
      .id_18(1'h0),
      .id_19((id_2 ? 1 : 1) - id_2),
      .id_20(id_2),
      .id_21(-1'h0 ==? 1'd0),
      .id_22(1),
      .id_23(id_3)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_4 = 1;
endmodule
