// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module soft_max (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dense_array_V_address0,
        dense_array_V_ce0,
        dense_array_V_we0,
        dense_array_V_d0,
        dense_array_V_q0,
        prediction_V_address0,
        prediction_V_ce0,
        prediction_V_we0,
        prediction_V_d0
);

parameter    ap_ST_fsm_state1 = 30'd1;
parameter    ap_ST_fsm_state2 = 30'd2;
parameter    ap_ST_fsm_state3 = 30'd4;
parameter    ap_ST_fsm_state4 = 30'd8;
parameter    ap_ST_fsm_state5 = 30'd16;
parameter    ap_ST_fsm_state6 = 30'd32;
parameter    ap_ST_fsm_state7 = 30'd64;
parameter    ap_ST_fsm_state8 = 30'd128;
parameter    ap_ST_fsm_state9 = 30'd256;
parameter    ap_ST_fsm_state10 = 30'd512;
parameter    ap_ST_fsm_state11 = 30'd1024;
parameter    ap_ST_fsm_state12 = 30'd2048;
parameter    ap_ST_fsm_state13 = 30'd4096;
parameter    ap_ST_fsm_state14 = 30'd8192;
parameter    ap_ST_fsm_state15 = 30'd16384;
parameter    ap_ST_fsm_state16 = 30'd32768;
parameter    ap_ST_fsm_state17 = 30'd65536;
parameter    ap_ST_fsm_state18 = 30'd131072;
parameter    ap_ST_fsm_state19 = 30'd262144;
parameter    ap_ST_fsm_state20 = 30'd524288;
parameter    ap_ST_fsm_state21 = 30'd1048576;
parameter    ap_ST_fsm_state22 = 30'd2097152;
parameter    ap_ST_fsm_state23 = 30'd4194304;
parameter    ap_ST_fsm_state24 = 30'd8388608;
parameter    ap_ST_fsm_state25 = 30'd16777216;
parameter    ap_ST_fsm_state26 = 30'd33554432;
parameter    ap_ST_fsm_state27 = 30'd67108864;
parameter    ap_ST_fsm_state28 = 30'd134217728;
parameter    ap_ST_fsm_state29 = 30'd268435456;
parameter    ap_ST_fsm_state30 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] dense_array_V_address0;
output   dense_array_V_ce0;
output   dense_array_V_we0;
output  [11:0] dense_array_V_d0;
input  [11:0] dense_array_V_q0;
output  [3:0] prediction_V_address0;
output   prediction_V_ce0;
output   prediction_V_we0;
output  [11:0] prediction_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] dense_array_V_address0;
reg dense_array_V_ce0;
reg dense_array_V_we0;
reg prediction_V_ce0;
reg prediction_V_we0;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] m_fu_148_p2;
reg   [3:0] m_reg_256;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln12_fu_142_p2;
wire  signed [12:0] rhs_V_fu_159_p1;
reg  signed [12:0] rhs_V_reg_266;
wire   [11:0] select_ln13_fu_169_p3;
wire    ap_CS_fsm_state3;
wire   [3:0] i_fu_183_p2;
reg   [3:0] i_reg_279;
wire    ap_CS_fsm_state4;
reg   [3:0] dense_array_V_addr_1_reg_284;
wire   [0:0] icmp_ln20_fu_177_p2;
wire  signed [17:0] sext_ln27_fu_194_p1;
reg  signed [17:0] sext_ln27_reg_289;
wire   [11:0] p_Val2_4_fu_208_p1;
reg   [11:0] p_Val2_4_reg_294;
wire    ap_CS_fsm_state6;
wire   [11:0] sum_V_fu_212_p2;
reg   [11:0] sum_V_reg_299;
wire   [3:0] j_fu_224_p2;
reg   [3:0] j_reg_307;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln29_fu_230_p1;
reg   [63:0] zext_ln29_reg_312;
wire   [0:0] icmp_ln27_fu_218_p2;
wire    ap_CS_fsm_state9;
wire    grp_exp_13_7_s_fu_133_ap_start;
wire    grp_exp_13_7_s_fu_133_ap_done;
wire    grp_exp_13_7_s_fu_133_ap_idle;
wire    grp_exp_13_7_s_fu_133_ap_ready;
wire   [12:0] grp_exp_13_7_s_fu_133_x_V;
wire   [12:0] grp_exp_13_7_s_fu_133_ap_return;
reg  signed [11:0] p_Val2_1_reg_76;
reg   [3:0] m_0_reg_88;
reg  signed [11:0] p_Val2_3_reg_99;
wire    ap_CS_fsm_state7;
reg   [3:0] i_0_reg_111;
reg   [3:0] j_0_reg_122;
wire    ap_CS_fsm_state30;
reg    grp_exp_13_7_s_fu_133_ap_start_reg;
reg   [29:0] ap_NS_fsm;
wire    ap_NS_fsm_state5;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln13_fu_154_p1;
wire   [63:0] zext_ln22_fu_189_p1;
wire   [0:0] icmp_ln1495_fu_163_p2;
wire  signed [11:0] lhs_V_fu_198_p0;
wire  signed [12:0] lhs_V_fu_198_p1;
wire   [17:0] grp_fu_243_p0;
wire  signed [11:0] grp_fu_243_p1;
wire   [11:0] grp_fu_243_p2;
reg    grp_fu_243_ap_start;
wire    grp_fu_243_ap_done;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'd1;
#0 grp_exp_13_7_s_fu_133_ap_start_reg = 1'b0;
end

exp_13_7_s grp_exp_13_7_s_fu_133(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_13_7_s_fu_133_ap_start),
    .ap_done(grp_exp_13_7_s_fu_133_ap_done),
    .ap_idle(grp_exp_13_7_s_fu_133_ap_idle),
    .ap_ready(grp_exp_13_7_s_fu_133_ap_ready),
    .x_V(grp_exp_13_7_s_fu_133_x_V),
    .ap_return(grp_exp_13_7_s_fu_133_ap_return)
);

cnn_sdiv_18ns_12skbM #(
    .ID( 1 ),
    .NUM_STAGE( 22 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
cnn_sdiv_18ns_12skbM_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_243_ap_start),
    .done(grp_fu_243_ap_done),
    .din0(grp_fu_243_p0),
    .din1(grp_fu_243_p1),
    .ce(1'b1),
    .dout(grp_fu_243_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_13_7_s_fu_133_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == ap_NS_fsm_state5))) begin
            grp_exp_13_7_s_fu_133_ap_start_reg <= 1'b1;
        end else if ((grp_exp_13_7_s_fu_133_ap_ready == 1'b1)) begin
            grp_exp_13_7_s_fu_133_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_0_reg_111 <= i_reg_279;
    end else if (((icmp_ln12_fu_142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_reg_111 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        j_0_reg_122 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        j_0_reg_122 <= j_reg_307;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m_0_reg_88 <= m_reg_256;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        m_0_reg_88 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Val2_1_reg_76 <= select_ln13_fu_169_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_1_reg_76 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_3_reg_99 <= sum_V_reg_299;
    end else if (((icmp_ln12_fu_142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3_reg_99 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        dense_array_V_addr_1_reg_284 <= zext_ln22_fu_189_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_279 <= i_fu_183_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        j_reg_307 <= j_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        m_reg_256 <= m_fu_148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_Val2_4_reg_294 <= p_Val2_4_fu_208_p1;
        sum_V_reg_299 <= sum_V_fu_212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_fu_142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rhs_V_reg_266 <= rhs_V_fu_159_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        sext_ln27_reg_289 <= sext_ln27_fu_194_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_fu_218_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        zext_ln29_reg_312[3 : 0] <= zext_ln29_fu_230_p1[3 : 0];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln27_fu_218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_fu_218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_array_V_address0 = zext_ln29_fu_230_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_array_V_address0 = dense_array_V_addr_1_reg_284;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dense_array_V_address0 = zext_ln22_fu_189_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense_array_V_address0 = zext_ln13_fu_154_p1;
    end else begin
        dense_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        dense_array_V_ce0 = 1'b1;
    end else begin
        dense_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_array_V_we0 = 1'b1;
    end else begin
        dense_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_243_ap_start = 1'b1;
    end else begin
        grp_fu_243_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        prediction_V_ce0 = 1'b1;
    end else begin
        prediction_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        prediction_V_we0 = 1'b1;
    end else begin
        prediction_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln12_fu_142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln20_fu_177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln27_fu_218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

assign dense_array_V_d0 = p_Val2_4_reg_294;

assign grp_exp_13_7_s_fu_133_ap_start = grp_exp_13_7_s_fu_133_ap_start_reg;

assign grp_exp_13_7_s_fu_133_x_V = ($signed(lhs_V_fu_198_p1) - $signed(rhs_V_reg_266));

assign grp_fu_243_p0 = {{dense_array_V_q0}, {6'd0}};

assign grp_fu_243_p1 = sext_ln27_reg_289;

assign i_fu_183_p2 = (i_0_reg_111 + 4'd1);

assign icmp_ln12_fu_142_p2 = ((m_0_reg_88 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln1495_fu_163_p2 = (($signed(p_Val2_1_reg_76) < $signed(dense_array_V_q0)) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_177_p2 = ((i_0_reg_111 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_218_p2 = ((j_0_reg_122 == 4'd10) ? 1'b1 : 1'b0);

assign j_fu_224_p2 = (j_0_reg_122 + 4'd1);

assign lhs_V_fu_198_p0 = dense_array_V_q0;

assign lhs_V_fu_198_p1 = lhs_V_fu_198_p0;

assign m_fu_148_p2 = (m_0_reg_88 + 4'd1);

assign p_Val2_4_fu_208_p1 = grp_exp_13_7_s_fu_133_ap_return[11:0];

assign prediction_V_address0 = zext_ln29_reg_312;

assign prediction_V_d0 = grp_fu_243_p2[11:0];

assign rhs_V_fu_159_p1 = p_Val2_1_reg_76;

assign select_ln13_fu_169_p3 = ((icmp_ln1495_fu_163_p2[0:0] === 1'b1) ? dense_array_V_q0 : p_Val2_1_reg_76);

assign sext_ln27_fu_194_p1 = p_Val2_3_reg_99;

assign sum_V_fu_212_p2 = ($signed(p_Val2_4_fu_208_p1) + $signed(p_Val2_3_reg_99));

assign zext_ln13_fu_154_p1 = m_0_reg_88;

assign zext_ln22_fu_189_p1 = i_0_reg_111;

assign zext_ln29_fu_230_p1 = j_0_reg_122;

always @ (posedge ap_clk) begin
    zext_ln29_reg_312[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //soft_max
