# PSCAD Fault Analysis

Simulation of a single-phase line-to-ground fault scenario with overcurrent relay protection (IEEE 50) in PSCAD Free Edition v5. This project replicates a simple protection system and highlights both functionality and limitations faced while using PSCAD Free for educational/proof-of-concept purposes.

---

## âš™ï¸ Overview

This project models:

* A single-phase power system with a 230â€¯V, 50â€¯Hz AC source
* A line simulated using lumped R, L, and split capacitors (manual Pi-section)
* An overcurrent relay (type 50) with a pickup of 15â€¯A and delay of 0.05â€¯s
* A transistor used as a logic-controlled breaker (due to Free Edition limitations)
* A load (5.3â€¯Î©) connected beyond the fault point
* A fixed line-to-ground fault, hard-connected without switching

---

## ğŸ“‚ File Structure

```
pscad-fault-analysis/
â”œâ”€â”€ README.md                  # This file
â”œâ”€â”€ waveforms.csv              # Simulated or placeholder waveform data
â”œâ”€â”€ project/
â”‚   â””â”€â”€ project_report.pdf     # Detailed simulation summary & limitations
```

---

## âš¡ Simulation Summary

* Fault is active from t = 0 s (uncontrollable in Free Edition)
* Relay detects overcurrent (>15â€¯A)
* After a delay of 0.05â€¯s, the relay sends a signal to the transistor
* Transistor opens the circuit, isolating the load

---

## ğŸ” PSCAD Free Edition Limitations

This project was built under significant limitations of PSCAD Free v5:

| Feature                   | Status in Free Version |
| ------------------------- | ---------------------- |
| Graph plotting            | âŒ Not available        |
| Step/Logic blocks         | âŒ Not available        |
| Logic-controlled breakers | âŒ Not available        |
| Fault control timing      | âŒ Not possible         |
| Waveform export (CSV)     | âœ… Available            |
| Relay blocks (IEEE 50)    | âœ… Available            |

As a workaround:

* The fault is **always on** (connected directly to ground)
* A **Constant block** was temporarily used to simulate logic, but ultimately removed
* A **Transistor** was used in place of a logic-controlled breaker

Despite these constraints, core protection logic is successfully demonstrated.

---

## ğŸ“ˆ Waveforms

See `waveforms.csv` for exported data:

* `Ia_1`: Line current
* `Relay_output`: Relay trip status
* `Switch_status`: Breaker control status

These can be plotted in Python, Excel, or MATLAB.

---

## ğŸ“Œ How to Run (Optional)

If re-using the simulation:

1. Open project in PSCAD Free Edition v5
2. Compile (Build)
3. Run (Play button)
4. Export data manually from Output Channels

---

## ğŸ“„ License

MIT License â€” for academic use.

---

## ğŸ“Œ Author Notes

This simulation was completed under time constraints. 
