# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do fullAdder_1bit.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:39 on Oct 18,2017
# vlog -reportprogress 300 ./fullAdder_1bit.sv 
# -- Compiling module fullAdder_1bit
# -- Compiling module fullAdder_1bit_testbench
# 
# Top level modules:
# 	fullAdder_1bit_testbench
# End time: 12:00:39 on Oct 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work fullAdder_1bit_testbench 
# Start time: 12:00:41 on Oct 18,2017
# Loading sv_std.std
# Loading work.fullAdder_1bit_testbench
# Loading work.fullAdder_1bit
# ** Error: (vsim-3033) ./fullAdder_1bit.sv(12): Instantiation of 'mux2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /fullAdder_1bit_testbench/dut File: ./fullAdder_1bit.sv
#         Searched libraries:
#             C:/Users/Emraj/Desktop/EE_469/Lab2/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./fullAdder_1bit.do PAUSED at line 12
do fullAdder_1bit.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:26 on Oct 18,2017
# vlog -reportprogress 300 ./fullAdder_1bit.sv 
# -- Compiling module fullAdder_1bit
# -- Compiling module fullAdder_1bit_testbench
# 
# Top level modules:
# 	fullAdder_1bit_testbench
# End time: 12:04:26 on Oct 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:26 on Oct 18,2017
# vlog -reportprogress 300 ./mux2_1bit.sv 
# ** Error: (vlog-7) Failed to open design unit file "./mux2_1bit.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:04:26 on Oct 18,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./fullAdder_1bit.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux2_1bit.sv""
do fullAdder_1bit.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:29 on Oct 18,2017
# vlog -reportprogress 300 ./fullAdder_1bit.sv 
# -- Compiling module fullAdder_1bit
# -- Compiling module fullAdder_1bit_testbench
# 
# Top level modules:
# 	fullAdder_1bit_testbench
# End time: 12:08:29 on Oct 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:29 on Oct 18,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:08:29 on Oct 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work fullAdder_1bit_testbench 
# Start time: 12:00:41 on Oct 18,2017
# Loading sv_std.std
# Loading work.fullAdder_1bit_testbench
# Loading work.fullAdder_1bit
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/fullAdder_1bit_testbench/sel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Emraj/Desktop/EE_469/Lab2/fullAdder_1bit_wave.do
do fullAdder_1bit.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:50 on Oct 18,2017
# vlog -reportprogress 300 ./fullAdder_1bit.sv 
# -- Compiling module fullAdder_1bit
# -- Compiling module fullAdder_1bit_testbench
# 
# Top level modules:
# 	fullAdder_1bit_testbench
# End time: 12:09:50 on Oct 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:50 on Oct 18,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:09:50 on Oct 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work fullAdder_1bit_testbench 
# Start time: 12:09:52 on Oct 18,2017
# Loading sv_std.std
# Loading work.fullAdder_1bit_testbench
# Loading work.fullAdder_1bit
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 12:33:55 on Oct 18,2017, Elapsed time: 0:24:03
# Errors: 0, Warnings: 0
