Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 27 00:44:35 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Conv_Accel_Top_control_sets_placed.rpt
| Design       : Conv_Accel_Top
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   105 |
|    Minimum number of control sets                        |   105 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   227 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   105 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    63 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             295 |          104 |
| No           | No                    | Yes                    |             155 |           48 |
| No           | Yes                   | No                     |             268 |           86 |
| Yes          | No                    | No                     |             541 |          143 |
| Yes          | No                    | Yes                    |             162 |           50 |
| Yes          | Yes                   | No                     |             424 |          103 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                            |                                                                                Enable Signal                                                                                |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                      |                1 |              2 |         2.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                  |                1 |              2 |         2.00 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                             |                                                                                                                                                  |                2 |              3 |         1.50 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                             | ConvAccel/controller/rst_w_ctrl                                                                                                                  |                2 |              3 |         1.50 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                 | processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                1 |              3 |         3.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                       |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                       |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                       |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                       |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                       |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                       |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                3 |              4 |         1.33 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                2 |              4 |         2.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                       |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                        |                2 |              4 |         2.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                     |                1 |              4 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |         5.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |         5.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |         6.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |         2.67 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |         2.50 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                  |                4 |             12 |         3.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                  |                2 |             12 |         6.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                  |                6 |             12 |         2.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                  |                2 |             12 |         6.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                  |                4 |             13 |         3.25 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                  |                2 |             14 |         7.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                  |                3 |             14 |         4.67 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                5 |             15 |         3.00 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[0][15]_i_2_n_0                                                                                                                               | ConvAccel/controller/filterSet[0][15]_i_1_n_0                                                                                                    |                5 |             16 |         3.20 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[8][15]_i_2_n_0                                                                                                                               | ConvAccel/controller/filterSet[8][15]_i_1_n_0                                                                                                    |                3 |             16 |         5.33 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[2][15]_i_2_n_0                                                                                                                               | ConvAccel/controller/filterSet[2][15]_i_1_n_0                                                                                                    |                5 |             16 |         3.20 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[7][15]_i_2_n_0                                                                                                                               | ConvAccel/controller/filterSet[7][15]_i_1_n_0                                                                                                    |                3 |             16 |         5.33 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[4][15]_i_2_n_0                                                                                                                               | ConvAccel/controller/filterSet[4][15]_i_1_n_0                                                                                                    |                3 |             16 |         5.33 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[5][15]_i_2_n_0                                                                                                                               | ConvAccel/controller/filterSet[5][15]_i_1_n_0                                                                                                    |                3 |             16 |         5.33 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[6][15]_i_2_n_0                                                                                                                               | ConvAccel/controller/filterSet[6][15]_i_1_n_0                                                                                                    |                5 |             16 |         3.20 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[1][15]_i_2_n_0                                                                                                                               | ConvAccel/controller/filterSet[1][15]_i_1_n_0                                                                                                    |                3 |             16 |         5.33 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/finalAdd                                                                                                                                               | ConvAccel/controller/rst_w_ctrl                                                                                                                  |                4 |             16 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                  |                5 |             16 |         3.20 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[3][15]_i_2_n_0                                                                                                                               | ConvAccel/controller/filterSet[3][15]_i_1_n_0                                                                                                    |                2 |             16 |         8.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                              |                5 |             16 |         3.20 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                  |                3 |             16 |         5.33 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                       | processer/processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                4 |             16 |         4.00 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[4][15]_i_1_n_0                                                                                                                                 |                                                                                                                                                  |                4 |             16 |         4.00 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/matrixAccel/genblk3[0].inputMulti/ready_reg_0                                                                                                                     | ConvAccel/controller/rst_w_ctrl                                                                                                                  |                4 |             16 |         4.00 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/matrixAccel/genblk3[1].inputMulti/ready_reg_0                                                                                                                     | ConvAccel/controller/rst_w_ctrl                                                                                                                  |                4 |             16 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                        | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                4 |             16 |         4.00 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/matrixAccel/genblk3[2].inputMulti/ready_reg_0                                                                                                                     | ConvAccel/controller/rst_w_ctrl                                                                                                                  |                4 |             16 |         4.00 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[0][15]_i_1_n_0                                                                                                                                 |                                                                                                                                                  |                7 |             16 |         2.29 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[1][15]_i_1_n_0                                                                                                                                 |                                                                                                                                                  |                6 |             16 |         2.67 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[3][15]_i_1_n_0                                                                                                                                 |                                                                                                                                                  |                6 |             16 |         2.67 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[2][15]_i_1_n_0                                                                                                                                 |                                                                                                                                                  |                7 |             16 |         2.29 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[6][15]_i_2_n_0                                                                                                                                 | ConvAccel/controller/dataSet[6][15]_i_1_n_0                                                                                                      |                5 |             16 |         3.20 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[7][15]_i_2_n_0                                                                                                                                 | ConvAccel/controller/dataSet[7][15]_i_1_n_0                                                                                                      |                3 |             16 |         5.33 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[8][15]_i_2_n_0                                                                                                                                 | ConvAccel/controller/dataSet[8][15]_i_1_n_0                                                                                                      |                3 |             16 |         5.33 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[5][15]_i_1_n_0                                                                                                                                 |                                                                                                                                                  |                5 |             16 |         3.20 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | processer/processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                3 |             17 |         5.67 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                5 |             17 |         3.40 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                7 |             19 |         2.71 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                     |                7 |             21 |         3.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                     |                7 |             21 |         3.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                     |                7 |             21 |         3.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                     |                6 |             21 |         3.50 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                     |                6 |             21 |         3.50 |
|  processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_192_255_0_2_i_1_n_0                                                                                                                           |                                                                                                                                                  |                6 |             22 |         3.67 |
|  processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_64_127_0_2_i_1_n_0                                                                                                                            |                                                                                                                                                  |                6 |             22 |         3.67 |
|  processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_128_191_0_2_i_1_n_0                                                                                                                           |                                                                                                                                                  |                6 |             22 |         3.67 |
|  processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_0_63_0_2_i_1_n_0                                                                                                                              |                                                                                                                                                  |                6 |             22 |         3.67 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_192_255_0_2_i_1__0_n_0                                                                                                                       |                                                                                                                                                  |                6 |             22 |         3.67 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_64_127_0_2_i_1__0_n_0                                                                                                                        |                                                                                                                                                  |                6 |             22 |         3.67 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_0_63_0_2_i_1__0_n_0                                                                                                                          |                                                                                                                                                  |                6 |             22 |         3.67 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_128_191_0_2_i_1__0_n_0                                                                                                                       |                                                                                                                                                  |                6 |             22 |         3.67 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                  |                9 |             24 |         2.67 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                  |                8 |             24 |         3.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                9 |             32 |         3.56 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             | processer/processor_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |               10 |             32 |         3.20 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/datapointer[31]_i_1_n_0                                                                                                                                | processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]                                                                                    |               13 |             33 |         2.54 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSetFilled16_out                                                                                                                                  | processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]                                                                                    |                9 |             33 |         3.67 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                  |                9 |             34 |         3.78 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                  |                9 |             35 |         3.89 |
|  outBuffClk                                                        |                                                                                                                                                                             | processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]                                                                                    |               10 |             36 |         3.60 |
|  FIFO_RD_CLK                                                       |                                                                                                                                                                             | processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]                                                                                    |               12 |             36 |         3.00 |
|  processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o_BUFG[0] |                                                                                                                                                                             | processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]                                                                                    |                8 |             36 |         4.50 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                             | processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]                                                                                    |               16 |             44 |         2.75 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                  |                8 |             47 |         5.88 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                  |               11 |             47 |         4.27 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                  |               11 |             48 |         4.36 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                  |               11 |             48 |         4.36 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                  |               12 |             48 |         4.00 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         | processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                                  |               10 |             48 |         4.80 |
|  processer/processor_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/MULTIPLIER_INPUT[47]_i_1_n_0                                                                                                                           | processer/processor_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]                                                                                    |               28 |             96 |         3.43 |
|  processer/processor_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                             |                                                                                                                                                  |              103 |            293 |         2.84 |
+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


