$date
	Wed Sep 19 18:41:34 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralMultiplexer $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 % in2 $end
$var wire 1 & in3 $end
$var wire 1 ' out $end
$var wire 4 ( inputs [3:0] $end
$var wire 2 ) address [1:0] $end
$upscope $end
$scope module testMultiplexer $end
$var wire 1 * out $end
$var reg 1 + addr0 $end
$var reg 1 , addr1 $end
$var reg 1 - in0 $end
$var reg 1 . in1 $end
$var reg 1 / in2 $end
$var reg 1 0 in3 $end
$scope module multiplexer $end
$var wire 1 + address0 $end
$var wire 1 , address1 $end
$var wire 1 - in0 $end
$var wire 1 . in1 $end
$var wire 1 / in2 $end
$var wire 1 0 in3 $end
$var wire 1 1 naddr0 $end
$var wire 1 2 naddr1 $end
$var wire 1 * out $end
$var wire 1 3 out0 $end
$var wire 1 4 out1 $end
$var wire 1 5 out2 $end
$var wire 1 6 out3 $end
$var wire 1 7 preout0 $end
$var wire 1 8 preout1 $end
$var wire 1 9 signal0 $end
$var wire 1 : signal1 $end
$var wire 1 ; signal2 $end
$var wire 1 < signal3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
00
0/
0.
0-
0,
0+
x*
bz )
bz (
x'
z&
z%
z$
z#
z"
z!
$end
#50000
12
11
06
05
04
03
0<
0;
0:
#100000
19
08
07
#150000
0*
#1000000
1-
#1050000
13
#1100000
17
#1150000
1*
#2000000
1+
0-
#2050000
01
1:
03
#2100000
09
07
#2150000
0*
#3000000
1.
#3050000
14
#3100000
17
#3150000
1*
#4000000
1,
0+
0.
#4050000
02
11
0:
04
#4100000
1;
07
#4150000
0*
#5000000
1/
#5050000
15
#5100000
18
#5150000
1*
#6000000
1+
0/
#6050000
01
1<
05
#6100000
0;
08
#6150000
0*
#7000000
10
#7050000
16
#7100000
18
#7150000
1*
#8000000
