Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 12 20:07:01 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                                             -0.0090     -0.0090

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0206      1.0700    0.0000     -0.0090 r    (46.38,11.66)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0449      1.0500    0.0863      0.0773 f    (46.13,11.66)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0121
  U299/I (INVD1BWP16P90CPD)                                                                               0.0448      1.0700    0.0008      0.0781 f    (46.69,13.97)
  U299/ZN (INVD1BWP16P90CPD)                                                                              0.0437      1.0500    0.0399      0.1180 r    (46.76,13.97)
  n386 (net)                                                                           8      0.0111
  U253/A1 (NR2SKPBD1BWP16P90CPD)                                                                          0.0433      1.0700    0.0010      0.1190 r    (49.93,12.77)
  U253/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0253      1.0500    0.0297      0.1488 f    (49.96,12.82)
  n214 (net)                                                                           2      0.0022
  U254/I (INVD1BWP16P90CPD)                                                                               0.0253      1.0700    0.0012      0.1500 f    (49.93,9.94)
  U254/ZN (INVD1BWP16P90CPD)                                                                              0.0138      1.0500    0.0163      0.1662 r    (50.00,9.93)
  n195 (net)                                                                           2      0.0025
  U255/A1 (NR2SKPBD1BWP16P90CPD)                                                                          0.0138      1.0700    0.0001      0.1664 r    (51.52,9.99)
  U255/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0472      1.0500    0.0303      0.1966 f    (51.49,9.94)
  n209 (net)                                                                           4      0.0054
  U278/I (INVD1BWP16P90CPD)                                                                               0.0472      1.0700    0.0002      0.1968 f    (53.53,8.21)
  U278/ZN (INVD1BWP16P90CPD)                                                                              0.0440      1.0500    0.0377      0.2345 r    (53.60,8.21)
  n212 (net)                                                                           5      0.0119
  U279/B2 (IND3D1BWP16P90CPD)                                                                             0.0440      1.0700    0.0004      0.2349 r    (54.97,11.63)
  U279/ZN (IND3D1BWP16P90CPD)                                                                             0.0244      1.0500    0.0258      0.2607 f    (54.95,11.66)
  n141 (net)                                                                           1      0.0013
  U280/A3 (NR3D1BWP16P90CPD)                                                                              0.0244      1.0700    0.0001      0.2608 f    (57.49,11.66)
  U280/ZN (NR3D1BWP16P90CPD)                                                                              0.0228      1.0500    0.0238      0.2846 r    (57.64,11.64)
  n144 (net)                                                                           1      0.0020
  U281/B (AOI21D1BWP16P90CPD)                                                                             0.0228      1.0700    0.0001      0.2847 r    (55.33,5.33)
  U281/ZN (AOI21D1BWP16P90CPD)                                                                            0.0163      1.0500    0.0132      0.2979 f    (55.34,5.38)
  i_img2_jtag_tap_tdo_i (net)                                                          1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDLVT)                                                      0.0163      1.0700    0.0000      0.2980 f    (55.96,6.45)      s, n
  data arrival time                                                                                                                         0.2980

  clock clock (fall edge)                                                                                                       0.6390      0.6390
  clock network delay (propagated)                                                                                             -0.0146      0.6244
  clock reconvergence pessimism                                                                                                 0.0046      0.6290
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDLVT)                                                    0.0212      0.9300    0.0000      0.6290 f    (57.72,6.48)      s, n
  clock uncertainty                                                                                                            -0.0300      0.5990
  duty cycle clock jitter                                                                                                      -0.0090      0.5900
  library setup time                                                                                                  1.0000   -0.0086      0.5814
  data required time                                                                                                                        0.5814
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5814
  data arrival time                                                                                                                        -0.2980
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2835



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0054      1.0500    0.0010      0.5010 r    (61.75,13.65)
  tdi (net)                                                                            1      0.0010
  FTB_1__43/I (CKBD1BWP16P90CPD)                                                                          0.0054      1.0700    0.0000      0.5010 r    (60.38,15.12)     s
  FTB_1__43/Z (CKBD1BWP16P90CPD)                                                                          0.0063      1.0500    0.0132      0.5142 r    (60.53,15.12)     s
  aps_rename_25_ (net)                                                                 1      0.0009
  RLB_182/I (INVD1BWP16P90CPD)                                                                            0.0063      1.0700    0.0000      0.5142 r    (60.10,14.54)
  RLB_182/ZN (INVD1BWP16P90CPD)                                                                           0.0124      1.0500    0.0116      0.5258 f    (60.17,14.54)
  net_aps_135 (net)                                                                    2      0.0026
  RLB_183/I (CKND2BWP16P90CPD)                                                                            0.0124      1.0700    0.0001      0.5259 f    (58.12,13.97)
  RLB_183/ZN (CKND2BWP16P90CPD)                                                                           0.0425      1.0500    0.0263      0.5522 r    (58.08,13.97)
  net_aps_136 (net)                                                                    6      0.0192
  FTB_2__44/I (CKBD14BWP16P90CPDULVT)                                                                     0.0426      1.0700    0.0011      0.5533 r    (57.21,18.58)     s
  FTB_2__44/Z (CKBD14BWP16P90CPDULVT)                                                                     0.0241      1.0500    0.0244      0.5777 r    (58.11,18.58)     s
  dbg_datm_si[0] (net)                                                                 1      0.1005
  dbg_datm_si[0] (out)                                                                                    0.0299      1.0700    0.0074      0.5851 r    (61.75,17.01)
  data arrival time                                                                                                                         0.5851

  clock clock (rise edge)                                                                                                       1.2780      1.2780
  clock network delay (ideal)                                                                                                   0.0000      1.2780
  clock reconvergence pessimism                                                                                                 0.0000      1.2780
  clock uncertainty                                                                                                            -0.0300      1.2480
  cycle clock jitter                                                                                                           -0.0070      1.2410
  output external delay                                                                                                        -0.5000      0.7410
  data required time                                                                                                                        0.7410
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.7410
  data arrival time                                                                                                                        -0.5851
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.1559



  Startpoint: dbg_datf_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  dbg_datf_so[0] (in)                                                                                     0.0059      1.0500    0.0018      0.5018 f    (61.75,14.13)
  dbg_datf_so[0] (net)                                                                 1      0.0016
  U266/C2 (AOI222D1BWP16P90CPDLVT)                                                                        0.0058      1.0700    0.0000      0.5018 f    (55.87,13.48)
  U266/ZN (AOI222D1BWP16P90CPDLVT)                                                                        0.0265      1.0500    0.0230      0.5247 r    (56.29,13.41)
  n133 (net)                                                                           1      0.0013
  U267/A2 (NR2D1BWP16P90CPD)                                                                              0.0265      1.0700    0.0001      0.5248 r    (55.78,14.54)
  U267/ZN (NR2D1BWP16P90CPD)                                                                              0.0131      1.0500    0.0168      0.5416 f    (55.90,14.54)
  n143 (net)                                                                           1      0.0017
  U280/A1 (NR3D1BWP16P90CPD)                                                                              0.0131      1.0700    0.0011      0.5427 f    (57.67,11.66)
  U280/ZN (NR3D1BWP16P90CPD)                                                                              0.0228      1.0500    0.0185      0.5612 r    (57.64,11.64)
  n144 (net)                                                                           1      0.0020
  U281/B (AOI21D1BWP16P90CPD)                                                                             0.0228      1.0700    0.0001      0.5614 r    (55.33,5.33)
  U281/ZN (AOI21D1BWP16P90CPD)                                                                            0.0163      1.0500    0.0132      0.5746 f    (55.34,5.38)
  i_img2_jtag_tap_tdo_i (net)                                                          1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDLVT)                                                      0.0163      1.0700    0.0000      0.5746 f    (55.96,6.45)      s, n
  data arrival time                                                                                                                         0.5746

  clock clock (fall edge)                                                                                                       0.6390      0.6390
  clock network delay (propagated)                                                                                             -0.0146      0.6244
  clock reconvergence pessimism                                                                                                 0.0000      0.6244
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDLVT)                                                    0.0212      0.9300    0.0000      0.6244 f    (57.72,6.48)      s, n
  clock uncertainty                                                                                                            -0.0300      0.5944
  duty cycle clock jitter                                                                                                      -0.0090      0.5854
  library setup time                                                                                                  1.0000   -0.0086      0.5768
  data required time                                                                                                                        0.5768
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5768
  data arrival time                                                                                                                        -0.5746
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0022



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.6390      0.6390
  clock network delay (propagated)                                                                                             -0.0097      0.6293

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDLVT)                                                    0.0213      1.0700    0.0000      0.6293 f    (57.72,6.48)      s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDLVT)                                                      0.0085      1.0500    0.0605      0.6898 r    (57.39,6.48)      s, n
  n397 (net)                                                                           1      0.0016
  ZBUF_4_inst_1224/I (BUFFD1BWP16P90CPDLVT)                                                               0.0085      1.0700    0.0001      0.6899 r    (58.80,10.51)
  ZBUF_4_inst_1224/Z (BUFFD1BWP16P90CPDLVT)                                                               0.0187      1.0500    0.0172      0.7071 r    (58.65,10.51)
  ropt_net_259 (net)                                                                   1      0.0060
  ropt_mt_inst_1334/I (CKBD14BWP16P90CPDULVT)                                                             0.0187      1.0700    0.0002      0.7073 r    (59.01,11.66)
  ropt_mt_inst_1334/Z (CKBD14BWP16P90CPDULVT)                                                             0.0243      1.0500    0.0209      0.7282 r    (59.91,11.66)
  tdo (net)                                                                            1      0.1003
  tdo (out)                                                                                               0.0281      1.0700    0.0060      0.7342 r    (61.75,11.97)
  data arrival time                                                                                                                         0.7342

  clock clock (rise edge)                                                                                                       1.2780      1.2780
  clock network delay (ideal)                                                                                                   0.0000      1.2780
  clock reconvergence pessimism                                                                                                 0.0000      1.2780
  clock uncertainty                                                                                                            -0.0300      1.2480
  duty cycle clock jitter                                                                                                      -0.0090      1.2390
  output external delay                                                                                                        -0.5000      0.7390
  data required time                                                                                                                        0.7390
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.7390
  data arrival time                                                                                                                        -0.7342
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0048


1
