// Seed: 398743723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_1 = 32'd43,
    parameter id_5 = 32'd38,
    parameter id_8 = 32'd88
) (
    output tri _id_0,
    input wor _id_1,
    input supply1 id_2,
    output logic id_3,
    input supply1 id_4,
    input tri _id_5
);
  always_comb id_3 <= 1;
  union packed {logic id_7[id_0 : -1];} _id_8[id_1 : id_5];
  logic id_9[id_8 : -1 'b0] = id_5;
  wire id_10;
  parameter id_11 = "";
  tri1 id_12, id_13, id_14;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_11,
      id_9,
      id_9
  );
  assign id_14 = 1;
endmodule
