; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused__to_copy__unsafe_index_add_arange_clamp_mul_sub_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %5 = shl i32 %4, 8, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 1, !dbg !12
  %8 = and i32 %7, 254, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = or disjoint i32 %9, 1, !dbg !13
  %11 = icmp slt i32 %9, 1024, !dbg !14
  %.frozen = freeze i32 %9, !dbg !15
  %12 = sdiv i32 %.frozen, 8, !dbg !15
  %13 = srem i32 %12, 8, !dbg !16
  %14 = mul i32 %12, 8, !dbg !17
  %.decomposed = sub i32 %.frozen, %14, !dbg !17
  %15 = srem i32 %10, 8, !dbg !17
  %16 = sdiv i32 %9, 64, !dbg !18
  %17 = sitofp i32 %13 to float, !dbg !19
  %18 = fadd float %17, 5.000000e-01, !dbg !20
  %19 = fmul float %18, 5.000000e-01, !dbg !21
  %20 = fadd float %19, -5.000000e-01, !dbg !22
  %21 = fcmp ogt float %20, 0.000000e+00, !dbg !23
  %22 = select i1 %21, float %20, float 0.000000e+00, !dbg !27
  %23 = fptosi float %22 to i32, !dbg !28
  %24 = tail call i32 @llvm.smin.i32(i32 %23, i32 2), !dbg !29
  %narrow = add nsw i32 %24, 1, !dbg !29
  %25 = sext i32 %narrow to i64, !dbg !29
  %26 = sitofp i32 %.decomposed to float, !dbg !31
  %27 = sitofp i32 %15 to float, !dbg !31
  %28 = fadd float %26, 5.000000e-01, !dbg !32
  %29 = fadd float %27, 5.000000e-01, !dbg !32
  %30 = fmul float %28, 5.000000e-01, !dbg !33
  %31 = fmul float %29, 5.000000e-01, !dbg !33
  %32 = fadd float %30, -5.000000e-01, !dbg !34
  %33 = fadd float %31, -5.000000e-01, !dbg !34
  %34 = fcmp ogt float %32, 0.000000e+00, !dbg !35
  %35 = fcmp ogt float %33, 0.000000e+00, !dbg !35
  %36 = select i1 %34, float %32, float 0.000000e+00, !dbg !37
  %37 = select i1 %35, float %33, float 0.000000e+00, !dbg !37
  %38 = fptosi float %36 to i32, !dbg !38
  %39 = fptosi float %37 to i32, !dbg !38
  %40 = sext i32 %38 to i64, !dbg !39
  %41 = sext i32 %39 to i64, !dbg !39
  %42 = tail call i64 @llvm.smin.i64(i64 %40, i64 2), !dbg !40
  %43 = tail call i64 @llvm.smin.i64(i64 %41, i64 2), !dbg !40
  %44 = shl nsw i64 %25, 2, !dbg !42
  %45 = shl nsw i32 %16, 4, !dbg !43
  %46 = sext i32 %45 to i64, !dbg !44
  %47 = getelementptr float, ptr addrspace(1) %1, i64 %42, !dbg !45
  %48 = getelementptr i8, ptr addrspace(1) %47, i64 4, !dbg !45
  %49 = getelementptr float, ptr addrspace(1) %48, i64 %44, !dbg !45
  %50 = getelementptr float, ptr addrspace(1) %49, i64 %46, !dbg !45
  %51 = getelementptr float, ptr addrspace(1) %1, i64 %43, !dbg !45
  %52 = getelementptr i8, ptr addrspace(1) %51, i64 4, !dbg !45
  %53 = getelementptr float, ptr addrspace(1) %52, i64 %44, !dbg !45
  %54 = getelementptr float, ptr addrspace(1) %53, i64 %46, !dbg !45
  %55 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %50, i1 %11) #2, !dbg !46
  %56 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %54, i1 %11) #2, !dbg !46
  %57 = getelementptr float, ptr addrspace(1) %1, i64 %44, !dbg !47
  %58 = getelementptr float, ptr addrspace(1) %57, i64 %40, !dbg !47
  %59 = getelementptr float, ptr addrspace(1) %58, i64 %46, !dbg !47
  %60 = getelementptr float, ptr addrspace(1) %57, i64 %41, !dbg !47
  %61 = getelementptr float, ptr addrspace(1) %60, i64 %46, !dbg !47
  %62 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %59, i1 %11) #2, !dbg !48
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %61, i1 %11) #2, !dbg !48
  %64 = sitofp i32 %38 to float, !dbg !49
  %65 = sitofp i32 %39 to float, !dbg !49
  %66 = fsub float %36, %64, !dbg !50
  %67 = fsub float %37, %65, !dbg !50
  %68 = fcmp ogt float %66, 0.000000e+00, !dbg !51
  %69 = fcmp ogt float %67, 0.000000e+00, !dbg !51
  %70 = select i1 %68, float %66, float 0.000000e+00, !dbg !53
  %71 = select i1 %69, float %67, float 0.000000e+00, !dbg !53
  %72 = fcmp olt float %70, 1.000000e+00, !dbg !54
  %73 = fcmp olt float %71, 1.000000e+00, !dbg !54
  %74 = select i1 %72, float %70, float 1.000000e+00, !dbg !56
  %75 = select i1 %73, float %71, float 1.000000e+00, !dbg !56
  %76 = shl i32 %23, 2, !dbg !57
  %77 = add i32 %76, %45, !dbg !58
  %78 = add i32 %77, %38, !dbg !59
  %79 = add i32 %77, %39, !dbg !59
  %80 = sext i32 %78 to i64, !dbg !60
  %81 = getelementptr float, ptr addrspace(1) %1, i64 %80, !dbg !60
  %82 = sext i32 %79 to i64, !dbg !60
  %83 = getelementptr float, ptr addrspace(1) %1, i64 %82, !dbg !60
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %81, i1 %11) #2, !dbg !61
  %85 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %83, i1 %11) #2, !dbg !61
  %86 = sext i32 %76 to i64, !dbg !62
  %87 = getelementptr float, ptr addrspace(1) %48, i64 %86, !dbg !63
  %88 = getelementptr float, ptr addrspace(1) %87, i64 %46, !dbg !63
  %89 = getelementptr float, ptr addrspace(1) %52, i64 %86, !dbg !63
  %90 = getelementptr float, ptr addrspace(1) %89, i64 %46, !dbg !63
  %91 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %88, i1 %11) #2, !dbg !64
  %92 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %90, i1 %11) #2, !dbg !64
  %93 = insertelement <2 x i32> poison, i32 %62, i64 0, !dbg !48
  %94 = insertelement <2 x i32> %93, i32 %84, i64 1, !dbg !48
  %95 = bitcast <2 x i32> %94 to <2 x float>, !dbg !48
  %96 = insertelement <2 x i32> poison, i32 %55, i64 0, !dbg !46
  %97 = insertelement <2 x i32> %96, i32 %91, i64 1, !dbg !46
  %98 = bitcast <2 x i32> %97 to <2 x float>, !dbg !46
  %99 = fsub <2 x float> %98, %95, !dbg !65
  %100 = insertelement <2 x float> poison, float %74, i64 0, !dbg !66
  %101 = shufflevector <2 x float> %100, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !66
  %102 = fmul <2 x float> %99, %101, !dbg !66
  %103 = fadd <2 x float> %102, %95, !dbg !67
  %104 = insertelement <2 x i32> poison, i32 %63, i64 0, !dbg !48
  %105 = insertelement <2 x i32> %104, i32 %85, i64 1, !dbg !48
  %106 = bitcast <2 x i32> %105 to <2 x float>, !dbg !48
  %107 = insertelement <2 x i32> poison, i32 %56, i64 0, !dbg !46
  %108 = insertelement <2 x i32> %107, i32 %92, i64 1, !dbg !46
  %109 = bitcast <2 x i32> %108 to <2 x float>, !dbg !46
  %110 = fsub <2 x float> %109, %106, !dbg !65
  %111 = insertelement <2 x float> poison, float %75, i64 0, !dbg !66
  %112 = shufflevector <2 x float> %111, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !66
  %113 = fmul <2 x float> %112, %110, !dbg !66
  %114 = fadd <2 x float> %113, %106, !dbg !67
  %115 = extractelement <2 x float> %103, i64 0, !dbg !68
  %116 = extractelement <2 x float> %103, i64 1, !dbg !69
  %117 = fsub float %115, %116, !dbg !68
  %118 = extractelement <2 x float> %114, i64 0, !dbg !68
  %119 = extractelement <2 x float> %114, i64 1, !dbg !69
  %120 = fsub float %118, %119, !dbg !68
  %121 = sitofp i32 %23 to float, !dbg !70
  %122 = fsub float %22, %121, !dbg !71
  %123 = fcmp ogt float %122, 0.000000e+00, !dbg !72
  %124 = select i1 %123, float %122, float 0.000000e+00, !dbg !74
  %125 = fcmp olt float %124, 1.000000e+00, !dbg !75
  %126 = select i1 %125, float %124, float 1.000000e+00, !dbg !77
  %127 = fmul float %126, %117, !dbg !78
  %128 = fmul float %120, %126, !dbg !78
  %129 = fadd float %116, %127, !dbg !69
  %130 = fadd float %119, %128, !dbg !69
  %131 = sext i32 %9 to i64, !dbg !79
  %132 = getelementptr float, ptr addrspace(1) %0, i64 %131, !dbg !79
  %133 = bitcast float %129 to i32, !dbg !80
  %134 = bitcast float %130 to i32, !dbg !80
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %133, i32 %134, ptr addrspace(1) %132, i1 %11) #2, !dbg !80
  ret void, !dbg !81
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.smin.i64(i64, i64) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.smin.i32(i32, i32) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "crov34jnt4pylsy3yz5zs2aagst56sinhhyn4u263xv6zbppo2hu.py", directory: "inductor_cache/ro")
!4 = !{ptr @triton_poi_fused__to_copy__unsafe_index_add_arange_clamp_mul_sub_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__to_copy__unsafe_index_add_arange_clamp_mul_sub_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__to_copy__unsafe_index_add_arange_clamp_mul_sub_0", linkageName: "triton_poi_fused__to_copy__unsafe_index_add_arange_clamp_mul_sub_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 26, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 29, column: 19, scope: !7)
!20 = !DILocation(line: 31, column: 18, scope: !7)
!21 = !DILocation(line: 32, column: 18, scope: !7)
!22 = !DILocation(line: 33, column: 18, scope: !7)
!23 = !DILocation(line: 118, column: 15, scope: !24, inlinedAt: !26)
!24 = distinct !DILexicalBlockFile(scope: !7, file: !25, discriminator: 0)
!25 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!26 = !DILocation(line: 35, column: 40, scope: !7)
!27 = !DILocation(line: 121, column: 29, scope: !24, inlinedAt: !26)
!28 = !DILocation(line: 36, column: 19, scope: !7)
!29 = !DILocation(line: 113, column: 29, scope: !24, inlinedAt: !30)
!30 = !DILocation(line: 40, column: 42, scope: !7)
!31 = !DILocation(line: 42, column: 21, scope: !7)
!32 = !DILocation(line: 43, column: 20, scope: !7)
!33 = !DILocation(line: 44, column: 20, scope: !7)
!34 = !DILocation(line: 45, column: 20, scope: !7)
!35 = !DILocation(line: 118, column: 15, scope: !24, inlinedAt: !36)
!36 = !DILocation(line: 46, column: 42, scope: !7)
!37 = !DILocation(line: 121, column: 29, scope: !24, inlinedAt: !36)
!38 = !DILocation(line: 47, column: 21, scope: !7)
!39 = !DILocation(line: 48, column: 20, scope: !7)
!40 = !DILocation(line: 113, column: 29, scope: !24, inlinedAt: !41)
!41 = !DILocation(line: 49, column: 42, scope: !7)
!42 = !DILocation(line: 50, column: 41, scope: !7)
!43 = !DILocation(line: 50, column: 52, scope: !7)
!44 = !DILocation(line: 50, column: 49, scope: !7)
!45 = !DILocation(line: 50, column: 31, scope: !7)
!46 = !DILocation(line: 50, column: 57, scope: !7)
!47 = !DILocation(line: 51, column: 31, scope: !7)
!48 = !DILocation(line: 51, column: 57, scope: !7)
!49 = !DILocation(line: 53, column: 21, scope: !7)
!50 = !DILocation(line: 54, column: 20, scope: !7)
!51 = !DILocation(line: 118, column: 15, scope: !24, inlinedAt: !52)
!52 = !DILocation(line: 55, column: 42, scope: !7)
!53 = !DILocation(line: 121, column: 29, scope: !24, inlinedAt: !52)
!54 = !DILocation(line: 110, column: 15, scope: !24, inlinedAt: !55)
!55 = !DILocation(line: 57, column: 42, scope: !7)
!56 = !DILocation(line: 113, column: 29, scope: !24, inlinedAt: !55)
!57 = !DILocation(line: 60, column: 41, scope: !7)
!58 = !DILocation(line: 60, column: 39, scope: !7)
!59 = !DILocation(line: 60, column: 48, scope: !7)
!60 = !DILocation(line: 60, column: 31, scope: !7)
!61 = !DILocation(line: 60, column: 56, scope: !7)
!62 = !DILocation(line: 61, column: 39, scope: !7)
!63 = !DILocation(line: 61, column: 31, scope: !7)
!64 = !DILocation(line: 61, column: 56, scope: !7)
!65 = !DILocation(line: 52, column: 20, scope: !7)
!66 = !DILocation(line: 58, column: 20, scope: !7)
!67 = !DILocation(line: 59, column: 20, scope: !7)
!68 = !DILocation(line: 65, column: 20, scope: !7)
!69 = !DILocation(line: 71, column: 20, scope: !7)
!70 = !DILocation(line: 66, column: 20, scope: !7)
!71 = !DILocation(line: 67, column: 19, scope: !7)
!72 = !DILocation(line: 118, column: 15, scope: !24, inlinedAt: !73)
!73 = !DILocation(line: 68, column: 42, scope: !7)
!74 = !DILocation(line: 121, column: 29, scope: !24, inlinedAt: !73)
!75 = !DILocation(line: 110, column: 15, scope: !24, inlinedAt: !76)
!76 = !DILocation(line: 69, column: 42, scope: !7)
!77 = !DILocation(line: 113, column: 29, scope: !24, inlinedAt: !76)
!78 = !DILocation(line: 70, column: 20, scope: !7)
!79 = !DILocation(line: 72, column: 28, scope: !7)
!80 = !DILocation(line: 72, column: 40, scope: !7)
!81 = !DILocation(line: 72, column: 4, scope: !7)
