
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)


-- Parsing `/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v
Parsing Verilog input from `/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v' to AST representation.
Generating RTLIL representation for module `\seq'.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:56.4-56.10.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:62.4-62.10.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:72.4-72.11.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:78.4-78.10.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:87.4-87.11.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:93.4-93.10.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:101.2-101.8.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:107.2-107.8.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:115.4-115.10.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:121.3-121.9.
Warning: wire '\d' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:129.3-129.10.
Warning: wire '\out' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:140.8-140.15.
Warning: wire '\out' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:141.8-141.15.
Warning: wire '\out' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:142.7-142.14.
Warning: wire '\out' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:143.7-143.14.
Warning: wire '\out' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:144.7-144.14.
Warning: wire '\out' is assigned in a block at /home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:145.12-145.19.
/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/seq/seq.v:2: ERROR: Incompatible re-declaration of wire \d.
