// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_HH_
#define _max_pool_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "max_pool_fcmp_32nbkb.h"

namespace ap_rtl {

struct max_pool : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_in< sc_lv<32> > conv_out_q0;
    sc_out< sc_lv<12> > conv_out_address1;
    sc_out< sc_logic > conv_out_ce1;
    sc_in< sc_lv<32> > conv_out_q1;
    sc_out< sc_lv<10> > max_pool_out_address0;
    sc_out< sc_logic > max_pool_out_ce0;
    sc_out< sc_logic > max_pool_out_we0;
    sc_out< sc_lv<32> > max_pool_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    max_pool(sc_module_name name);
    SC_HAS_PROCESS(max_pool);

    ~max_pool();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    max_pool_fcmp_32nbkb<1,2,32,32,1>* max_pool_fcmp_32nbkb_U1;
    max_pool_fcmp_32nbkb<1,2,32,32,1>* max_pool_fcmp_32nbkb_U2;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > c_0_reg_172;
    sc_signal< sc_lv<32> > reg_194;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln16_reg_878;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln16_reg_878_pp0_iter1_reg;
    sc_signal< sc_lv<3> > f_fu_207_p2;
    sc_signal< sc_lv<3> > f_reg_834;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > zext_ln13_fu_213_p1;
    sc_signal< sc_lv<11> > zext_ln13_reg_839;
    sc_signal< sc_lv<1> > icmp_ln10_fu_201_p2;
    sc_signal< sc_lv<13> > zext_ln13_1_fu_217_p1;
    sc_signal< sc_lv<13> > zext_ln13_1_reg_844;
    sc_signal< sc_lv<8> > add_ln13_fu_221_p2;
    sc_signal< sc_lv<8> > add_ln13_reg_852;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln13_fu_227_p2;
    sc_signal< sc_lv<4> > r_fu_233_p2;
    sc_signal< sc_lv<4> > r_reg_861;
    sc_signal< sc_lv<10> > mul_ln29_fu_251_p2;
    sc_signal< sc_lv<10> > mul_ln29_reg_866;
    sc_signal< sc_lv<10> > mul_ln29_1_fu_267_p2;
    sc_signal< sc_lv<10> > mul_ln29_1_reg_872;
    sc_signal< sc_lv<1> > icmp_ln16_fu_273_p2;
    sc_signal< sc_lv<1> > icmp_ln16_reg_878_pp0_iter2_reg;
    sc_signal< sc_lv<4> > c_fu_279_p2;
    sc_signal< sc_lv<4> > c_reg_882;
    sc_signal< sc_lv<10> > add_ln29_2_fu_338_p2;
    sc_signal< sc_lv<10> > add_ln29_2_reg_892;
    sc_signal< sc_lv<10> > add_ln29_6_fu_394_p2;
    sc_signal< sc_lv<10> > add_ln29_6_reg_903;
    sc_signal< sc_lv<10> > add_ln29_6_reg_903_pp0_iter1_reg;
    sc_signal< sc_lv<8> > add_ln36_fu_403_p2;
    sc_signal< sc_lv<8> > add_ln36_reg_909;
    sc_signal< sc_lv<8> > add_ln36_reg_909_pp0_iter1_reg;
    sc_signal< sc_lv<8> > add_ln36_reg_909_pp0_iter2_reg;
    sc_signal< sc_lv<32> > conv_out_load_1_reg_920;
    sc_signal< sc_lv<32> > select_ln29_fu_485_p3;
    sc_signal< sc_lv<32> > select_ln29_reg_927;
    sc_signal< sc_lv<32> > conv_out_load_2_reg_934;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > select_ln29_1_fu_610_p3;
    sc_signal< sc_lv<32> > select_ln29_1_reg_946;
    sc_signal< sc_lv<32> > select_ln29_2_fu_699_p3;
    sc_signal< sc_lv<32> > select_ln29_2_reg_953;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<3> > f_0_reg_138;
    sc_signal< sc_lv<4> > r_0_reg_149;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<8> > phi_mul_reg_160;
    sc_signal< sc_lv<4> > ap_phi_mux_c_0_phi_fu_176_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln29_4_fu_333_p1;
    sc_signal< sc_lv<64> > zext_ln29_9_fu_389_p1;
    sc_signal< sc_lv<64> > zext_ln29_6_fu_438_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln29_11_fu_523_p1;
    sc_signal< sc_lv<64> > zext_ln36_2_fu_826_p1;
    sc_signal< sc_lv<32> > grp_fu_183_p0;
    sc_signal< sc_lv<32> > grp_fu_183_p1;
    sc_signal< sc_lv<32> > grp_fu_189_p0;
    sc_signal< sc_lv<32> > grp_fu_189_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_239_p3;
    sc_signal< sc_lv<5> > mul_ln29_fu_251_p0;
    sc_signal< sc_lv<5> > or_ln26_fu_257_p2;
    sc_signal< sc_lv<5> > mul_ln29_1_fu_267_p0;
    sc_signal< sc_lv<5> > shl_ln1_fu_285_p3;
    sc_signal< sc_lv<10> > zext_ln29_2_fu_293_p1;
    sc_signal< sc_lv<10> > add_ln29_fu_297_p2;
    sc_signal< sc_lv<11> > tmp_13_fu_310_p3;
    sc_signal< sc_lv<13> > p_shl8_cast_fu_302_p3;
    sc_signal< sc_lv<13> > zext_ln29_3_fu_318_p1;
    sc_signal< sc_lv<13> > sub_ln29_fu_322_p2;
    sc_signal< sc_lv<13> > add_ln29_1_fu_328_p2;
    sc_signal< sc_lv<5> > or_ln27_fu_343_p2;
    sc_signal< sc_lv<10> > zext_ln29_7_fu_349_p1;
    sc_signal< sc_lv<10> > add_ln29_4_fu_353_p2;
    sc_signal< sc_lv<11> > tmp_15_fu_366_p3;
    sc_signal< sc_lv<13> > p_shl4_cast_fu_358_p3;
    sc_signal< sc_lv<13> > zext_ln29_8_fu_374_p1;
    sc_signal< sc_lv<13> > sub_ln29_2_fu_378_p2;
    sc_signal< sc_lv<13> > add_ln29_5_fu_384_p2;
    sc_signal< sc_lv<8> > zext_ln36_fu_399_p1;
    sc_signal< sc_lv<11> > tmp_14_fu_416_p3;
    sc_signal< sc_lv<13> > p_shl6_cast_fu_409_p3;
    sc_signal< sc_lv<13> > zext_ln29_5_fu_423_p1;
    sc_signal< sc_lv<13> > sub_ln29_1_fu_427_p2;
    sc_signal< sc_lv<13> > add_ln29_3_fu_433_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_443_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_447_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_457_p1;
    sc_signal< sc_lv<1> > icmp_ln29_1_fu_467_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_461_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_473_p2;
    sc_signal< sc_lv<1> > grp_fu_183_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_479_p2;
    sc_signal< sc_lv<11> > tmp_16_fu_501_p3;
    sc_signal< sc_lv<13> > p_shl2_cast_fu_494_p3;
    sc_signal< sc_lv<13> > zext_ln29_10_fu_508_p1;
    sc_signal< sc_lv<13> > sub_ln29_3_fu_512_p2;
    sc_signal< sc_lv<13> > add_ln29_7_fu_518_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_1_fu_528_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_2_fu_545_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_531_p4;
    sc_signal< sc_lv<23> > trunc_ln29_1_fu_541_p1;
    sc_signal< sc_lv<1> > icmp_ln29_3_fu_568_p2;
    sc_signal< sc_lv<1> > icmp_ln29_2_fu_562_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_548_p4;
    sc_signal< sc_lv<23> > trunc_ln29_2_fu_558_p1;
    sc_signal< sc_lv<1> > icmp_ln29_5_fu_586_p2;
    sc_signal< sc_lv<1> > icmp_ln29_4_fu_580_p2;
    sc_signal< sc_lv<1> > or_ln29_1_fu_574_p2;
    sc_signal< sc_lv<1> > or_ln29_2_fu_592_p2;
    sc_signal< sc_lv<1> > and_ln29_1_fu_598_p2;
    sc_signal< sc_lv<1> > and_ln29_2_fu_604_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_3_fu_617_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_4_fu_634_p1;
    sc_signal< sc_lv<8> > tmp_8_fu_620_p4;
    sc_signal< sc_lv<23> > trunc_ln29_3_fu_630_p1;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_657_p2;
    sc_signal< sc_lv<1> > icmp_ln29_6_fu_651_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_637_p4;
    sc_signal< sc_lv<23> > trunc_ln29_4_fu_647_p1;
    sc_signal< sc_lv<1> > icmp_ln29_9_fu_675_p2;
    sc_signal< sc_lv<1> > icmp_ln29_8_fu_669_p2;
    sc_signal< sc_lv<1> > or_ln29_3_fu_663_p2;
    sc_signal< sc_lv<1> > or_ln29_4_fu_681_p2;
    sc_signal< sc_lv<1> > and_ln29_3_fu_687_p2;
    sc_signal< sc_lv<1> > grp_fu_189_p2;
    sc_signal< sc_lv<1> > and_ln29_4_fu_693_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_5_fu_706_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_6_fu_724_p1;
    sc_signal< sc_lv<8> > tmp_10_fu_710_p4;
    sc_signal< sc_lv<23> > trunc_ln29_5_fu_720_p1;
    sc_signal< sc_lv<1> > icmp_ln29_11_fu_747_p2;
    sc_signal< sc_lv<1> > icmp_ln29_10_fu_741_p2;
    sc_signal< sc_lv<8> > tmp_11_fu_727_p4;
    sc_signal< sc_lv<23> > trunc_ln29_6_fu_737_p1;
    sc_signal< sc_lv<1> > icmp_ln29_13_fu_765_p2;
    sc_signal< sc_lv<1> > icmp_ln29_12_fu_759_p2;
    sc_signal< sc_lv<1> > or_ln29_5_fu_753_p2;
    sc_signal< sc_lv<1> > or_ln29_6_fu_771_p2;
    sc_signal< sc_lv<1> > and_ln29_5_fu_777_p2;
    sc_signal< sc_lv<1> > and_ln29_6_fu_783_p2;
    sc_signal< sc_lv<9> > tmp_17_fu_804_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_797_p3;
    sc_signal< sc_lv<11> > zext_ln36_1_fu_811_p1;
    sc_signal< sc_lv<11> > sub_ln36_fu_815_p2;
    sc_signal< sc_lv<11> > add_ln36_1_fu_821_p2;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > mul_ln29_1_fu_267_p00;
    sc_signal< sc_lv<10> > mul_ln29_fu_251_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_800000;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln13_fu_221_p2();
    void thread_add_ln29_1_fu_328_p2();
    void thread_add_ln29_2_fu_338_p2();
    void thread_add_ln29_3_fu_433_p2();
    void thread_add_ln29_4_fu_353_p2();
    void thread_add_ln29_5_fu_384_p2();
    void thread_add_ln29_6_fu_394_p2();
    void thread_add_ln29_7_fu_518_p2();
    void thread_add_ln29_fu_297_p2();
    void thread_add_ln36_1_fu_821_p2();
    void thread_add_ln36_fu_403_p2();
    void thread_and_ln29_1_fu_598_p2();
    void thread_and_ln29_2_fu_604_p2();
    void thread_and_ln29_3_fu_687_p2();
    void thread_and_ln29_4_fu_693_p2();
    void thread_and_ln29_5_fu_777_p2();
    void thread_and_ln29_6_fu_783_p2();
    void thread_and_ln29_fu_479_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage1_iter2();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_176_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_1_fu_528_p1();
    void thread_bitcast_ln29_2_fu_545_p1();
    void thread_bitcast_ln29_3_fu_617_p1();
    void thread_bitcast_ln29_4_fu_634_p1();
    void thread_bitcast_ln29_5_fu_706_p1();
    void thread_bitcast_ln29_6_fu_724_p1();
    void thread_bitcast_ln29_fu_443_p1();
    void thread_c_fu_279_p2();
    void thread_conv_out_address0();
    void thread_conv_out_address1();
    void thread_conv_out_ce0();
    void thread_conv_out_ce1();
    void thread_f_fu_207_p2();
    void thread_grp_fu_183_p0();
    void thread_grp_fu_183_p1();
    void thread_grp_fu_189_p0();
    void thread_grp_fu_189_p1();
    void thread_icmp_ln10_fu_201_p2();
    void thread_icmp_ln13_fu_227_p2();
    void thread_icmp_ln16_fu_273_p2();
    void thread_icmp_ln29_10_fu_741_p2();
    void thread_icmp_ln29_11_fu_747_p2();
    void thread_icmp_ln29_12_fu_759_p2();
    void thread_icmp_ln29_13_fu_765_p2();
    void thread_icmp_ln29_1_fu_467_p2();
    void thread_icmp_ln29_2_fu_562_p2();
    void thread_icmp_ln29_3_fu_568_p2();
    void thread_icmp_ln29_4_fu_580_p2();
    void thread_icmp_ln29_5_fu_586_p2();
    void thread_icmp_ln29_6_fu_651_p2();
    void thread_icmp_ln29_7_fu_657_p2();
    void thread_icmp_ln29_8_fu_669_p2();
    void thread_icmp_ln29_9_fu_675_p2();
    void thread_icmp_ln29_fu_461_p2();
    void thread_max_pool_out_address0();
    void thread_max_pool_out_ce0();
    void thread_max_pool_out_d0();
    void thread_max_pool_out_we0();
    void thread_mul_ln29_1_fu_267_p0();
    void thread_mul_ln29_1_fu_267_p00();
    void thread_mul_ln29_1_fu_267_p2();
    void thread_mul_ln29_fu_251_p0();
    void thread_mul_ln29_fu_251_p00();
    void thread_mul_ln29_fu_251_p2();
    void thread_or_ln26_fu_257_p2();
    void thread_or_ln27_fu_343_p2();
    void thread_or_ln29_1_fu_574_p2();
    void thread_or_ln29_2_fu_592_p2();
    void thread_or_ln29_3_fu_663_p2();
    void thread_or_ln29_4_fu_681_p2();
    void thread_or_ln29_5_fu_753_p2();
    void thread_or_ln29_6_fu_771_p2();
    void thread_or_ln29_fu_473_p2();
    void thread_p_shl2_cast_fu_494_p3();
    void thread_p_shl4_cast_fu_358_p3();
    void thread_p_shl6_cast_fu_409_p3();
    void thread_p_shl8_cast_fu_302_p3();
    void thread_p_shl_cast_fu_797_p3();
    void thread_r_fu_233_p2();
    void thread_select_ln29_1_fu_610_p3();
    void thread_select_ln29_2_fu_699_p3();
    void thread_select_ln29_fu_485_p3();
    void thread_shl_ln1_fu_285_p3();
    void thread_shl_ln_fu_239_p3();
    void thread_sub_ln29_1_fu_427_p2();
    void thread_sub_ln29_2_fu_378_p2();
    void thread_sub_ln29_3_fu_512_p2();
    void thread_sub_ln29_fu_322_p2();
    void thread_sub_ln36_fu_815_p2();
    void thread_tmp_10_fu_710_p4();
    void thread_tmp_11_fu_727_p4();
    void thread_tmp_13_fu_310_p3();
    void thread_tmp_14_fu_416_p3();
    void thread_tmp_15_fu_366_p3();
    void thread_tmp_16_fu_501_p3();
    void thread_tmp_17_fu_804_p3();
    void thread_tmp_3_fu_447_p4();
    void thread_tmp_5_fu_531_p4();
    void thread_tmp_6_fu_548_p4();
    void thread_tmp_8_fu_620_p4();
    void thread_tmp_9_fu_637_p4();
    void thread_trunc_ln29_1_fu_541_p1();
    void thread_trunc_ln29_2_fu_558_p1();
    void thread_trunc_ln29_3_fu_630_p1();
    void thread_trunc_ln29_4_fu_647_p1();
    void thread_trunc_ln29_5_fu_720_p1();
    void thread_trunc_ln29_6_fu_737_p1();
    void thread_trunc_ln29_fu_457_p1();
    void thread_zext_ln13_1_fu_217_p1();
    void thread_zext_ln13_fu_213_p1();
    void thread_zext_ln29_10_fu_508_p1();
    void thread_zext_ln29_11_fu_523_p1();
    void thread_zext_ln29_2_fu_293_p1();
    void thread_zext_ln29_3_fu_318_p1();
    void thread_zext_ln29_4_fu_333_p1();
    void thread_zext_ln29_5_fu_423_p1();
    void thread_zext_ln29_6_fu_438_p1();
    void thread_zext_ln29_7_fu_349_p1();
    void thread_zext_ln29_8_fu_374_p1();
    void thread_zext_ln29_9_fu_389_p1();
    void thread_zext_ln36_1_fu_811_p1();
    void thread_zext_ln36_2_fu_826_p1();
    void thread_zext_ln36_fu_399_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
