#ifndef _ALTERA_FPGA_SLAVE_MM_BRIDGE_H_
#define _ALTERA_FPGA_SLAVE_MM_BRIDGE_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file '../../soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'FPGA_Slave_mm_bridge' and devices
 * connected to the following master:
 *   m0
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'KBandIPsubAffine_0_onchip_mem_FPGA_Slave', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_'.
 * The prefix is the slave descriptor.
 */
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_COMPONENT_TYPE altera_avalon_onchip_memory2
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_COMPONENT_NAME KBandIPsubAffine_0_onchip_mem_FPGA_Slave
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_BASE 0x0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_SPAN 262144
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_END 0x3ffff
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_CONTENTS_INFO ""
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_DUAL_PORT 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_GUI_RAM_BLOCK_TYPE AUTO
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_INIT_CONTENTS_FILE soc_system_KBandIPsubAffine_0_onchip_mem_FPGA_Slave
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_INIT_MEM_CONTENT 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_INSTANCE_ID NONE
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_NON_DEFAULT_INIT_FILE_ENABLED 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_RAM_BLOCK_TYPE AUTO
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_READ_DURING_WRITE_MODE DONT_CARE
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_SINGLE_CLOCK_OP 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_SIZE_MULTIPLE 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_SIZE_VALUE 262144
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_WRITABLE 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_MEMORY_INFO_GENERATE_DAT_SYM 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_MEMORY_INFO_GENERATE_HEX 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_MEMORY_INFO_HAS_BYTE_LANE 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_MEMORY_INFO_MEM_INIT_DATA_WIDTH 128
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_FPGA_SLAVE_MEMORY_INFO_MEM_INIT_FILENAME soc_system_KBandIPsubAffine_0_onchip_mem_FPGA_Slave


#endif /* _ALTERA_FPGA_SLAVE_MM_BRIDGE_H_ */
