
####################################################################################
# Generated by Vivado 2016.1 built on 'Fri Apr  8 15:45:23 MDT 2016' by 'xbuild'
# Command Used: write_xdc -force -cell PR_modules_A ../../xdc/PR_modules_A_phys.xdc
####################################################################################


####################################################################################
# Constraints from file : 'axi_ddr_kcu105_ddr4_0_0.xdc'
####################################################################################

set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[41]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_cs_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[34]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[36]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_ck_t]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[32]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_ck_c]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_ba[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_bg]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[33]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_ba[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[30]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_cke]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_odt]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_act_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[0]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[5]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[42]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[43]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[2]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[8]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_cs_n]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[34]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[36]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[3]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports ddr4_sdram_ck_t]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[14]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[32]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[37]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports ddr4_sdram_ck_c]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_ba[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_bg]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[53]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[4]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[33]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[28]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[0]}]
set_property IOSTANDARD DIFF_SSTL12 [get_ports default_sysclk_300_clk_p]
set_property IOSTANDARD DIFF_SSTL12 [get_ports default_sysclk_300_clk_n]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_ba[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[31]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[30]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[29]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_cke]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_odt]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[27]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[3]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[24]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[7]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[6]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[21]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[20]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[18]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[25]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[10]}]
set_property IOSTANDARD LVCMOS12 [get_ports ddr4_sdram_reset_n]
set_property DRIVE 8 [get_ports ddr4_sdram_reset_n]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[19]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[16]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_act_n]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[59]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[23]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[22]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[17]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[1]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[13]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[57]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[7]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[16]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[15]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[14]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[13]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[12]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[11]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[10]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[9]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[8]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[7]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[6]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[5]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[4]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[3]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[2]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[1]}]
set_property SLEW FAST [get_ports {ddr4_sdram_adr[0]}]
set_property SLEW FAST [get_ports ddr4_sdram_act_n]
set_property SLEW FAST [get_ports {ddr4_sdram_ba[1]}]
set_property SLEW FAST [get_ports {ddr4_sdram_ba[0]}]
set_property SLEW FAST [get_ports ddr4_sdram_bg]
set_property SLEW FAST [get_ports ddr4_sdram_cke]
set_property SLEW FAST [get_ports ddr4_sdram_ck_t]
set_property SLEW FAST [get_ports ddr4_sdram_ck_c]
set_property SLEW FAST [get_ports ddr4_sdram_odt]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[63]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[62]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[61]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[60]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[59]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[58]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[57]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[56]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[55]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[54]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[53]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[52]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[51]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[50]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[49]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[48]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[47]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[46]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[45]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[44]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[43]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[42]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[41]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[40]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[39]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[38]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[37]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[36]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[35]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[34]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[33]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[32]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[31]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[30]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[29]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[28]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[27]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[26]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[25]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[24]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[23]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[22]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[21]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[20]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[19]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[18]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[17]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[16]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[15]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[14]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[13]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[12]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[11]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[10]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[9]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[8]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[7]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[6]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[5]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[4]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[3]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[2]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[1]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dq[0]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_t[7]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_t[6]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_t[5]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_t[4]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_t[3]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_t[2]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_t[1]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_t[0]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_c[7]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_c[6]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_c[5]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_c[4]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_c[3]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_c[2]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_c[1]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dqs_c[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[63]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[62]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[61]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[60]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[59]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[58]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[57]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[56]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[55]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[54]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[53]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[52]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[51]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[50]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[49]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[48]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[47]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[46]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[45]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[44]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[43]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[42]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[41]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[40]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[39]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[38]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[37]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[36]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[35]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[34]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[33]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[32]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[31]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[30]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[29]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[28]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[27]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[26]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[25]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[24]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[23]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[22]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[21]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[20]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[19]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[18]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[17]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[16]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[15]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[14]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[13]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[12]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[11]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[10]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[8]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[0]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[63]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[62]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[61]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[60]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[59]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[58]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[57]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[56]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[55]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[54]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[53]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[52]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[51]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[50]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[49]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[48]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[47]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[46]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[45]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[44]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[43]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[42]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[41]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[40]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[39]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[38]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[37]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[36]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[35]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[34]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[33]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[32]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[31]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[30]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[29]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[28]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[27]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[26]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[25]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[24]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[23]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[22]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[21]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[20]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[19]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[18]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[17]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[16]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[15]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[14]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[13]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[12]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[11]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[10]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[9]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[8]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[7]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[6]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[5]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[4]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[3]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[2]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[1]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dq[0]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_c[7]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_c[6]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_c[5]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_c[4]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_c[3]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_c[2]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_c[1]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dqs_c[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[63]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[62]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[61]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[60]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[59]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[58]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[57]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[56]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[55]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[54]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[53]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[52]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[51]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[50]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[49]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[48]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[47]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[46]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[45]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[44]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[43]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[42]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[41]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[40]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[39]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[38]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[37]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[36]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[35]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[34]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[33]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[32]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[31]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[30]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[29]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[28]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[27]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[26]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[25]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[24]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[23]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[22]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[21]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[20]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[19]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[18]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[17]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[16]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[15]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[14]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[13]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[12]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[11]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[10]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[9]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[8]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dq[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_c[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_c[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_c[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_c[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_c[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_c[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_c[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dqs_c[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[63]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[62]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[61]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[60]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[59]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[58]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[57]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[56]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[55]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[54]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[53]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[52]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[51]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[50]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[49]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[48]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[47]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[46]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[45]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[44]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[43]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[42]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[41]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[40]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[39]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[38]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[37]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[36]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[35]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[34]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[33]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[32]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[31]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[30]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[29]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[28]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[27]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[26]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[25]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[24]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[23]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[22]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[21]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[20]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[19]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[18]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[17]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[16]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[15]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[14]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[13]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[12]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[11]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[10]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[9]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[8]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[0]}]
set_property SLEW FAST [get_ports ddr4_sdram_cs_n]
set_property DATA_RATE SDR [get_ports ddr4_sdram_cs_n]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[7]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[6]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[5]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[4]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[3]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[2]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[1]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[0]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dm_n[7]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dm_n[6]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dm_n[5]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dm_n[4]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dm_n[3]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dm_n[2]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dm_n[1]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_dm_n[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dm_n[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dm_n[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dm_n[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dm_n[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dm_n[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dm_n[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dm_n[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_dm_n[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[0]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[0]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[16]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[15]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[14]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[13]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[12]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[11]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[10]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[9]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[8]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[7]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[6]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[5]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[4]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[3]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[2]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[1]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[0]}]
set_property DATA_RATE SDR [get_ports ddr4_sdram_act_n]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_ba[1]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_ba[0]}]
set_property DATA_RATE SDR [get_ports ddr4_sdram_bg]
set_property DATA_RATE SDR [get_ports ddr4_sdram_cke]
set_property DATA_RATE SDR [get_ports ddr4_sdram_odt]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[63]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[62]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[61]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[60]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[59]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[58]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[57]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[56]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[55]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[54]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[53]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[52]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[51]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[50]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[49]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[48]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[47]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[46]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[45]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[44]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[43]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[42]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[41]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[40]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[39]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[38]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[37]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[36]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[35]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[34]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[33]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[32]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[31]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[30]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[29]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[28]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[27]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[26]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[25]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[24]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[23]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[22]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[21]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[20]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[19]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[18]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[17]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[16]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[15]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[14]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[13]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[12]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[11]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[10]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[9]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[8]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[0]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[0]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[0]}]
set_property DATA_RATE DDR [get_ports ddr4_sdram_ck_t]
set_property DATA_RATE DDR [get_ports ddr4_sdram_ck_c]

####################################################################################
# Constraints from file : 'xilinx_axi_pcie3_x0y0.xdc'
####################################################################################

set_property IO_BUFFER_TYPE NONE [get_ports ddr4_sdram_act_n]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[0]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[1]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[2]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[3]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[4]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[5]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[6]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[7]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[8]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[9]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[10]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[11]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[12]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[13]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[14]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[15]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_adr[16]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_ba[0]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_ba[1]}]
set_property IO_BUFFER_TYPE NONE [get_ports ddr4_sdram_bg]
set_property IO_BUFFER_TYPE NONE [get_ports ddr4_sdram_ck_c]
set_property IO_BUFFER_TYPE NONE [get_ports ddr4_sdram_ck_t]
set_property IO_BUFFER_TYPE NONE [get_ports ddr4_sdram_cke]
set_property IO_BUFFER_TYPE NONE [get_ports ddr4_sdram_cs_n]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dm_n[0]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dm_n[1]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dm_n[2]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dm_n[3]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dm_n[4]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dm_n[5]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dm_n[6]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dm_n[7]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[0]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[1]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[2]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[3]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[4]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[5]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[6]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[7]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[8]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[9]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[10]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[11]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[12]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[13]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[14]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[15]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[16]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[17]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[18]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[19]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[20]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[21]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[22]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[23]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[24]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[25]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[26]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[27]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[28]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[29]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[30]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[31]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[32]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[33]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[34]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[35]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[36]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[37]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[38]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[39]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[40]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[41]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[42]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[43]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[44]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[45]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[46]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[47]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[48]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[49]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[50]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[51]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[52]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[53]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[54]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[55]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[56]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[57]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[58]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[59]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[60]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[61]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[62]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dq[63]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_c[0]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_t[0]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_c[1]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_t[1]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_t[2]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_c[2]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_c[3]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_t[3]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_t[4]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_c[4]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_c[5]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_t[5]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_c[6]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_t[6]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_c[7]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_sdram_dqs_t[7]}]
set_property IO_BUFFER_TYPE NONE [get_ports ddr4_sdram_odt]
set_property IO_BUFFER_TYPE NONE [get_ports ddr4_sdram_reset_n]
set_property IO_BUFFER_TYPE NONE [get_ports default_sysclk_300_clk_n]
set_property IO_BUFFER_TYPE NONE [get_ports default_sysclk_300_clk_p]
set_property IO_BUFFER_TYPE NONE [get_ports reset]
set_property PACKAGE_PIN AH14 [get_ports ddr4_sdram_act_n]
set_property PACKAGE_PIN AE17 [get_ports {ddr4_sdram_adr[0]}]
set_property PACKAGE_PIN AH17 [get_ports {ddr4_sdram_adr[1]}]
set_property PACKAGE_PIN AE18 [get_ports {ddr4_sdram_adr[2]}]
set_property PACKAGE_PIN AJ15 [get_ports {ddr4_sdram_adr[3]}]
set_property PACKAGE_PIN AG16 [get_ports {ddr4_sdram_adr[4]}]
set_property PACKAGE_PIN AL17 [get_ports {ddr4_sdram_adr[5]}]
set_property PACKAGE_PIN AK18 [get_ports {ddr4_sdram_adr[6]}]
set_property PACKAGE_PIN AG17 [get_ports {ddr4_sdram_adr[7]}]
set_property PACKAGE_PIN AF18 [get_ports {ddr4_sdram_adr[8]}]
set_property PACKAGE_PIN AH19 [get_ports {ddr4_sdram_adr[9]}]
set_property PACKAGE_PIN AF15 [get_ports {ddr4_sdram_adr[10]}]
set_property PACKAGE_PIN AD19 [get_ports {ddr4_sdram_adr[11]}]
set_property PACKAGE_PIN AJ14 [get_ports {ddr4_sdram_adr[12]}]
set_property PACKAGE_PIN AG19 [get_ports {ddr4_sdram_adr[13]}]
set_property PACKAGE_PIN AD16 [get_ports {ddr4_sdram_adr[14]}]
set_property PACKAGE_PIN AG14 [get_ports {ddr4_sdram_adr[15]}]
set_property PACKAGE_PIN AF14 [get_ports {ddr4_sdram_adr[16]}]
set_property PACKAGE_PIN AF17 [get_ports {ddr4_sdram_ba[0]}]
set_property PACKAGE_PIN AL15 [get_ports {ddr4_sdram_ba[1]}]
set_property PACKAGE_PIN AG15 [get_ports ddr4_sdram_bg]
set_property PACKAGE_PIN AE15 [get_ports ddr4_sdram_ck_c]
set_property PACKAGE_PIN AE16 [get_ports ddr4_sdram_ck_t]
set_property PACKAGE_PIN AD15 [get_ports ddr4_sdram_cke]
set_property PACKAGE_PIN AL19 [get_ports ddr4_sdram_cs_n]
set_property PACKAGE_PIN AD21 [get_ports {ddr4_sdram_dm_n[0]}]
set_property PACKAGE_PIN AE25 [get_ports {ddr4_sdram_dm_n[1]}]
set_property PACKAGE_PIN AJ21 [get_ports {ddr4_sdram_dm_n[2]}]
set_property PACKAGE_PIN AM21 [get_ports {ddr4_sdram_dm_n[3]}]
set_property PACKAGE_PIN AH26 [get_ports {ddr4_sdram_dm_n[4]}]
set_property PACKAGE_PIN AN26 [get_ports {ddr4_sdram_dm_n[5]}]
set_property PACKAGE_PIN AJ29 [get_ports {ddr4_sdram_dm_n[6]}]
set_property PACKAGE_PIN AL32 [get_ports {ddr4_sdram_dm_n[7]}]
set_property PACKAGE_PIN AE23 [get_ports {ddr4_sdram_dq[0]}]
set_property PACKAGE_PIN AG20 [get_ports {ddr4_sdram_dq[1]}]
set_property PACKAGE_PIN AF22 [get_ports {ddr4_sdram_dq[2]}]
set_property PACKAGE_PIN AF20 [get_ports {ddr4_sdram_dq[3]}]
set_property PACKAGE_PIN AE22 [get_ports {ddr4_sdram_dq[4]}]
set_property PACKAGE_PIN AD20 [get_ports {ddr4_sdram_dq[5]}]
set_property PACKAGE_PIN AG22 [get_ports {ddr4_sdram_dq[6]}]
set_property PACKAGE_PIN AE20 [get_ports {ddr4_sdram_dq[7]}]
set_property PACKAGE_PIN AJ24 [get_ports {ddr4_sdram_dq[8]}]
set_property PACKAGE_PIN AG24 [get_ports {ddr4_sdram_dq[9]}]
set_property PACKAGE_PIN AJ23 [get_ports {ddr4_sdram_dq[10]}]
set_property PACKAGE_PIN AF23 [get_ports {ddr4_sdram_dq[11]}]
set_property PACKAGE_PIN AH23 [get_ports {ddr4_sdram_dq[12]}]
set_property PACKAGE_PIN AF24 [get_ports {ddr4_sdram_dq[13]}]
set_property PACKAGE_PIN AH22 [get_ports {ddr4_sdram_dq[14]}]
set_property PACKAGE_PIN AG25 [get_ports {ddr4_sdram_dq[15]}]
set_property PACKAGE_PIN AL22 [get_ports {ddr4_sdram_dq[16]}]
set_property PACKAGE_PIN AL25 [get_ports {ddr4_sdram_dq[17]}]
set_property PACKAGE_PIN AM20 [get_ports {ddr4_sdram_dq[18]}]
set_property PACKAGE_PIN AK23 [get_ports {ddr4_sdram_dq[19]}]
set_property PACKAGE_PIN AK22 [get_ports {ddr4_sdram_dq[20]}]
set_property PACKAGE_PIN AL24 [get_ports {ddr4_sdram_dq[21]}]
set_property PACKAGE_PIN AL20 [get_ports {ddr4_sdram_dq[22]}]
set_property PACKAGE_PIN AL23 [get_ports {ddr4_sdram_dq[23]}]
set_property PACKAGE_PIN AM24 [get_ports {ddr4_sdram_dq[24]}]
set_property PACKAGE_PIN AN23 [get_ports {ddr4_sdram_dq[25]}]
set_property PACKAGE_PIN AN24 [get_ports {ddr4_sdram_dq[26]}]
set_property PACKAGE_PIN AP23 [get_ports {ddr4_sdram_dq[27]}]
set_property PACKAGE_PIN AP25 [get_ports {ddr4_sdram_dq[28]}]
set_property PACKAGE_PIN AN22 [get_ports {ddr4_sdram_dq[29]}]
set_property PACKAGE_PIN AP24 [get_ports {ddr4_sdram_dq[30]}]
set_property PACKAGE_PIN AM22 [get_ports {ddr4_sdram_dq[31]}]
set_property PACKAGE_PIN AH28 [get_ports {ddr4_sdram_dq[32]}]
set_property PACKAGE_PIN AK26 [get_ports {ddr4_sdram_dq[33]}]
set_property PACKAGE_PIN AK28 [get_ports {ddr4_sdram_dq[34]}]
set_property PACKAGE_PIN AM27 [get_ports {ddr4_sdram_dq[35]}]
set_property PACKAGE_PIN AJ28 [get_ports {ddr4_sdram_dq[36]}]
set_property PACKAGE_PIN AH27 [get_ports {ddr4_sdram_dq[37]}]
set_property PACKAGE_PIN AK27 [get_ports {ddr4_sdram_dq[38]}]
set_property PACKAGE_PIN AM26 [get_ports {ddr4_sdram_dq[39]}]
set_property PACKAGE_PIN AL30 [get_ports {ddr4_sdram_dq[40]}]
set_property PACKAGE_PIN AP29 [get_ports {ddr4_sdram_dq[41]}]
set_property PACKAGE_PIN AM30 [get_ports {ddr4_sdram_dq[42]}]
set_property PACKAGE_PIN AN28 [get_ports {ddr4_sdram_dq[43]}]
set_property PACKAGE_PIN AL29 [get_ports {ddr4_sdram_dq[44]}]
set_property PACKAGE_PIN AP28 [get_ports {ddr4_sdram_dq[45]}]
set_property PACKAGE_PIN AM29 [get_ports {ddr4_sdram_dq[46]}]
set_property PACKAGE_PIN AN27 [get_ports {ddr4_sdram_dq[47]}]
set_property PACKAGE_PIN AH31 [get_ports {ddr4_sdram_dq[48]}]
set_property PACKAGE_PIN AH32 [get_ports {ddr4_sdram_dq[49]}]
set_property PACKAGE_PIN AJ34 [get_ports {ddr4_sdram_dq[50]}]
set_property PACKAGE_PIN AK31 [get_ports {ddr4_sdram_dq[51]}]
set_property PACKAGE_PIN AJ31 [get_ports {ddr4_sdram_dq[52]}]
set_property PACKAGE_PIN AJ30 [get_ports {ddr4_sdram_dq[53]}]
set_property PACKAGE_PIN AH34 [get_ports {ddr4_sdram_dq[54]}]
set_property PACKAGE_PIN AK32 [get_ports {ddr4_sdram_dq[55]}]
set_property PACKAGE_PIN AN33 [get_ports {ddr4_sdram_dq[56]}]
set_property PACKAGE_PIN AP33 [get_ports {ddr4_sdram_dq[57]}]
set_property PACKAGE_PIN AM34 [get_ports {ddr4_sdram_dq[58]}]
set_property PACKAGE_PIN AP31 [get_ports {ddr4_sdram_dq[59]}]
set_property PACKAGE_PIN AM32 [get_ports {ddr4_sdram_dq[60]}]
set_property PACKAGE_PIN AN31 [get_ports {ddr4_sdram_dq[61]}]
set_property PACKAGE_PIN AL34 [get_ports {ddr4_sdram_dq[62]}]
set_property PACKAGE_PIN AN32 [get_ports {ddr4_sdram_dq[63]}]
set_property PACKAGE_PIN AH21 [get_ports {ddr4_sdram_dqs_c[0]}]
set_property PACKAGE_PIN AG21 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property PACKAGE_PIN AJ25 [get_ports {ddr4_sdram_dqs_c[1]}]
set_property PACKAGE_PIN AH24 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property PACKAGE_PIN AK20 [get_ports {ddr4_sdram_dqs_c[2]}]
set_property PACKAGE_PIN AJ20 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property PACKAGE_PIN AP21 [get_ports {ddr4_sdram_dqs_c[3]}]
set_property PACKAGE_PIN AP20 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property PACKAGE_PIN AL28 [get_ports {ddr4_sdram_dqs_c[4]}]
set_property PACKAGE_PIN AL27 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property PACKAGE_PIN AP30 [get_ports {ddr4_sdram_dqs_c[5]}]
set_property PACKAGE_PIN AN29 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property PACKAGE_PIN AJ33 [get_ports {ddr4_sdram_dqs_c[6]}]
set_property PACKAGE_PIN AH33 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property PACKAGE_PIN AP34 [get_ports {ddr4_sdram_dqs_c[7]}]
set_property PACKAGE_PIN AN34 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property PACKAGE_PIN AJ18 [get_ports ddr4_sdram_odt]
set_property PACKAGE_PIN AL18 [get_ports ddr4_sdram_reset_n]
set_property PACKAGE_PIN AK16 [get_ports default_sysclk_300_clk_n]
set_property PACKAGE_PIN AK17 [get_ports default_sysclk_300_clk_p]
set_property PACKAGE_PIN AN8 [get_ports reset]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
set_property HD.RECONFIGURABLE true [current_design]
create_pblock pblock_PR_modules_A
add_cells_to_pblock [get_pblocks pblock_PR_modules_A] -top
resize_pblock [get_pblocks pblock_PR_modules_A] -add {CLOCKREGION_X0Y2:CLOCKREGION_X3Y4 CLOCKREGION_X0Y1:CLOCKREGION_X1Y1 CLOCKREGION_X0Y0:CLOCKREGION_X2Y0}
set_property SNAPPING_MODE ON [get_pblocks pblock_PR_modules_A]

# User Generated miscellaneous constraints 

current_instance xilinx_axi_pcie3_ep_app_i/axi_ddr_kcu105_i/ddr4_0/inst
set_property LOC MMCME3_ADV_X0Y1 [get_cells -hier -filter {NAME =~ */u_ddr4_infrastructure/gen_mmcme*.u_mmcme_adv_inst}]
current_instance -quiet
set_property HD.PARTPIN_LOCS {RCLK_CLE_M_L_X15Y269 RCLK_CLE_M_L_X31Y269 RCLK_CLE_M_L_X49Y269 RCLK_CLE_M_R_X65Y269 XIPHY_L_X0Y240 XIPHY_L_X32Y240 RCLK_CLE_M_L_X15Y209 RCLK_CLE_M_L_X31Y209 RCLK_CLE_M_L_X49Y209 RCLK_CLE_M_R_X65Y209 XIPHY_L_X0Y180 XIPHY_L_X32Y180 RCLK_CLE_M_L_X15Y149 RCLK_CLE_M_L_X31Y149 RCLK_CLE_M_L_X49Y149 RCLK_CLE_M_R_X65Y149 XIPHY_L_X0Y120 XIPHY_L_X32Y120 RCLK_CLE_M_L_X15Y89 RCLK_CLE_M_L_X31Y89 XIPHY_L_X0Y60 RCLK_CLE_M_L_X15Y29 RCLK_CLE_M_L_X31Y29 RCLK_CLE_M_L_X49Y29 XIPHY_L_X0Y0 XIPHY_L_X32Y0} [get_ports s_axi_aclk]
set_property HD.PARTPIN_LOCS {INT_X26Y39} [get_ports {s_axi_araddr[0]}]
set_property HD.PARTPIN_LOCS {INT_X26Y38} [get_ports {s_axi_araddr[10]}]
set_property HD.PARTPIN_LOCS {INT_X26Y33} [get_ports {s_axi_araddr[11]}]
set_property HD.PARTPIN_LOCS {INT_X28Y36} [get_ports {s_axi_araddr[12]}]
set_property HD.PARTPIN_LOCS {INT_X28Y37} [get_ports {s_axi_araddr[13]}]
set_property HD.PARTPIN_LOCS {INT_X26Y33} [get_ports {s_axi_araddr[14]}]
set_property HD.PARTPIN_LOCS {INT_X26Y33} [get_ports {s_axi_araddr[15]}]
set_property HD.PARTPIN_LOCS {INT_X27Y44} [get_ports {s_axi_araddr[1]}]
set_property HD.PARTPIN_LOCS {INT_X27Y44} [get_ports {s_axi_araddr[2]}]
set_property HD.PARTPIN_LOCS {INT_X27Y46} [get_ports {s_axi_araddr[3]}]
set_property HD.PARTPIN_LOCS {INT_X26Y43} [get_ports {s_axi_araddr[4]}]
set_property HD.PARTPIN_LOCS {INT_X26Y35} [get_ports {s_axi_araddr[5]}]
set_property HD.PARTPIN_LOCS {INT_X26Y46} [get_ports {s_axi_araddr[6]}]
set_property HD.PARTPIN_LOCS {INT_X26Y41} [get_ports {s_axi_araddr[7]}]
set_property HD.PARTPIN_LOCS {INT_X26Y45} [get_ports {s_axi_araddr[8]}]
set_property HD.PARTPIN_LOCS {INT_X26Y41} [get_ports {s_axi_araddr[9]}]
set_property HD.PARTPIN_LOCS {INT_X30Y58} [get_ports s_axi_aresetn]
set_property HD.PARTPIN_LOCS {INT_X26Y42} [get_ports {s_axi_arlen[0]}]
set_property HD.PARTPIN_LOCS {INT_X26Y38} [get_ports {s_axi_arlen[1]}]
set_property HD.PARTPIN_LOCS {INT_X26Y42} [get_ports {s_axi_arlen[2]}]
set_property HD.PARTPIN_LOCS {INT_X26Y37} [get_ports {s_axi_arlen[3]}]
set_property HD.PARTPIN_LOCS {INT_X27Y40} [get_ports {s_axi_arlen[4]}]
set_property HD.PARTPIN_LOCS {INT_X26Y43} [get_ports {s_axi_arlen[5]}]
set_property HD.PARTPIN_LOCS {INT_X25Y40} [get_ports {s_axi_arlen[6]}]
set_property HD.PARTPIN_LOCS {INT_X26Y42} [get_ports {s_axi_arlen[7]}]
set_property HD.PARTPIN_LOCS {INT_X26Y37} [get_ports {s_axi_arprot[1]}]
set_property HD.PARTPIN_LOCS {INT_X38Y31} [get_ports s_axi_arready]
set_property HD.PARTPIN_LOCS {INT_X27Y35} [get_ports {s_axi_arsize[0]}]
set_property HD.PARTPIN_LOCS {INT_X27Y40} [get_ports {s_axi_arsize[1]}]
set_property HD.PARTPIN_LOCS {INT_X28Y35} [get_ports {s_axi_arsize[2]}]
set_property HD.PARTPIN_LOCS {INT_X42Y32} [get_ports s_axi_arvalid]
set_property HD.PARTPIN_LOCS {INT_X30Y41} [get_ports {s_axi_awaddr[0]}]
set_property HD.PARTPIN_LOCS {INT_X27Y42} [get_ports {s_axi_awaddr[10]}]
set_property HD.PARTPIN_LOCS {INT_X29Y41} [get_ports {s_axi_awaddr[11]}]
set_property HD.PARTPIN_LOCS {INT_X25Y41} [get_ports {s_axi_awaddr[12]}]
set_property HD.PARTPIN_LOCS {INT_X28Y40} [get_ports {s_axi_awaddr[13]}]
set_property HD.PARTPIN_LOCS {INT_X28Y41} [get_ports {s_axi_awaddr[14]}]
set_property HD.PARTPIN_LOCS {INT_X29Y41} [get_ports {s_axi_awaddr[15]}]
set_property HD.PARTPIN_LOCS {INT_X30Y44} [get_ports {s_axi_awaddr[1]}]
set_property HD.PARTPIN_LOCS {INT_X29Y42} [get_ports {s_axi_awaddr[2]}]
set_property HD.PARTPIN_LOCS {INT_X30Y42} [get_ports {s_axi_awaddr[3]}]
set_property HD.PARTPIN_LOCS {INT_X30Y42} [get_ports {s_axi_awaddr[4]}]
set_property HD.PARTPIN_LOCS {INT_X29Y42} [get_ports {s_axi_awaddr[5]}]
set_property HD.PARTPIN_LOCS {INT_X24Y42} [get_ports {s_axi_awaddr[6]}]
set_property HD.PARTPIN_LOCS {INT_X28Y43} [get_ports {s_axi_awaddr[7]}]
set_property HD.PARTPIN_LOCS {INT_X24Y41} [get_ports {s_axi_awaddr[8]}]
set_property HD.PARTPIN_LOCS {INT_X29Y41} [get_ports {s_axi_awaddr[9]}]
set_property HD.PARTPIN_LOCS {INT_X29Y42} [get_ports {s_axi_awlen[0]}]
set_property HD.PARTPIN_LOCS {INT_X29Y35} [get_ports {s_axi_awlen[1]}]
set_property HD.PARTPIN_LOCS {INT_X29Y37} [get_ports {s_axi_awlen[2]}]
set_property HD.PARTPIN_LOCS {INT_X29Y37} [get_ports {s_axi_awlen[3]}]
set_property HD.PARTPIN_LOCS {INT_X29Y38} [get_ports {s_axi_awlen[4]}]
set_property HD.PARTPIN_LOCS {INT_X28Y39} [get_ports {s_axi_awlen[5]}]
set_property HD.PARTPIN_LOCS {INT_X28Y39} [get_ports {s_axi_awlen[6]}]
set_property HD.PARTPIN_LOCS {INT_X29Y39} [get_ports {s_axi_awlen[7]}]
set_property HD.PARTPIN_LOCS {INT_X29Y44} [get_ports {s_axi_awprot[0]}]
set_property HD.PARTPIN_LOCS {INT_X28Y44} [get_ports {s_axi_awprot[1]}]
set_property HD.PARTPIN_LOCS {INT_X29Y44} [get_ports {s_axi_awprot[2]}]
set_property HD.PARTPIN_LOCS {INT_X35Y37} [get_ports s_axi_awready]
set_property HD.PARTPIN_LOCS {INT_X29Y40} [get_ports {s_axi_awsize[0]}]
set_property HD.PARTPIN_LOCS {INT_X30Y40} [get_ports {s_axi_awsize[1]}]
set_property HD.PARTPIN_LOCS {INT_X30Y41} [get_ports {s_axi_awsize[2]}]
set_property HD.PARTPIN_LOCS {INT_X30Y47} [get_ports s_axi_awvalid]
set_property HD.PARTPIN_LOCS {INT_X30Y34} [get_ports s_axi_bready]
set_property HD.PARTPIN_LOCS {INT_X30Y32} [get_ports {s_axi_bresp[0]}]
set_property HD.PARTPIN_LOCS {INT_X30Y34} [get_ports {s_axi_bresp[1]}]
set_property HD.PARTPIN_LOCS {INT_X30Y33} [get_ports s_axi_bvalid]
set_property HD.PARTPIN_LOCS {INT_X36Y47} [get_ports {s_axi_rdata[0]}]
set_property HD.PARTPIN_LOCS {INT_X38Y55} [get_ports {s_axi_rdata[100]}]
set_property HD.PARTPIN_LOCS {INT_X36Y58} [get_ports {s_axi_rdata[101]}]
set_property HD.PARTPIN_LOCS {INT_X36Y57} [get_ports {s_axi_rdata[102]}]
set_property HD.PARTPIN_LOCS {INT_X36Y53} [get_ports {s_axi_rdata[103]}]
set_property HD.PARTPIN_LOCS {INT_X36Y51} [get_ports {s_axi_rdata[104]}]
set_property HD.PARTPIN_LOCS {INT_X30Y64} [get_ports {s_axi_rdata[105]}]
set_property HD.PARTPIN_LOCS {INT_X37Y47} [get_ports {s_axi_rdata[106]}]
set_property HD.PARTPIN_LOCS {INT_X33Y57} [get_ports {s_axi_rdata[107]}]
set_property HD.PARTPIN_LOCS {INT_X39Y52} [get_ports {s_axi_rdata[108]}]
set_property HD.PARTPIN_LOCS {INT_X36Y49} [get_ports {s_axi_rdata[109]}]
set_property HD.PARTPIN_LOCS {INT_X30Y70} [get_ports {s_axi_rdata[10]}]
set_property HD.PARTPIN_LOCS {INT_X36Y50} [get_ports {s_axi_rdata[110]}]
set_property HD.PARTPIN_LOCS {INT_X34Y54} [get_ports {s_axi_rdata[111]}]
set_property HD.PARTPIN_LOCS {INT_X29Y67} [get_ports {s_axi_rdata[112]}]
set_property HD.PARTPIN_LOCS {INT_X33Y50} [get_ports {s_axi_rdata[113]}]
set_property HD.PARTPIN_LOCS {INT_X35Y56} [get_ports {s_axi_rdata[114]}]
set_property HD.PARTPIN_LOCS {INT_X36Y48} [get_ports {s_axi_rdata[115]}]
set_property HD.PARTPIN_LOCS {INT_X29Y63} [get_ports {s_axi_rdata[116]}]
set_property HD.PARTPIN_LOCS {INT_X30Y71} [get_ports {s_axi_rdata[117]}]
set_property HD.PARTPIN_LOCS {INT_X40Y51} [get_ports {s_axi_rdata[118]}]
set_property HD.PARTPIN_LOCS {INT_X30Y59} [get_ports {s_axi_rdata[119]}]
set_property HD.PARTPIN_LOCS {INT_X29Y65} [get_ports {s_axi_rdata[11]}]
set_property HD.PARTPIN_LOCS {INT_X37Y58} [get_ports {s_axi_rdata[120]}]
set_property HD.PARTPIN_LOCS {INT_X37Y51} [get_ports {s_axi_rdata[121]}]
set_property HD.PARTPIN_LOCS {INT_X38Y51} [get_ports {s_axi_rdata[122]}]
set_property HD.PARTPIN_LOCS {INT_X33Y57} [get_ports {s_axi_rdata[123]}]
set_property HD.PARTPIN_LOCS {INT_X38Y53} [get_ports {s_axi_rdata[124]}]
set_property HD.PARTPIN_LOCS {INT_X36Y53} [get_ports {s_axi_rdata[125]}]
set_property HD.PARTPIN_LOCS {INT_X36Y49} [get_ports {s_axi_rdata[126]}]
set_property HD.PARTPIN_LOCS {INT_X36Y51} [get_ports {s_axi_rdata[127]}]
set_property HD.PARTPIN_LOCS {INT_X36Y52} [get_ports {s_axi_rdata[128]}]
set_property HD.PARTPIN_LOCS {INT_X36Y55} [get_ports {s_axi_rdata[129]}]
set_property HD.PARTPIN_LOCS {INT_X30Y62} [get_ports {s_axi_rdata[12]}]
set_property HD.PARTPIN_LOCS {INT_X38Y50} [get_ports {s_axi_rdata[130]}]
set_property HD.PARTPIN_LOCS {INT_X34Y49} [get_ports {s_axi_rdata[131]}]
set_property HD.PARTPIN_LOCS {INT_X38Y49} [get_ports {s_axi_rdata[132]}]
set_property HD.PARTPIN_LOCS {INT_X33Y53} [get_ports {s_axi_rdata[133]}]
set_property HD.PARTPIN_LOCS {INT_X36Y53} [get_ports {s_axi_rdata[134]}]
set_property HD.PARTPIN_LOCS {INT_X37Y55} [get_ports {s_axi_rdata[135]}]
set_property HD.PARTPIN_LOCS {INT_X34Y52} [get_ports {s_axi_rdata[136]}]
set_property HD.PARTPIN_LOCS {INT_X39Y48} [get_ports {s_axi_rdata[137]}]
set_property HD.PARTPIN_LOCS {INT_X38Y49} [get_ports {s_axi_rdata[138]}]
set_property HD.PARTPIN_LOCS {INT_X38Y52} [get_ports {s_axi_rdata[139]}]
set_property HD.PARTPIN_LOCS {INT_X35Y58} [get_ports {s_axi_rdata[13]}]
set_property HD.PARTPIN_LOCS {INT_X36Y54} [get_ports {s_axi_rdata[140]}]
set_property HD.PARTPIN_LOCS {INT_X35Y54} [get_ports {s_axi_rdata[141]}]
set_property HD.PARTPIN_LOCS {INT_X35Y56} [get_ports {s_axi_rdata[142]}]
set_property HD.PARTPIN_LOCS {INT_X37Y53} [get_ports {s_axi_rdata[143]}]
set_property HD.PARTPIN_LOCS {INT_X33Y51} [get_ports {s_axi_rdata[144]}]
set_property HD.PARTPIN_LOCS {INT_X35Y49} [get_ports {s_axi_rdata[145]}]
set_property HD.PARTPIN_LOCS {INT_X41Y53} [get_ports {s_axi_rdata[146]}]
set_property HD.PARTPIN_LOCS {INT_X33Y49} [get_ports {s_axi_rdata[147]}]
set_property HD.PARTPIN_LOCS {INT_X37Y53} [get_ports {s_axi_rdata[148]}]
set_property HD.PARTPIN_LOCS {INT_X37Y46} [get_ports {s_axi_rdata[149]}]
set_property HD.PARTPIN_LOCS {INT_X28Y68} [get_ports {s_axi_rdata[14]}]
set_property HD.PARTPIN_LOCS {INT_X38Y53} [get_ports {s_axi_rdata[150]}]
set_property HD.PARTPIN_LOCS {INT_X35Y50} [get_ports {s_axi_rdata[151]}]
set_property HD.PARTPIN_LOCS {INT_X35Y47} [get_ports {s_axi_rdata[152]}]
set_property HD.PARTPIN_LOCS {INT_X36Y48} [get_ports {s_axi_rdata[153]}]
set_property HD.PARTPIN_LOCS {INT_X34Y52} [get_ports {s_axi_rdata[154]}]
set_property HD.PARTPIN_LOCS {INT_X35Y53} [get_ports {s_axi_rdata[155]}]
set_property HD.PARTPIN_LOCS {INT_X37Y54} [get_ports {s_axi_rdata[156]}]
set_property HD.PARTPIN_LOCS {INT_X39Y53} [get_ports {s_axi_rdata[157]}]
set_property HD.PARTPIN_LOCS {INT_X37Y56} [get_ports {s_axi_rdata[158]}]
set_property HD.PARTPIN_LOCS {INT_X35Y52} [get_ports {s_axi_rdata[159]}]
set_property HD.PARTPIN_LOCS {INT_X33Y52} [get_ports {s_axi_rdata[15]}]
set_property HD.PARTPIN_LOCS {INT_X37Y57} [get_ports {s_axi_rdata[160]}]
set_property HD.PARTPIN_LOCS {INT_X35Y47} [get_ports {s_axi_rdata[161]}]
set_property HD.PARTPIN_LOCS {INT_X35Y51} [get_ports {s_axi_rdata[162]}]
set_property HD.PARTPIN_LOCS {INT_X37Y51} [get_ports {s_axi_rdata[163]}]
set_property HD.PARTPIN_LOCS {INT_X38Y50} [get_ports {s_axi_rdata[164]}]
set_property HD.PARTPIN_LOCS {INT_X35Y56} [get_ports {s_axi_rdata[165]}]
set_property HD.PARTPIN_LOCS {INT_X40Y53} [get_ports {s_axi_rdata[166]}]
set_property HD.PARTPIN_LOCS {INT_X36Y56} [get_ports {s_axi_rdata[167]}]
set_property HD.PARTPIN_LOCS {INT_X38Y58} [get_ports {s_axi_rdata[168]}]
set_property HD.PARTPIN_LOCS {INT_X35Y55} [get_ports {s_axi_rdata[169]}]
set_property HD.PARTPIN_LOCS {INT_X33Y51} [get_ports {s_axi_rdata[16]}]
set_property HD.PARTPIN_LOCS {INT_X39Y55} [get_ports {s_axi_rdata[170]}]
set_property HD.PARTPIN_LOCS {INT_X36Y54} [get_ports {s_axi_rdata[171]}]
set_property HD.PARTPIN_LOCS {INT_X38Y53} [get_ports {s_axi_rdata[172]}]
set_property HD.PARTPIN_LOCS {INT_X35Y49} [get_ports {s_axi_rdata[173]}]
set_property HD.PARTPIN_LOCS {INT_X37Y48} [get_ports {s_axi_rdata[174]}]
set_property HD.PARTPIN_LOCS {INT_X35Y53} [get_ports {s_axi_rdata[175]}]
set_property HD.PARTPIN_LOCS {INT_X35Y50} [get_ports {s_axi_rdata[176]}]
set_property HD.PARTPIN_LOCS {INT_X35Y52} [get_ports {s_axi_rdata[177]}]
set_property HD.PARTPIN_LOCS {INT_X33Y54} [get_ports {s_axi_rdata[178]}]
set_property HD.PARTPIN_LOCS {INT_X37Y52} [get_ports {s_axi_rdata[179]}]
set_property HD.PARTPIN_LOCS {INT_X35Y53} [get_ports {s_axi_rdata[17]}]
set_property HD.PARTPIN_LOCS {INT_X34Y58} [get_ports {s_axi_rdata[180]}]
set_property HD.PARTPIN_LOCS {INT_X38Y50} [get_ports {s_axi_rdata[181]}]
set_property HD.PARTPIN_LOCS {INT_X33Y55} [get_ports {s_axi_rdata[182]}]
set_property HD.PARTPIN_LOCS {INT_X35Y57} [get_ports {s_axi_rdata[183]}]
set_property HD.PARTPIN_LOCS {INT_X41Y55} [get_ports {s_axi_rdata[184]}]
set_property HD.PARTPIN_LOCS {INT_X33Y52} [get_ports {s_axi_rdata[185]}]
set_property HD.PARTPIN_LOCS {INT_X35Y52} [get_ports {s_axi_rdata[186]}]
set_property HD.PARTPIN_LOCS {INT_X37Y50} [get_ports {s_axi_rdata[187]}]
set_property HD.PARTPIN_LOCS {INT_X35Y50} [get_ports {s_axi_rdata[188]}]
set_property HD.PARTPIN_LOCS {INT_X36Y56} [get_ports {s_axi_rdata[189]}]
set_property HD.PARTPIN_LOCS {INT_X36Y49} [get_ports {s_axi_rdata[18]}]
set_property HD.PARTPIN_LOCS {INT_X37Y49} [get_ports {s_axi_rdata[190]}]
set_property HD.PARTPIN_LOCS {INT_X39Y53} [get_ports {s_axi_rdata[191]}]
set_property HD.PARTPIN_LOCS {INT_X36Y55} [get_ports {s_axi_rdata[192]}]
set_property HD.PARTPIN_LOCS {INT_X35Y53} [get_ports {s_axi_rdata[193]}]
set_property HD.PARTPIN_LOCS {INT_X33Y53} [get_ports {s_axi_rdata[194]}]
set_property HD.PARTPIN_LOCS {INT_X36Y45} [get_ports {s_axi_rdata[195]}]
set_property HD.PARTPIN_LOCS {INT_X37Y49} [get_ports {s_axi_rdata[196]}]
set_property HD.PARTPIN_LOCS {INT_X37Y50} [get_ports {s_axi_rdata[197]}]
set_property HD.PARTPIN_LOCS {INT_X39Y49} [get_ports {s_axi_rdata[198]}]
set_property HD.PARTPIN_LOCS {INT_X33Y58} [get_ports {s_axi_rdata[199]}]
set_property HD.PARTPIN_LOCS {INT_X29Y65} [get_ports {s_axi_rdata[19]}]
set_property HD.PARTPIN_LOCS {INT_X29Y74} [get_ports {s_axi_rdata[1]}]
set_property HD.PARTPIN_LOCS {INT_X35Y51} [get_ports {s_axi_rdata[200]}]
set_property HD.PARTPIN_LOCS {INT_X36Y54} [get_ports {s_axi_rdata[201]}]
set_property HD.PARTPIN_LOCS {INT_X33Y54} [get_ports {s_axi_rdata[202]}]
set_property HD.PARTPIN_LOCS {INT_X36Y52} [get_ports {s_axi_rdata[203]}]
set_property HD.PARTPIN_LOCS {INT_X35Y50} [get_ports {s_axi_rdata[204]}]
set_property HD.PARTPIN_LOCS {INT_X39Y51} [get_ports {s_axi_rdata[205]}]
set_property HD.PARTPIN_LOCS {INT_X35Y55} [get_ports {s_axi_rdata[206]}]
set_property HD.PARTPIN_LOCS {INT_X35Y48} [get_ports {s_axi_rdata[207]}]
set_property HD.PARTPIN_LOCS {INT_X35Y54} [get_ports {s_axi_rdata[208]}]
set_property HD.PARTPIN_LOCS {INT_X35Y55} [get_ports {s_axi_rdata[209]}]
set_property HD.PARTPIN_LOCS {INT_X36Y50} [get_ports {s_axi_rdata[20]}]
set_property HD.PARTPIN_LOCS {INT_X37Y52} [get_ports {s_axi_rdata[210]}]
set_property HD.PARTPIN_LOCS {INT_X35Y49} [get_ports {s_axi_rdata[211]}]
set_property HD.PARTPIN_LOCS {INT_X35Y47} [get_ports {s_axi_rdata[212]}]
set_property HD.PARTPIN_LOCS {INT_X36Y52} [get_ports {s_axi_rdata[213]}]
set_property HD.PARTPIN_LOCS {INT_X36Y51} [get_ports {s_axi_rdata[214]}]
set_property HD.PARTPIN_LOCS {INT_X37Y54} [get_ports {s_axi_rdata[215]}]
set_property HD.PARTPIN_LOCS {INT_X33Y52} [get_ports {s_axi_rdata[216]}]
set_property HD.PARTPIN_LOCS {INT_X33Y53} [get_ports {s_axi_rdata[217]}]
set_property HD.PARTPIN_LOCS {INT_X36Y47} [get_ports {s_axi_rdata[218]}]
set_property HD.PARTPIN_LOCS {INT_X36Y54} [get_ports {s_axi_rdata[219]}]
set_property HD.PARTPIN_LOCS {INT_X30Y71} [get_ports {s_axi_rdata[21]}]
set_property HD.PARTPIN_LOCS {INT_X36Y56} [get_ports {s_axi_rdata[220]}]
set_property HD.PARTPIN_LOCS {INT_X36Y57} [get_ports {s_axi_rdata[221]}]
set_property HD.PARTPIN_LOCS {INT_X34Y55} [get_ports {s_axi_rdata[222]}]
set_property HD.PARTPIN_LOCS {INT_X34Y57} [get_ports {s_axi_rdata[223]}]
set_property HD.PARTPIN_LOCS {INT_X33Y56} [get_ports {s_axi_rdata[224]}]
set_property HD.PARTPIN_LOCS {INT_X34Y50} [get_ports {s_axi_rdata[225]}]
set_property HD.PARTPIN_LOCS {INT_X36Y47} [get_ports {s_axi_rdata[226]}]
set_property HD.PARTPIN_LOCS {INT_X37Y48} [get_ports {s_axi_rdata[227]}]
set_property HD.PARTPIN_LOCS {INT_X33Y54} [get_ports {s_axi_rdata[228]}]
set_property HD.PARTPIN_LOCS {INT_X39Y54} [get_ports {s_axi_rdata[229]}]
set_property HD.PARTPIN_LOCS {INT_X33Y55} [get_ports {s_axi_rdata[22]}]
set_property HD.PARTPIN_LOCS {INT_X36Y55} [get_ports {s_axi_rdata[230]}]
set_property HD.PARTPIN_LOCS {INT_X35Y51} [get_ports {s_axi_rdata[231]}]
set_property HD.PARTPIN_LOCS {INT_X38Y54} [get_ports {s_axi_rdata[232]}]
set_property HD.PARTPIN_LOCS {INT_X36Y51} [get_ports {s_axi_rdata[233]}]
set_property HD.PARTPIN_LOCS {INT_X34Y51} [get_ports {s_axi_rdata[234]}]
set_property HD.PARTPIN_LOCS {INT_X35Y49} [get_ports {s_axi_rdata[235]}]
set_property HD.PARTPIN_LOCS {INT_X34Y56} [get_ports {s_axi_rdata[236]}]
set_property HD.PARTPIN_LOCS {INT_X35Y48} [get_ports {s_axi_rdata[237]}]
set_property HD.PARTPIN_LOCS {INT_X36Y55} [get_ports {s_axi_rdata[238]}]
set_property HD.PARTPIN_LOCS {INT_X36Y52} [get_ports {s_axi_rdata[239]}]
set_property HD.PARTPIN_LOCS {INT_X35Y51} [get_ports {s_axi_rdata[23]}]
set_property HD.PARTPIN_LOCS {INT_X35Y52} [get_ports {s_axi_rdata[240]}]
set_property HD.PARTPIN_LOCS {INT_X36Y50} [get_ports {s_axi_rdata[241]}]
set_property HD.PARTPIN_LOCS {INT_X37Y55} [get_ports {s_axi_rdata[242]}]
set_property HD.PARTPIN_LOCS {INT_X36Y50} [get_ports {s_axi_rdata[243]}]
set_property HD.PARTPIN_LOCS {INT_X35Y58} [get_ports {s_axi_rdata[244]}]
set_property HD.PARTPIN_LOCS {INT_X36Y58} [get_ports {s_axi_rdata[245]}]
set_property HD.PARTPIN_LOCS {INT_X36Y53} [get_ports {s_axi_rdata[246]}]
set_property HD.PARTPIN_LOCS {INT_X38Y53} [get_ports {s_axi_rdata[247]}]
set_property HD.PARTPIN_LOCS {INT_X38Y51} [get_ports {s_axi_rdata[248]}]
set_property HD.PARTPIN_LOCS {INT_X36Y56} [get_ports {s_axi_rdata[249]}]
set_property HD.PARTPIN_LOCS {INT_X30Y75} [get_ports {s_axi_rdata[24]}]
set_property HD.PARTPIN_LOCS {INT_X34Y50} [get_ports {s_axi_rdata[250]}]
set_property HD.PARTPIN_LOCS {INT_X39Y55} [get_ports {s_axi_rdata[251]}]
set_property HD.PARTPIN_LOCS {INT_X38Y52} [get_ports {s_axi_rdata[252]}]
set_property HD.PARTPIN_LOCS {INT_X38Y52} [get_ports {s_axi_rdata[253]}]
set_property HD.PARTPIN_LOCS {INT_X38Y51} [get_ports {s_axi_rdata[254]}]
set_property HD.PARTPIN_LOCS {INT_X36Y49} [get_ports {s_axi_rdata[255]}]
set_property HD.PARTPIN_LOCS {INT_X29Y64} [get_ports {s_axi_rdata[25]}]
set_property HD.PARTPIN_LOCS {INT_X36Y46} [get_ports {s_axi_rdata[26]}]
set_property HD.PARTPIN_LOCS {INT_X35Y54} [get_ports {s_axi_rdata[27]}]
set_property HD.PARTPIN_LOCS {INT_X35Y54} [get_ports {s_axi_rdata[28]}]
set_property HD.PARTPIN_LOCS {INT_X35Y48} [get_ports {s_axi_rdata[29]}]
set_property HD.PARTPIN_LOCS {INT_X35Y55} [get_ports {s_axi_rdata[2]}]
set_property HD.PARTPIN_LOCS {INT_X29Y59} [get_ports {s_axi_rdata[30]}]
set_property HD.PARTPIN_LOCS {INT_X35Y48} [get_ports {s_axi_rdata[31]}]
set_property HD.PARTPIN_LOCS {INT_X30Y74} [get_ports {s_axi_rdata[32]}]
set_property HD.PARTPIN_LOCS {INT_X29Y68} [get_ports {s_axi_rdata[33]}]
set_property HD.PARTPIN_LOCS {INT_X33Y56} [get_ports {s_axi_rdata[34]}]
set_property HD.PARTPIN_LOCS {INT_X38Y50} [get_ports {s_axi_rdata[35]}]
set_property HD.PARTPIN_LOCS {INT_X34Y56} [get_ports {s_axi_rdata[36]}]
set_property HD.PARTPIN_LOCS {INT_X29Y69} [get_ports {s_axi_rdata[37]}]
set_property HD.PARTPIN_LOCS {INT_X34Y54} [get_ports {s_axi_rdata[38]}]
set_property HD.PARTPIN_LOCS {INT_X30Y67} [get_ports {s_axi_rdata[39]}]
set_property HD.PARTPIN_LOCS {INT_X29Y70} [get_ports {s_axi_rdata[3]}]
set_property HD.PARTPIN_LOCS {INT_X29Y65} [get_ports {s_axi_rdata[40]}]
set_property HD.PARTPIN_LOCS {INT_X30Y67} [get_ports {s_axi_rdata[41]}]
set_property HD.PARTPIN_LOCS {INT_X35Y56} [get_ports {s_axi_rdata[42]}]
set_property HD.PARTPIN_LOCS {INT_X30Y68} [get_ports {s_axi_rdata[43]}]
set_property HD.PARTPIN_LOCS {INT_X36Y48} [get_ports {s_axi_rdata[44]}]
set_property HD.PARTPIN_LOCS {INT_X34Y53} [get_ports {s_axi_rdata[45]}]
set_property HD.PARTPIN_LOCS {INT_X29Y72} [get_ports {s_axi_rdata[46]}]
set_property HD.PARTPIN_LOCS {INT_X34Y55} [get_ports {s_axi_rdata[47]}]
set_property HD.PARTPIN_LOCS {INT_X29Y67} [get_ports {s_axi_rdata[48]}]
set_property HD.PARTPIN_LOCS {INT_X39Y49} [get_ports {s_axi_rdata[49]}]
set_property HD.PARTPIN_LOCS {INT_X34Y53} [get_ports {s_axi_rdata[4]}]
set_property HD.PARTPIN_LOCS {INT_X29Y76} [get_ports {s_axi_rdata[50]}]
set_property HD.PARTPIN_LOCS {INT_X29Y70} [get_ports {s_axi_rdata[51]}]
set_property HD.PARTPIN_LOCS {INT_X35Y57} [get_ports {s_axi_rdata[52]}]
set_property HD.PARTPIN_LOCS {INT_X34Y51} [get_ports {s_axi_rdata[53]}]
set_property HD.PARTPIN_LOCS {INT_X36Y46} [get_ports {s_axi_rdata[54]}]
set_property HD.PARTPIN_LOCS {INT_X29Y71} [get_ports {s_axi_rdata[55]}]
set_property HD.PARTPIN_LOCS {INT_X29Y69} [get_ports {s_axi_rdata[56]}]
set_property HD.PARTPIN_LOCS {INT_X29Y73} [get_ports {s_axi_rdata[57]}]
set_property HD.PARTPIN_LOCS {INT_X37Y56} [get_ports {s_axi_rdata[58]}]
set_property HD.PARTPIN_LOCS {INT_X30Y68} [get_ports {s_axi_rdata[59]}]
set_property HD.PARTPIN_LOCS {INT_X28Y66} [get_ports {s_axi_rdata[5]}]
set_property HD.PARTPIN_LOCS {INT_X29Y72} [get_ports {s_axi_rdata[60]}]
set_property HD.PARTPIN_LOCS {INT_X29Y62} [get_ports {s_axi_rdata[61]}]
set_property HD.PARTPIN_LOCS {INT_X29Y68} [get_ports {s_axi_rdata[62]}]
set_property HD.PARTPIN_LOCS {INT_X30Y69} [get_ports {s_axi_rdata[63]}]
set_property HD.PARTPIN_LOCS {INT_X33Y56} [get_ports {s_axi_rdata[64]}]
set_property HD.PARTPIN_LOCS {INT_X33Y56} [get_ports {s_axi_rdata[65]}]
set_property HD.PARTPIN_LOCS {INT_X37Y47} [get_ports {s_axi_rdata[66]}]
set_property HD.PARTPIN_LOCS {INT_X33Y55} [get_ports {s_axi_rdata[67]}]
set_property HD.PARTPIN_LOCS {INT_X33Y54} [get_ports {s_axi_rdata[68]}]
set_property HD.PARTPIN_LOCS {INT_X38Y57} [get_ports {s_axi_rdata[69]}]
set_property HD.PARTPIN_LOCS {INT_X35Y47} [get_ports {s_axi_rdata[6]}]
set_property HD.PARTPIN_LOCS {INT_X38Y58} [get_ports {s_axi_rdata[70]}]
set_property HD.PARTPIN_LOCS {INT_X33Y55} [get_ports {s_axi_rdata[71]}]
set_property HD.PARTPIN_LOCS {INT_X33Y50} [get_ports {s_axi_rdata[72]}]
set_property HD.PARTPIN_LOCS {INT_X33Y50} [get_ports {s_axi_rdata[73]}]
set_property HD.PARTPIN_LOCS {INT_X38Y55} [get_ports {s_axi_rdata[74]}]
set_property HD.PARTPIN_LOCS {INT_X30Y58} [get_ports {s_axi_rdata[75]}]
set_property HD.PARTPIN_LOCS {INT_X29Y66} [get_ports {s_axi_rdata[76]}]
set_property HD.PARTPIN_LOCS {INT_X38Y54} [get_ports {s_axi_rdata[77]}]
set_property HD.PARTPIN_LOCS {INT_X29Y71} [get_ports {s_axi_rdata[78]}]
set_property HD.PARTPIN_LOCS {INT_X33Y52} [get_ports {s_axi_rdata[79]}]
set_property HD.PARTPIN_LOCS {INT_X29Y66} [get_ports {s_axi_rdata[7]}]
set_property HD.PARTPIN_LOCS {INT_X30Y66} [get_ports {s_axi_rdata[80]}]
set_property HD.PARTPIN_LOCS {INT_X33Y51} [get_ports {s_axi_rdata[81]}]
set_property HD.PARTPIN_LOCS {INT_X34Y49} [get_ports {s_axi_rdata[82]}]
set_property HD.PARTPIN_LOCS {INT_X33Y51} [get_ports {s_axi_rdata[83]}]
set_property HD.PARTPIN_LOCS {INT_X36Y48} [get_ports {s_axi_rdata[84]}]
set_property HD.PARTPIN_LOCS {INT_X29Y73} [get_ports {s_axi_rdata[85]}]
set_property HD.PARTPIN_LOCS {INT_X33Y49} [get_ports {s_axi_rdata[86]}]
set_property HD.PARTPIN_LOCS {INT_X30Y57} [get_ports {s_axi_rdata[87]}]
set_property HD.PARTPIN_LOCS {INT_X34Y48} [get_ports {s_axi_rdata[88]}]
set_property HD.PARTPIN_LOCS {INT_X29Y66} [get_ports {s_axi_rdata[89]}]
set_property HD.PARTPIN_LOCS {INT_X36Y47} [get_ports {s_axi_rdata[8]}]
set_property HD.PARTPIN_LOCS {INT_X38Y56} [get_ports {s_axi_rdata[90]}]
set_property HD.PARTPIN_LOCS {INT_X30Y59} [get_ports {s_axi_rdata[91]}]
set_property HD.PARTPIN_LOCS {INT_X38Y57} [get_ports {s_axi_rdata[92]}]
set_property HD.PARTPIN_LOCS {INT_X38Y56} [get_ports {s_axi_rdata[93]}]
set_property HD.PARTPIN_LOCS {INT_X29Y74} [get_ports {s_axi_rdata[94]}]
set_property HD.PARTPIN_LOCS {INT_X34Y48} [get_ports {s_axi_rdata[95]}]
set_property HD.PARTPIN_LOCS {INT_X29Y62} [get_ports {s_axi_rdata[96]}]
set_property HD.PARTPIN_LOCS {INT_X33Y50} [get_ports {s_axi_rdata[97]}]
set_property HD.PARTPIN_LOCS {INT_X29Y72} [get_ports {s_axi_rdata[98]}]
set_property HD.PARTPIN_LOCS {INT_X34Y47} [get_ports {s_axi_rdata[99]}]
set_property HD.PARTPIN_LOCS {INT_X33Y48} [get_ports {s_axi_rdata[9]}]
set_property HD.PARTPIN_LOCS {INT_X33Y58} [get_ports s_axi_rlast]
set_property HD.PARTPIN_LOCS {INT_X33Y53} [get_ports s_axi_rready]
set_property HD.PARTPIN_LOCS {INT_X29Y42} [get_ports {s_axi_rresp[0]}]
set_property HD.PARTPIN_LOCS {INT_X29Y43} [get_ports {s_axi_rresp[1]}]
set_property HD.PARTPIN_LOCS {INT_X33Y49} [get_ports s_axi_rvalid]
set_property HD.PARTPIN_LOCS {INT_X30Y79} [get_ports {s_axi_wdata[0]}]
set_property HD.PARTPIN_LOCS {INT_X39Y46} [get_ports {s_axi_wdata[100]}]
set_property HD.PARTPIN_LOCS {INT_X39Y42} [get_ports {s_axi_wdata[101]}]
set_property HD.PARTPIN_LOCS {INT_X41Y56} [get_ports {s_axi_wdata[102]}]
set_property HD.PARTPIN_LOCS {INT_X39Y56} [get_ports {s_axi_wdata[103]}]
set_property HD.PARTPIN_LOCS {INT_X39Y51} [get_ports {s_axi_wdata[104]}]
set_property HD.PARTPIN_LOCS {INT_X29Y79} [get_ports {s_axi_wdata[105]}]
set_property HD.PARTPIN_LOCS {INT_X40Y56} [get_ports {s_axi_wdata[106]}]
set_property HD.PARTPIN_LOCS {INT_X40Y56} [get_ports {s_axi_wdata[107]}]
set_property HD.PARTPIN_LOCS {INT_X38Y54} [get_ports {s_axi_wdata[108]}]
set_property HD.PARTPIN_LOCS {INT_X38Y49} [get_ports {s_axi_wdata[109]}]
set_property HD.PARTPIN_LOCS {INT_X30Y77} [get_ports {s_axi_wdata[10]}]
set_property HD.PARTPIN_LOCS {INT_X41Y46} [get_ports {s_axi_wdata[110]}]
set_property HD.PARTPIN_LOCS {INT_X38Y54} [get_ports {s_axi_wdata[111]}]
set_property HD.PARTPIN_LOCS {INT_X40Y45} [get_ports {s_axi_wdata[112]}]
set_property HD.PARTPIN_LOCS {INT_X41Y55} [get_ports {s_axi_wdata[113]}]
set_property HD.PARTPIN_LOCS {INT_X41Y58} [get_ports {s_axi_wdata[114]}]
set_property HD.PARTPIN_LOCS {INT_X39Y43} [get_ports {s_axi_wdata[115]}]
set_property HD.PARTPIN_LOCS {INT_X39Y47} [get_ports {s_axi_wdata[116]}]
set_property HD.PARTPIN_LOCS {INT_X39Y54} [get_ports {s_axi_wdata[117]}]
set_property HD.PARTPIN_LOCS {INT_X39Y45} [get_ports {s_axi_wdata[118]}]
set_property HD.PARTPIN_LOCS {INT_X40Y55} [get_ports {s_axi_wdata[119]}]
set_property HD.PARTPIN_LOCS {INT_X30Y72} [get_ports {s_axi_wdata[11]}]
set_property HD.PARTPIN_LOCS {INT_X36Y44} [get_ports {s_axi_wdata[120]}]
set_property HD.PARTPIN_LOCS {INT_X39Y47} [get_ports {s_axi_wdata[121]}]
set_property HD.PARTPIN_LOCS {INT_X41Y55} [get_ports {s_axi_wdata[122]}]
set_property HD.PARTPIN_LOCS {INT_X29Y76} [get_ports {s_axi_wdata[123]}]
set_property HD.PARTPIN_LOCS {INT_X39Y46} [get_ports {s_axi_wdata[124]}]
set_property HD.PARTPIN_LOCS {INT_X41Y57} [get_ports {s_axi_wdata[125]}]
set_property HD.PARTPIN_LOCS {INT_X30Y81} [get_ports {s_axi_wdata[126]}]
set_property HD.PARTPIN_LOCS {INT_X38Y52} [get_ports {s_axi_wdata[127]}]
set_property HD.PARTPIN_LOCS {INT_X40Y52} [get_ports {s_axi_wdata[128]}]
set_property HD.PARTPIN_LOCS {INT_X42Y58} [get_ports {s_axi_wdata[129]}]
set_property HD.PARTPIN_LOCS {INT_X29Y79} [get_ports {s_axi_wdata[12]}]
set_property HD.PARTPIN_LOCS {INT_X41Y50} [get_ports {s_axi_wdata[130]}]
set_property HD.PARTPIN_LOCS {INT_X41Y57} [get_ports {s_axi_wdata[131]}]
set_property HD.PARTPIN_LOCS {INT_X39Y52} [get_ports {s_axi_wdata[132]}]
set_property HD.PARTPIN_LOCS {INT_X39Y50} [get_ports {s_axi_wdata[133]}]
set_property HD.PARTPIN_LOCS {INT_X39Y50} [get_ports {s_axi_wdata[134]}]
set_property HD.PARTPIN_LOCS {INT_X40Y54} [get_ports {s_axi_wdata[135]}]
set_property HD.PARTPIN_LOCS {INT_X40Y51} [get_ports {s_axi_wdata[136]}]
set_property HD.PARTPIN_LOCS {INT_X40Y53} [get_ports {s_axi_wdata[137]}]
set_property HD.PARTPIN_LOCS {INT_X42Y58} [get_ports {s_axi_wdata[138]}]
set_property HD.PARTPIN_LOCS {INT_X40Y52} [get_ports {s_axi_wdata[139]}]
set_property HD.PARTPIN_LOCS {INT_X30Y80} [get_ports {s_axi_wdata[13]}]
set_property HD.PARTPIN_LOCS {INT_X42Y57} [get_ports {s_axi_wdata[140]}]
set_property HD.PARTPIN_LOCS {INT_X41Y56} [get_ports {s_axi_wdata[141]}]
set_property HD.PARTPIN_LOCS {INT_X40Y50} [get_ports {s_axi_wdata[142]}]
set_property HD.PARTPIN_LOCS {INT_X41Y54} [get_ports {s_axi_wdata[143]}]
set_property HD.PARTPIN_LOCS {INT_X42Y56} [get_ports {s_axi_wdata[144]}]
set_property HD.PARTPIN_LOCS {INT_X41Y54} [get_ports {s_axi_wdata[145]}]
set_property HD.PARTPIN_LOCS {INT_X41Y53} [get_ports {s_axi_wdata[146]}]
set_property HD.PARTPIN_LOCS {INT_X38Y49} [get_ports {s_axi_wdata[147]}]
set_property HD.PARTPIN_LOCS {INT_X41Y56} [get_ports {s_axi_wdata[148]}]
set_property HD.PARTPIN_LOCS {INT_X43Y58} [get_ports {s_axi_wdata[149]}]
set_property HD.PARTPIN_LOCS {INT_X29Y80} [get_ports {s_axi_wdata[14]}]
set_property HD.PARTPIN_LOCS {INT_X42Y57} [get_ports {s_axi_wdata[150]}]
set_property HD.PARTPIN_LOCS {INT_X42Y56} [get_ports {s_axi_wdata[151]}]
set_property HD.PARTPIN_LOCS {INT_X41Y54} [get_ports {s_axi_wdata[152]}]
set_property HD.PARTPIN_LOCS {INT_X41Y52} [get_ports {s_axi_wdata[153]}]
set_property HD.PARTPIN_LOCS {INT_X42Y56} [get_ports {s_axi_wdata[154]}]
set_property HD.PARTPIN_LOCS {INT_X43Y57} [get_ports {s_axi_wdata[155]}]
set_property HD.PARTPIN_LOCS {INT_X42Y56} [get_ports {s_axi_wdata[156]}]
set_property HD.PARTPIN_LOCS {INT_X42Y55} [get_ports {s_axi_wdata[157]}]
set_property HD.PARTPIN_LOCS {INT_X41Y54} [get_ports {s_axi_wdata[158]}]
set_property HD.PARTPIN_LOCS {INT_X42Y55} [get_ports {s_axi_wdata[159]}]
set_property HD.PARTPIN_LOCS {INT_X30Y76} [get_ports {s_axi_wdata[15]}]
set_property HD.PARTPIN_LOCS {INT_X41Y52} [get_ports {s_axi_wdata[160]}]
set_property HD.PARTPIN_LOCS {INT_X41Y53} [get_ports {s_axi_wdata[161]}]
set_property HD.PARTPIN_LOCS {INT_X43Y56} [get_ports {s_axi_wdata[162]}]
set_property HD.PARTPIN_LOCS {INT_X43Y56} [get_ports {s_axi_wdata[163]}]
set_property HD.PARTPIN_LOCS {INT_X44Y58} [get_ports {s_axi_wdata[164]}]
set_property HD.PARTPIN_LOCS {INT_X42Y55} [get_ports {s_axi_wdata[165]}]
set_property HD.PARTPIN_LOCS {INT_X42Y55} [get_ports {s_axi_wdata[166]}]
set_property HD.PARTPIN_LOCS {INT_X39Y48} [get_ports {s_axi_wdata[167]}]
set_property HD.PARTPIN_LOCS {INT_X40Y49} [get_ports {s_axi_wdata[168]}]
set_property HD.PARTPIN_LOCS {INT_X41Y52} [get_ports {s_axi_wdata[169]}]
set_property HD.PARTPIN_LOCS {INT_X29Y76} [get_ports {s_axi_wdata[16]}]
set_property HD.PARTPIN_LOCS {INT_X42Y54} [get_ports {s_axi_wdata[170]}]
set_property HD.PARTPIN_LOCS {INT_X40Y50} [get_ports {s_axi_wdata[171]}]
set_property HD.PARTPIN_LOCS {INT_X44Y58} [get_ports {s_axi_wdata[172]}]
set_property HD.PARTPIN_LOCS {INT_X44Y57} [get_ports {s_axi_wdata[173]}]
set_property HD.PARTPIN_LOCS {INT_X43Y55} [get_ports {s_axi_wdata[174]}]
set_property HD.PARTPIN_LOCS {INT_X43Y55} [get_ports {s_axi_wdata[175]}]
set_property HD.PARTPIN_LOCS {INT_X45Y58} [get_ports {s_axi_wdata[176]}]
set_property HD.PARTPIN_LOCS {INT_X42Y54} [get_ports {s_axi_wdata[177]}]
set_property HD.PARTPIN_LOCS {INT_X42Y54} [get_ports {s_axi_wdata[178]}]
set_property HD.PARTPIN_LOCS {INT_X42Y53} [get_ports {s_axi_wdata[179]}]
set_property HD.PARTPIN_LOCS {INT_X29Y69} [get_ports {s_axi_wdata[17]}]
set_property HD.PARTPIN_LOCS {INT_X38Y47} [get_ports {s_axi_wdata[180]}]
set_property HD.PARTPIN_LOCS {INT_X41Y52} [get_ports {s_axi_wdata[181]}]
set_property HD.PARTPIN_LOCS {INT_X41Y51} [get_ports {s_axi_wdata[182]}]
set_property HD.PARTPIN_LOCS {INT_X42Y53} [get_ports {s_axi_wdata[183]}]
set_property HD.PARTPIN_LOCS {INT_X42Y53} [get_ports {s_axi_wdata[184]}]
set_property HD.PARTPIN_LOCS {INT_X41Y51} [get_ports {s_axi_wdata[185]}]
set_property HD.PARTPIN_LOCS {INT_X40Y49} [get_ports {s_axi_wdata[186]}]
set_property HD.PARTPIN_LOCS {INT_X44Y57} [get_ports {s_axi_wdata[187]}]
set_property HD.PARTPIN_LOCS {INT_X43Y54} [get_ports {s_axi_wdata[188]}]
set_property HD.PARTPIN_LOCS {INT_X44Y56} [get_ports {s_axi_wdata[189]}]
set_property HD.PARTPIN_LOCS {INT_X30Y75} [get_ports {s_axi_wdata[18]}]
set_property HD.PARTPIN_LOCS {INT_X44Y56} [get_ports {s_axi_wdata[190]}]
set_property HD.PARTPIN_LOCS {INT_X43Y54} [get_ports {s_axi_wdata[191]}]
set_property HD.PARTPIN_LOCS {INT_X41Y51} [get_ports {s_axi_wdata[192]}]
set_property HD.PARTPIN_LOCS {INT_X42Y53} [get_ports {s_axi_wdata[193]}]
set_property HD.PARTPIN_LOCS {INT_X42Y52} [get_ports {s_axi_wdata[194]}]
set_property HD.PARTPIN_LOCS {INT_X42Y52} [get_ports {s_axi_wdata[195]}]
set_property HD.PARTPIN_LOCS {INT_X38Y47} [get_ports {s_axi_wdata[196]}]
set_property HD.PARTPIN_LOCS {INT_X38Y46} [get_ports {s_axi_wdata[197]}]
set_property HD.PARTPIN_LOCS {INT_X41Y51} [get_ports {s_axi_wdata[198]}]
set_property HD.PARTPIN_LOCS {INT_X38Y47} [get_ports {s_axi_wdata[199]}]
set_property HD.PARTPIN_LOCS {INT_X29Y78} [get_ports {s_axi_wdata[19]}]
set_property HD.PARTPIN_LOCS {INT_X30Y70} [get_ports {s_axi_wdata[1]}]
set_property HD.PARTPIN_LOCS {INT_X45Y58} [get_ports {s_axi_wdata[200]}]
set_property HD.PARTPIN_LOCS {INT_X45Y57} [get_ports {s_axi_wdata[201]}]
set_property HD.PARTPIN_LOCS {INT_X37Y45} [get_ports {s_axi_wdata[202]}]
set_property HD.PARTPIN_LOCS {INT_X44Y56} [get_ports {s_axi_wdata[203]}]
set_property HD.PARTPIN_LOCS {INT_X41Y50} [get_ports {s_axi_wdata[204]}]
set_property HD.PARTPIN_LOCS {INT_X44Y56} [get_ports {s_axi_wdata[205]}]
set_property HD.PARTPIN_LOCS {INT_X43Y53} [get_ports {s_axi_wdata[206]}]
set_property HD.PARTPIN_LOCS {INT_X38Y46} [get_ports {s_axi_wdata[207]}]
set_property HD.PARTPIN_LOCS {INT_X42Y52} [get_ports {s_axi_wdata[208]}]
set_property HD.PARTPIN_LOCS {INT_X38Y46} [get_ports {s_axi_wdata[209]}]
set_property HD.PARTPIN_LOCS {INT_X30Y66} [get_ports {s_axi_wdata[20]}]
set_property HD.PARTPIN_LOCS {INT_X36Y45} [get_ports {s_axi_wdata[210]}]
set_property HD.PARTPIN_LOCS {INT_X40Y48} [get_ports {s_axi_wdata[211]}]
set_property HD.PARTPIN_LOCS {INT_X44Y55} [get_ports {s_axi_wdata[212]}]
set_property HD.PARTPIN_LOCS {INT_X44Y55} [get_ports {s_axi_wdata[213]}]
set_property HD.PARTPIN_LOCS {INT_X38Y45} [get_ports {s_axi_wdata[214]}]
set_property HD.PARTPIN_LOCS {INT_X43Y53} [get_ports {s_axi_wdata[215]}]
set_property HD.PARTPIN_LOCS {INT_X35Y46} [get_ports {s_axi_wdata[216]}]
set_property HD.PARTPIN_LOCS {INT_X42Y52} [get_ports {s_axi_wdata[217]}]
set_property HD.PARTPIN_LOCS {INT_X42Y51} [get_ports {s_axi_wdata[218]}]
set_property HD.PARTPIN_LOCS {INT_X42Y51} [get_ports {s_axi_wdata[219]}]
set_property HD.PARTPIN_LOCS {INT_X30Y77} [get_ports {s_axi_wdata[21]}]
set_property HD.PARTPIN_LOCS {INT_X41Y50} [get_ports {s_axi_wdata[220]}]
set_property HD.PARTPIN_LOCS {INT_X41Y50} [get_ports {s_axi_wdata[221]}]
set_property HD.PARTPIN_LOCS {INT_X41Y49} [get_ports {s_axi_wdata[222]}]
set_property HD.PARTPIN_LOCS {INT_X38Y45} [get_ports {s_axi_wdata[223]}]
set_property HD.PARTPIN_LOCS {INT_X44Y55} [get_ports {s_axi_wdata[224]}]
set_property HD.PARTPIN_LOCS {INT_X41Y49} [get_ports {s_axi_wdata[225]}]
set_property HD.PARTPIN_LOCS {INT_X40Y47} [get_ports {s_axi_wdata[226]}]
set_property HD.PARTPIN_LOCS {INT_X40Y47} [get_ports {s_axi_wdata[227]}]
set_property HD.PARTPIN_LOCS {INT_X46Y58} [get_ports {s_axi_wdata[228]}]
set_property HD.PARTPIN_LOCS {INT_X45Y57} [get_ports {s_axi_wdata[229]}]
set_property HD.PARTPIN_LOCS {INT_X30Y65} [get_ports {s_axi_wdata[22]}]
set_property HD.PARTPIN_LOCS {INT_X45Y56} [get_ports {s_axi_wdata[230]}]
set_property HD.PARTPIN_LOCS {INT_X45Y56} [get_ports {s_axi_wdata[231]}]
set_property HD.PARTPIN_LOCS {INT_X36Y45} [get_ports {s_axi_wdata[232]}]
set_property HD.PARTPIN_LOCS {INT_X44Y54} [get_ports {s_axi_wdata[233]}]
set_property HD.PARTPIN_LOCS {INT_X35Y46} [get_ports {s_axi_wdata[234]}]
set_property HD.PARTPIN_LOCS {INT_X44Y55} [get_ports {s_axi_wdata[235]}]
set_property HD.PARTPIN_LOCS {INT_X44Y54} [get_ports {s_axi_wdata[236]}]
set_property HD.PARTPIN_LOCS {INT_X43Y52} [get_ports {s_axi_wdata[237]}]
set_property HD.PARTPIN_LOCS {INT_X43Y52} [get_ports {s_axi_wdata[238]}]
set_property HD.PARTPIN_LOCS {INT_X46Y57} [get_ports {s_axi_wdata[239]}]
set_property HD.PARTPIN_LOCS {INT_X30Y78} [get_ports {s_axi_wdata[23]}]
set_property HD.PARTPIN_LOCS {INT_X41Y49} [get_ports {s_axi_wdata[240]}]
set_property HD.PARTPIN_LOCS {INT_X42Y51} [get_ports {s_axi_wdata[241]}]
set_property HD.PARTPIN_LOCS {INT_X42Y51} [get_ports {s_axi_wdata[242]}]
set_property HD.PARTPIN_LOCS {INT_X45Y56} [get_ports {s_axi_wdata[243]}]
set_property HD.PARTPIN_LOCS {INT_X42Y50} [get_ports {s_axi_wdata[244]}]
set_property HD.PARTPIN_LOCS {INT_X42Y50} [get_ports {s_axi_wdata[245]}]
set_property HD.PARTPIN_LOCS {INT_X30Y57} [get_ports {s_axi_wdata[246]}]
set_property HD.PARTPIN_LOCS {INT_X45Y56} [get_ports {s_axi_wdata[247]}]
set_property HD.PARTPIN_LOCS {INT_X45Y55} [get_ports {s_axi_wdata[248]}]
set_property HD.PARTPIN_LOCS {INT_X36Y45} [get_ports {s_axi_wdata[249]}]
set_property HD.PARTPIN_LOCS {INT_X29Y75} [get_ports {s_axi_wdata[24]}]
set_property HD.PARTPIN_LOCS {INT_X36Y44} [get_ports {s_axi_wdata[250]}]
set_property HD.PARTPIN_LOCS {INT_X36Y44} [get_ports {s_axi_wdata[251]}]
set_property HD.PARTPIN_LOCS {INT_X38Y44} [get_ports {s_axi_wdata[252]}]
set_property HD.PARTPIN_LOCS {INT_X37Y43} [get_ports {s_axi_wdata[253]}]
set_property HD.PARTPIN_LOCS {INT_X41Y49} [get_ports {s_axi_wdata[254]}]
set_property HD.PARTPIN_LOCS {INT_X45Y55} [get_ports {s_axi_wdata[255]}]
set_property HD.PARTPIN_LOCS {INT_X30Y63} [get_ports {s_axi_wdata[25]}]
set_property HD.PARTPIN_LOCS {INT_X30Y64} [get_ports {s_axi_wdata[26]}]
set_property HD.PARTPIN_LOCS {INT_X30Y81} [get_ports {s_axi_wdata[27]}]
set_property HD.PARTPIN_LOCS {INT_X30Y73} [get_ports {s_axi_wdata[28]}]
set_property HD.PARTPIN_LOCS {INT_X29Y75} [get_ports {s_axi_wdata[29]}]
set_property HD.PARTPIN_LOCS {INT_X30Y65} [get_ports {s_axi_wdata[2]}]
set_property HD.PARTPIN_LOCS {INT_X30Y83} [get_ports {s_axi_wdata[30]}]
set_property HD.PARTPIN_LOCS {INT_X29Y80} [get_ports {s_axi_wdata[31]}]
set_property HD.PARTPIN_LOCS {INT_X29Y77} [get_ports {s_axi_wdata[32]}]
set_property HD.PARTPIN_LOCS {INT_X30Y73} [get_ports {s_axi_wdata[33]}]
set_property HD.PARTPIN_LOCS {INT_X29Y73} [get_ports {s_axi_wdata[34]}]
set_property HD.PARTPIN_LOCS {INT_X30Y82} [get_ports {s_axi_wdata[35]}]
set_property HD.PARTPIN_LOCS {INT_X29Y72} [get_ports {s_axi_wdata[36]}]
set_property HD.PARTPIN_LOCS {INT_X29Y78} [get_ports {s_axi_wdata[37]}]
set_property HD.PARTPIN_LOCS {INT_X29Y71} [get_ports {s_axi_wdata[38]}]
set_property HD.PARTPIN_LOCS {INT_X30Y82} [get_ports {s_axi_wdata[39]}]
set_property HD.PARTPIN_LOCS {INT_X30Y78} [get_ports {s_axi_wdata[3]}]
set_property HD.PARTPIN_LOCS {INT_X29Y77} [get_ports {s_axi_wdata[40]}]
set_property HD.PARTPIN_LOCS {INT_X29Y73} [get_ports {s_axi_wdata[41]}]
set_property HD.PARTPIN_LOCS {INT_X30Y63} [get_ports {s_axi_wdata[42]}]
set_property HD.PARTPIN_LOCS {INT_X30Y80} [get_ports {s_axi_wdata[43]}]
set_property HD.PARTPIN_LOCS {INT_X29Y69} [get_ports {s_axi_wdata[44]}]
set_property HD.PARTPIN_LOCS {INT_X29Y77} [get_ports {s_axi_wdata[45]}]
set_property HD.PARTPIN_LOCS {INT_X29Y79} [get_ports {s_axi_wdata[46]}]
set_property HD.PARTPIN_LOCS {INT_X28Y73} [get_ports {s_axi_wdata[47]}]
set_property HD.PARTPIN_LOCS {INT_X30Y84} [get_ports {s_axi_wdata[48]}]
set_property HD.PARTPIN_LOCS {INT_X29Y76} [get_ports {s_axi_wdata[49]}]
set_property HD.PARTPIN_LOCS {INT_X29Y70} [get_ports {s_axi_wdata[4]}]
set_property HD.PARTPIN_LOCS {INT_X28Y73} [get_ports {s_axi_wdata[50]}]
set_property HD.PARTPIN_LOCS {INT_X29Y75} [get_ports {s_axi_wdata[51]}]
set_property HD.PARTPIN_LOCS {INT_X29Y70} [get_ports {s_axi_wdata[52]}]
set_property HD.PARTPIN_LOCS {INT_X29Y74} [get_ports {s_axi_wdata[53]}]
set_property HD.PARTPIN_LOCS {INT_X29Y71} [get_ports {s_axi_wdata[54]}]
set_property HD.PARTPIN_LOCS {INT_X30Y83} [get_ports {s_axi_wdata[55]}]
set_property HD.PARTPIN_LOCS {INT_X28Y71} [get_ports {s_axi_wdata[56]}]
set_property HD.PARTPIN_LOCS {INT_X29Y75} [get_ports {s_axi_wdata[57]}]
set_property HD.PARTPIN_LOCS {INT_X29Y65} [get_ports {s_axi_wdata[58]}]
set_property HD.PARTPIN_LOCS {INT_X28Y72} [get_ports {s_axi_wdata[59]}]
set_property HD.PARTPIN_LOCS {INT_X30Y79} [get_ports {s_axi_wdata[5]}]
set_property HD.PARTPIN_LOCS {INT_X29Y67} [get_ports {s_axi_wdata[60]}]
set_property HD.PARTPIN_LOCS {INT_X29Y78} [get_ports {s_axi_wdata[61]}]
set_property HD.PARTPIN_LOCS {INT_X29Y68} [get_ports {s_axi_wdata[62]}]
set_property HD.PARTPIN_LOCS {INT_X28Y72} [get_ports {s_axi_wdata[63]}]
set_property HD.PARTPIN_LOCS {INT_X38Y43} [get_ports {s_axi_wdata[64]}]
set_property HD.PARTPIN_LOCS {INT_X44Y54} [get_ports {s_axi_wdata[65]}]
set_property HD.PARTPIN_LOCS {INT_X38Y43} [get_ports {s_axi_wdata[66]}]
set_property HD.PARTPIN_LOCS {INT_X39Y45} [get_ports {s_axi_wdata[67]}]
set_property HD.PARTPIN_LOCS {INT_X44Y54} [get_ports {s_axi_wdata[68]}]
set_property HD.PARTPIN_LOCS {INT_X44Y53} [get_ports {s_axi_wdata[69]}]
set_property HD.PARTPIN_LOCS {INT_X30Y69} [get_ports {s_axi_wdata[6]}]
set_property HD.PARTPIN_LOCS {INT_X44Y53} [get_ports {s_axi_wdata[70]}]
set_property HD.PARTPIN_LOCS {INT_X43Y51} [get_ports {s_axi_wdata[71]}]
set_property HD.PARTPIN_LOCS {INT_X42Y50} [get_ports {s_axi_wdata[72]}]
set_property HD.PARTPIN_LOCS {INT_X40Y45} [get_ports {s_axi_wdata[73]}]
set_property HD.PARTPIN_LOCS {INT_X36Y43} [get_ports {s_axi_wdata[74]}]
set_property HD.PARTPIN_LOCS {INT_X43Y51} [get_ports {s_axi_wdata[75]}]
set_property HD.PARTPIN_LOCS {INT_X35Y46} [get_ports {s_axi_wdata[76]}]
set_property HD.PARTPIN_LOCS {INT_X42Y50} [get_ports {s_axi_wdata[77]}]
set_property HD.PARTPIN_LOCS {INT_X35Y46} [get_ports {s_axi_wdata[78]}]
set_property HD.PARTPIN_LOCS {INT_X39Y41} [get_ports {s_axi_wdata[79]}]
set_property HD.PARTPIN_LOCS {INT_X29Y77} [get_ports {s_axi_wdata[7]}]
set_property HD.PARTPIN_LOCS {INT_X40Y46} [get_ports {s_axi_wdata[80]}]
set_property HD.PARTPIN_LOCS {INT_X38Y48} [get_ports {s_axi_wdata[81]}]
set_property HD.PARTPIN_LOCS {INT_X38Y56} [get_ports {s_axi_wdata[82]}]
set_property HD.PARTPIN_LOCS {INT_X41Y55} [get_ports {s_axi_wdata[83]}]
set_property HD.PARTPIN_LOCS {INT_X38Y56} [get_ports {s_axi_wdata[84]}]
set_property HD.PARTPIN_LOCS {INT_X37Y41} [get_ports {s_axi_wdata[85]}]
set_property HD.PARTPIN_LOCS {INT_X38Y40} [get_ports {s_axi_wdata[86]}]
set_property HD.PARTPIN_LOCS {INT_X37Y41} [get_ports {s_axi_wdata[87]}]
set_property HD.PARTPIN_LOCS {INT_X40Y57} [get_ports {s_axi_wdata[88]}]
set_property HD.PARTPIN_LOCS {INT_X40Y58} [get_ports {s_axi_wdata[89]}]
set_property HD.PARTPIN_LOCS {INT_X30Y76} [get_ports {s_axi_wdata[8]}]
set_property HD.PARTPIN_LOCS {INT_X39Y57} [get_ports {s_axi_wdata[90]}]
set_property HD.PARTPIN_LOCS {INT_X41Y56} [get_ports {s_axi_wdata[91]}]
set_property HD.PARTPIN_LOCS {INT_X38Y48} [get_ports {s_axi_wdata[92]}]
set_property HD.PARTPIN_LOCS {INT_X41Y58} [get_ports {s_axi_wdata[93]}]
set_property HD.PARTPIN_LOCS {INT_X38Y55} [get_ports {s_axi_wdata[94]}]
set_property HD.PARTPIN_LOCS {INT_X38Y51} [get_ports {s_axi_wdata[95]}]
set_property HD.PARTPIN_LOCS {INT_X30Y74} [get_ports {s_axi_wdata[96]}]
set_property HD.PARTPIN_LOCS {INT_X39Y42} [get_ports {s_axi_wdata[97]}]
set_property HD.PARTPIN_LOCS {INT_X39Y56} [get_ports {s_axi_wdata[98]}]
set_property HD.PARTPIN_LOCS {INT_X41Y53} [get_ports {s_axi_wdata[99]}]
set_property HD.PARTPIN_LOCS {INT_X30Y72} [get_ports {s_axi_wdata[9]}]
set_property HD.PARTPIN_LOCS {INT_X36Y46} [get_ports s_axi_wlast]
set_property HD.PARTPIN_LOCS {INT_X30Y56} [get_ports s_axi_wready]
set_property HD.PARTPIN_LOCS {INT_X38Y55} [get_ports {s_axi_wstrb[0]}]
set_property HD.PARTPIN_LOCS {INT_X37Y42} [get_ports {s_axi_wstrb[10]}]
set_property HD.PARTPIN_LOCS {INT_X36Y41} [get_ports {s_axi_wstrb[11]}]
set_property HD.PARTPIN_LOCS {INT_X36Y41} [get_ports {s_axi_wstrb[12]}]
set_property HD.PARTPIN_LOCS {INT_X37Y44} [get_ports {s_axi_wstrb[13]}]
set_property HD.PARTPIN_LOCS {INT_X40Y55} [get_ports {s_axi_wstrb[14]}]
set_property HD.PARTPIN_LOCS {INT_X40Y54} [get_ports {s_axi_wstrb[15]}]
set_property HD.PARTPIN_LOCS {INT_X37Y46} [get_ports {s_axi_wstrb[16]}]
set_property HD.PARTPIN_LOCS {INT_X38Y46} [get_ports {s_axi_wstrb[17]}]
set_property HD.PARTPIN_LOCS {INT_X38Y48} [get_ports {s_axi_wstrb[18]}]
set_property HD.PARTPIN_LOCS {INT_X38Y48} [get_ports {s_axi_wstrb[19]}]
set_property HD.PARTPIN_LOCS {INT_X38Y47} [get_ports {s_axi_wstrb[1]}]
set_property HD.PARTPIN_LOCS {INT_X42Y54} [get_ports {s_axi_wstrb[20]}]
set_property HD.PARTPIN_LOCS {INT_X37Y44} [get_ports {s_axi_wstrb[21]}]
set_property HD.PARTPIN_LOCS {INT_X36Y46} [get_ports {s_axi_wstrb[22]}]
set_property HD.PARTPIN_LOCS {INT_X37Y45} [get_ports {s_axi_wstrb[23]}]
set_property HD.PARTPIN_LOCS {INT_X40Y48} [get_ports {s_axi_wstrb[24]}]
set_property HD.PARTPIN_LOCS {INT_X38Y45} [get_ports {s_axi_wstrb[25]}]
set_property HD.PARTPIN_LOCS {INT_X38Y45} [get_ports {s_axi_wstrb[26]}]
set_property HD.PARTPIN_LOCS {INT_X38Y44} [get_ports {s_axi_wstrb[27]}]
set_property HD.PARTPIN_LOCS {INT_X38Y44} [get_ports {s_axi_wstrb[28]}]
set_property HD.PARTPIN_LOCS {INT_X38Y44} [get_ports {s_axi_wstrb[29]}]
set_property HD.PARTPIN_LOCS {INT_X35Y45} [get_ports {s_axi_wstrb[2]}]
set_property HD.PARTPIN_LOCS {INT_X38Y43} [get_ports {s_axi_wstrb[30]}]
set_property HD.PARTPIN_LOCS {INT_X36Y44} [get_ports {s_axi_wstrb[31]}]
set_property HD.PARTPIN_LOCS {INT_X36Y43} [get_ports {s_axi_wstrb[3]}]
set_property HD.PARTPIN_LOCS {INT_X41Y48} [get_ports {s_axi_wstrb[4]}]
set_property HD.PARTPIN_LOCS {INT_X41Y48} [get_ports {s_axi_wstrb[5]}]
set_property HD.PARTPIN_LOCS {INT_X37Y43} [get_ports {s_axi_wstrb[6]}]
set_property HD.PARTPIN_LOCS {INT_X40Y46} [get_ports {s_axi_wstrb[7]}]
set_property HD.PARTPIN_LOCS {INT_X35Y45} [get_ports {s_axi_wstrb[8]}]
set_property HD.PARTPIN_LOCS {INT_X37Y42} [get_ports {s_axi_wstrb[9]}]
set_property HD.PARTPIN_LOCS {INT_X39Y58} [get_ports s_axi_wvalid]
