{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652086842934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652086842936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 14:30:42 2022 " "Processing started: Mon May 09 14:30:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652086842936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652086842936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652086842937 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652086842995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652086843538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652086843538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086843571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086843571 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "165 " "The Timing Analyzer is analyzing 165 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652086844098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Risc_Multicycle_Quartus.sdc " "Synopsys Design Constraints File file not found: 'Risc_Multicycle_Quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652086844139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086844140 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\] " "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652086844145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652086844145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S22 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S22 risc_processor:add_instance\|state_transition:control_logic\|CS.S22" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652086844145 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652086844145 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|combout " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652086844148 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|datac " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652086844148 ""}  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1652086844148 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086844151 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652086844151 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652086844155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652086844155 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652086844157 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652086844163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652086844311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652086844311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.748 " "Worst-case setup slack is -12.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.748           -1277.490 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "  -12.748           -1277.490 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.086            -364.329 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "  -12.086            -364.329 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.666           -5402.174 input_vector\[0\]  " "  -10.666           -5402.174 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086844312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.082 " "Worst-case hold slack is -6.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.082            -106.343 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -6.082            -106.343 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.548              -6.561 input_vector\[0\]  " "   -2.548              -6.561 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.493               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086844325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.690 " "Worst-case recovery slack is -4.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.690              -9.014 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.690              -9.014 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086844330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.158 " "Worst-case removal slack is 3.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.158               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    3.158               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086844335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.172 " "Worst-case minimum pulse width slack is -4.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.172           -2504.056 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.172           -2504.056 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -685.244 input_vector\[0\]  " "   -0.724            -685.244 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -0.226 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.099              -0.226 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086844340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086844340 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652086844374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652086844401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652086846490 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086846640 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652086846640 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652086846641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652086846666 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652086846666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.738 " "Worst-case setup slack is -12.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.738           -1288.007 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "  -12.738           -1288.007 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.225            -365.682 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "  -12.225            -365.682 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.342           -5116.506 input_vector\[0\]  " "  -10.342           -5116.506 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086846667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.913 " "Worst-case hold slack is -5.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.913            -112.218 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -5.913            -112.218 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.747              -7.580 input_vector\[0\]  " "   -2.747              -7.580 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.364               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086846679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.833 " "Worst-case recovery slack is -4.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.833              -9.389 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.833              -9.389 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086846683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.317 " "Worst-case removal slack is 3.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.317               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    3.317               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086846685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.154 " "Worst-case minimum pulse width slack is -4.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.154           -2510.429 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.154           -2510.429 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -684.664 input_vector\[0\]  " "   -0.724            -684.664 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.455 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.145              -0.455 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086846689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086846689 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652086846717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652086846943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652086848355 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086848706 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652086848706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652086848706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652086848721 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652086848721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.147 " "Worst-case setup slack is -6.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.147            -558.721 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -6.147            -558.721 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.297            -153.188 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -5.297            -153.188 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.008           -2482.239 input_vector\[0\]  " "   -5.008           -2482.239 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086848785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.790 " "Worst-case hold slack is -2.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.790             -42.918 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -2.790             -42.918 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.026              -2.066 input_vector\[0\]  " "   -1.026              -2.066 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.272               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086848800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.458 " "Worst-case recovery slack is -1.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.458              -2.710 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.458              -2.710 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086848808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.452 " "Worst-case removal slack is 1.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.452               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    1.452               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086848810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.774 " "Worst-case minimum pulse width slack is -1.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.774            -676.012 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.774            -676.012 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093             -51.040 input_vector\[0\]  " "   -0.093             -51.040 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.020               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086848814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086848814 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652086848845 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652086849015 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652086849015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652086849016 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652086849028 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652086849028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.516 " "Worst-case setup slack is -5.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.516            -503.879 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -5.516            -503.879 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.814            -139.010 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -4.814            -139.010 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.299           -2099.805 input_vector\[0\]  " "   -4.299           -2099.805 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086849029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.484 " "Worst-case hold slack is -2.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.484             -36.548 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -2.484             -36.548 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.043              -2.129 input_vector\[0\]  " "   -1.043              -2.129 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.229               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086849042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.431 " "Worst-case recovery slack is -1.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431              -2.678 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.431              -2.678 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086849046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.488 " "Worst-case removal slack is 1.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.488               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    1.488               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086849051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.511 " "Worst-case minimum pulse width slack is -1.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.511            -571.480 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.511            -571.480 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -52.034 input_vector\[0\]  " "   -0.091             -52.034 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.090               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652086849055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652086849055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652086850804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652086850806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5217 " "Peak virtual memory: 5217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652086850887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 14:30:50 2022 " "Processing ended: Mon May 09 14:30:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652086850887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652086850887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652086850887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652086850887 ""}
