{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751352978551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751352978551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 01 10:56:18 2025 " "Processing started: Tue Jul 01 10:56:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751352978551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1751352978551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsi -c mipsi --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mipsi -c mipsi --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1751352978553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1751352979140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1751352979140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 2 2 " "Found 2 design units, including 2 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751352988754 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_display " "Found entity 2: hex_display" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/baseline_c5gx.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "MEMORY.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/MEMORY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_mips.v(159) " "Verilog HDL information at top_mips.v(159): always construct contains both blocking and non-blocking assignments" {  } { { "top_mips.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1751352988754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file top_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mips " "Found entity 1: top_mips" {  } { { "top_mips.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/InstructionDecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751352988754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Found entity 1: gpr" {  } { { "gpr.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/gpr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751352988770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751352988770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ie.v 1 1 " "Found 1 design units, including 1 entities, in source file ie.v" { { "Info" "ISGN_ENTITY_NAME" "1 IE " "Found entity 1: IE" {  } { { "IE.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/IE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751352988770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751352988770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751352988770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751352988770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1751352988801 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(29) " "Verilog HDL warning at testbench.v(29): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/testbench.v" 29 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1751352988823 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "==== MIPS Processor Simulation Start ==== testbench.v(32) " "Verilog HDL Display System Task info at testbench.v(32): ==== MIPS Processor Simulation Start ====" {  } { { "testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/testbench.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1751352988823 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(33) " "Verilog HDL warning at testbench.v(33): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/testbench.v" 33 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1751352988823 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(34) " "Verilog HDL warning at testbench.v(34): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/testbench.v" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1751352988823 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "==== Simulation Finished ==== testbench.v(74) " "Verilog HDL Display System Task info at testbench.v(74): ==== Simulation Finished ====" {  } { { "testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/testbench.v" 74 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1751352988823 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(75) " "Verilog HDL warning at testbench.v(75): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/testbench.v" 75 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1751352988823 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mips top_mips:uut " "Elaborating entity \"top_mips\" for hierarchy \"top_mips:uut\"" {  } { { "testbench.v" "uut" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/testbench.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751352988823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD top_mips.v(31) " "Verilog HDL or VHDL warning at top_mips.v(31): object \"RD\" assigned a value but never read" {  } { { "top_mips.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751352988823 "|baseline_c5gx|top_mips:uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GP_WE_reg top_mips.v(57) " "Verilog HDL or VHDL warning at top_mips.v(57): object \"GP_WE_reg\" assigned a value but never read" {  } { { "top_mips.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751352988823 "|baseline_c5gx|top_mips:uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_SRCB top_mips.v(108) " "Verilog HDL or VHDL warning at top_mips.v(108): object \"ALU_SRCB\" assigned a value but never read" {  } { { "top_mips.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751352988823 "|baseline_c5gx|top_mips:uut"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_mips.v(231) " "Verilog HDL Case Statement information at top_mips.v(231): all case item expressions in this case statement are onehot" {  } { { "top_mips.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 231 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751352988823 "|baseline_c5gx|top_mips:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY top_mips:uut\|MEMORY:instr_mem " "Elaborating entity \"MEMORY\" for hierarchy \"top_mips:uut\|MEMORY:instr_mem\"" {  } { { "top_mips.v" "instr_mem" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751352988823 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 255 MEMORY.v(13) " "Verilog HDL warning at MEMORY.v(13): number of words (5) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "MEMORY.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/MEMORY.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751352988823 "|baseline_c5gx|top_mips:uut|MEMORY:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder top_mips:uut\|InstructionDecoder:decoder " "Elaborating entity \"InstructionDecoder\" for hierarchy \"top_mips:uut\|InstructionDecoder:decoder\"" {  } { { "top_mips.v" "decoder" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751352988839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpr top_mips:uut\|gpr:regfile " "Elaborating entity \"gpr\" for hierarchy \"top_mips:uut\|gpr:regfile\"" {  } { { "top_mips.v" "regfile" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751352988839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IE top_mips:uut\|IE:imm_extender " "Elaborating entity \"IE\" for hierarchy \"top_mips:uut\|IE:imm_extender\"" {  } { { "top_mips.v" "imm_extender" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751352988855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU top_mips:uut\|ALU:alu_core " "Elaborating entity \"ALU\" for hierarchy \"top_mips:uut\|ALU:alu_core\"" {  } { { "top_mips.v" "alu_core" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751352988855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter top_mips:uut\|Shifter:shifter_unit " "Elaborating entity \"Shifter\" for hierarchy \"top_mips:uut\|Shifter:shifter_unit\"" {  } { { "top_mips.v" "shifter_unit" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/top_mips.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751352988855 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sntd Shifter.v(12) " "Verilog HDL Always Construct warning at Shifter.v(12): inferring latch(es) for variable \"Sntd\", which holds its previous value in one or more paths through the always construct" {  } { { "Shifter.v" "" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/Shifter.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751352988855 "|baseline_c5gx|top_mips:uut|Shifter:shifter_unit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "C:/Users/admin/Desktop/Quartus/Mips processor/testbench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1751352989024 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1751352989024 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1751352989244 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/Desktop/Quartus/Mips processor/output_files/mipsi.map.smsg " "Generated suppressed messages file C:/Users/admin/Desktop/Quartus/Mips processor/output_files/mipsi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1751352989276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751352989291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 01 10:56:29 2025 " "Processing ended: Tue Jul 01 10:56:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751352989291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751352989291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751352989291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1751352989291 ""}
