
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: nand                            |Circuit 2: nand                            
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (2)                
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
sky130_fd_pr__nfet_01v8:3 vs. sky130_fd_pr__nfet_01v8:M2:
 w circuit1: 2   circuit2: 1   (delta=66.7%, cutoff=1%)
sky130_fd_pr__nfet_01v8:1 vs. sky130_fd_pr__nfet_01v8:M3:
 w circuit1: 2   circuit2: 1   (delta=66.7%, cutoff=1%)
sky130_fd_pr__pfet_01v8:0 vs. sky130_fd_pr__pfet_01v8:M11:
 w circuit1: 3   circuit2: 1   (delta=100%, cutoff=1%)
sky130_fd_pr__pfet_01v8:2 vs. sky130_fd_pr__pfet_01v8:M1:
 w circuit1: 3   circuit2: 1   (delta=100%, cutoff=1%)

Subcircuit pins:
Circuit 1: nand                            |Circuit 2: nand                            
-------------------------------------------|-------------------------------------------
Vpwr                                       |Vpwr                                       
B                                          |B                                          
A                                          |A                                          
Vgnd                                       |Vgnd                                       
OUT                                        |OUT                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nand and nand are equivalent.

Subcircuit summary:
Circuit 1: inverter                        |Circuit 2: inverter                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
sky130_fd_pr__nfet_01v8:1 vs. sky130_fd_pr__nfet_01v8:M2:
 w circuit1: 2   circuit2: 1   (delta=66.7%, cutoff=1%)
sky130_fd_pr__pfet_01v8:0 vs. sky130_fd_pr__pfet_01v8:M11:
 w circuit1: 3   circuit2: 1   (delta=100%, cutoff=1%)

Subcircuit pins:
Circuit 1: inverter                        |Circuit 2: inverter                        
-------------------------------------------|-------------------------------------------
OUT                                        |OUT                                        
IN                                         |IN                                         
Vgnd                                       |Vgnd                                       
Vpwr                                       |Vpwr                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes inverter and inverter are equivalent.

Subcircuit summary:
Circuit 1: dff                             |Circuit 2: dff                             
-------------------------------------------|-------------------------------------------
nand (4)                                   |nand (4)                                   
inverter (1)                               |inverter (1)                               
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dff                             |Circuit 2: dff                             
-------------------------------------------|-------------------------------------------
Vpwr                                       |Vpwr                                       
Vgnd                                       |Vgnd                                       
D                                          |D                                          
CLK                                        |CLK                                        
QNOT                                       |QNOT                                       
Q                                          |Q                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dff and dff are equivalent.

Cell mux (0) disconnected node: m1_620_660#
Subcircuit summary:
Circuit 1: mux                             |Circuit 2: mux                             
-------------------------------------------|-------------------------------------------
inverter (1)                               |inverter (1)                               
nand (3)                                   |nand (3)                                   
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 11 **Mismatch**            |Number of nets: 9 **Mismatch**             
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: mux                             |Circuit 2: mux                             

---------------------------------------------------------------------------------------
Net: S                                     |Net: S                                     
  nand/A = 1                               |  nand/A = 1                               
                                           |  inverter/IN = 1                          
                                           |                                           
Net: inverter_0/OUT                        |Net: net1                                  
  inverter/OUT = 1                         |  inverter/OUT = 1                         
                                           |  nand/A = 1                               
                                           |                                           
Net: inverter_0/IN                         |(no matching net)                          
  inverter/IN = 1                          |                                           
                                           |                                           
Net: nand_1/A                              |(no matching net)                          
  nand/A = 1                               |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits mux mux

Subcircuit summary:
Circuit 1: muxdd                           |Circuit 2: muxdd                           
-------------------------------------------|-------------------------------------------
dff (1)                                    |dff (1)                                    
inverter (1)                               |inverter (1)                               
nand (3)                                   |nand (3)                                   
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: muxdd                           |Circuit 2: muxdd                           
-------------------------------------------|-------------------------------------------
D                                          |D                                          
S                                          |S                                          
Vpwr                                       |Vpwr                                       
Vgnd                                       |Vgnd                                       
QNOT                                       |QNOT                                       
CLK                                        |CLK                                        
Q                                          |Q                                          
B                                          |B                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes muxdd and muxdd are equivalent.

Final result: Circuits match uniquely.
.

The following cells had property errors:
 nand
 inverter
