// Seed: 1170126793
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5
);
  wire id_7;
  wire id_8;
  id_9(
      .id_0(1), .id_1(id_1), .id_2((id_3)), .id_3(), .id_4(1), .id_5(id_7)
  );
  wand id_10;
  id_11(
      .id_0(id_0 == 1), .id_1(id_9), .id_2(1'h0), .id_3(1'b0 ^ 1), .id_4(id_5)
  );
  assign id_10 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input uwire id_3,
    output wire id_4,
    input tri id_5,
    input wor id_6,
    output tri0 id_7,
    input wor id_8,
    input wand id_9,
    input tri0 id_10,
    input wire id_11,
    input wor id_12,
    input wor id_13,
    input supply0 id_14
    , id_17,
    output wor id_15
);
  id_18(
      .id_0(1), .id_1(id_4), .id_2(), .id_3(id_10), .id_4(1'b0)
  ); module_0(
      id_14, id_2, id_6, id_2, id_2, id_7
  );
  wire id_19;
endmodule
