{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 18:45:34 2019 " "Info: Processing started: Sun Oct 13 18:45:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp71494 -c exp71494 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp71494 -c exp71494 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 74194:inst\|39 74194:inst\|39 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"74194:inst\|39\" and destination register \"74194:inst\|39\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.533 ns + Longest register register " "Info: + Longest register to register delay is 1.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst\|39 1 REG LCFF_X1_Y6_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 4; REG Node = '74194:inst\|39'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.370 ns) 0.843 ns 74194:inst\|35~0 2 COMB LCCOMB_X1_Y6_N12 1 " "Info: 2: + IC(0.473 ns) + CELL(0.370 ns) = 0.843 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = '74194:inst\|35~0'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { 74194:inst|39 74194:inst|35~0 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 744 808 584 "35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 1.425 ns 74194:inst\|35~1 3 COMB LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 1.425 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = '74194:inst\|35~1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { 74194:inst|35~0 74194:inst|35~1 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 744 808 584 "35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.533 ns 74194:inst\|39 4 REG LCFF_X1_Y6_N21 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.533 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 4; REG Node = '74194:inst\|39'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst|35~1 74194:inst|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 44.62 % ) " "Info: Total cell delay = 0.684 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.849 ns ( 55.38 % ) " "Info: Total interconnect delay = 0.849 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { 74194:inst|39 74194:inst|35~0 74194:inst|35~1 74194:inst|39 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.533 ns" { 74194:inst|39 {} 74194:inst|35~0 {} 74194:inst|35~1 {} 74194:inst|39 {} } { 0.000ns 0.473ns 0.376ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.721 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns 74194:inst\|39 3 REG LCFF_X1_Y6_N21 4 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 4; REG Node = '74194:inst\|39'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl 74194:inst|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl 74194:inst|39 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|39 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.721 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns 74194:inst\|39 3 REG LCFF_X1_Y6_N21 4 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 4; REG Node = '74194:inst\|39'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl 74194:inst|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl 74194:inst|39 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|39 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl 74194:inst|39 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|39 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { 74194:inst|39 74194:inst|35~0 74194:inst|35~1 74194:inst|39 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.533 ns" { 74194:inst|39 {} 74194:inst|35~0 {} 74194:inst|35~1 {} 74194:inst|39 {} } { 0.000ns 0.473ns 0.376ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl 74194:inst|39 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|39 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst|39 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { 74194:inst|39 {} } {  } {  } "" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74194:inst\|38 s1 clk 5.903 ns register " "Info: tsu for register \"74194:inst\|38\" (data pin = \"s1\", clock pin = \"clk\") is 5.903 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.664 ns + Longest pin register " "Info: + Longest pin to register delay is 8.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns s1 1 PIN PIN_136 6 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_136; Fanout = 6; PIN Node = 's1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 248 112 280 264 "s1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.378 ns) + CELL(0.651 ns) 7.973 ns 74194:inst\|34~0 2 COMB LCCOMB_X1_Y6_N6 1 " "Info: 2: + IC(6.378 ns) + CELL(0.651 ns) = 7.973 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 1; COMB Node = '74194:inst\|34~0'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.029 ns" { s1 74194:inst|34~0 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 8.556 ns 74194:inst\|34~1 3 COMB LCCOMB_X1_Y6_N22 1 " "Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 8.556 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = '74194:inst\|34~1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { 74194:inst|34~0 74194:inst|34~1 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.664 ns 74194:inst\|38 4 REG LCFF_X1_Y6_N23 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.664 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 3; REG Node = '74194:inst\|38'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst|34~1 74194:inst|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 22.03 % ) " "Info: Total cell delay = 1.909 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.755 ns ( 77.97 % ) " "Info: Total interconnect delay = 6.755 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.664 ns" { s1 74194:inst|34~0 74194:inst|34~1 74194:inst|38 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.664 ns" { s1 {} s1~combout {} 74194:inst|34~0 {} 74194:inst|34~1 {} 74194:inst|38 {} } { 0.000ns 0.000ns 6.378ns 0.377ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.721 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns 74194:inst\|38 3 REG LCFF_X1_Y6_N23 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 3; REG Node = '74194:inst\|38'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl 74194:inst|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl 74194:inst|38 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|38 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.664 ns" { s1 74194:inst|34~0 74194:inst|34~1 74194:inst|38 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.664 ns" { s1 {} s1~combout {} 74194:inst|34~0 {} 74194:inst|34~1 {} 74194:inst|38 {} } { 0.000ns 0.000ns 6.378ns 0.377ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.206ns 0.108ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl 74194:inst|38 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|38 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qa 74194:inst\|41 7.525 ns register " "Info: tco from clock \"clk\" to destination pin \"qa\" through register \"74194:inst\|41\" is 7.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.721 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns 74194:inst\|41 3 REG LCFF_X1_Y6_N25 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 3; REG Node = '74194:inst\|41'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl 74194:inst|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl 74194:inst|41 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|41 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns + Longest register pin " "Info: + Longest register to pin delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst\|41 1 REG LCFF_X1_Y6_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 3; REG Node = '74194:inst\|41'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(3.056 ns) 4.500 ns qa 2 PIN PIN_9 0 " "Info: 2: + IC(1.444 ns) + CELL(3.056 ns) = 4.500 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'qa'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { 74194:inst|41 qa } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 184 504 680 200 "qa" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 67.91 % ) " "Info: Total cell delay = 3.056 ns ( 67.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 32.09 % ) " "Info: Total interconnect delay = 1.444 ns ( 32.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { 74194:inst|41 qa } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { 74194:inst|41 {} qa {} } { 0.000ns 1.444ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl 74194:inst|41 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|41 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { 74194:inst|41 qa } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { 74194:inst|41 {} qa {} } { 0.000ns 1.444ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74194:inst\|38 s0 clk 0.585 ns register " "Info: th for register \"74194:inst\|38\" (data pin = \"s0\", clock pin = \"clk\") is 0.585 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.721 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns 74194:inst\|38 3 REG LCFF_X1_Y6_N23 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 3; REG Node = '74194:inst\|38'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl 74194:inst|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl 74194:inst|38 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|38 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.442 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns s0 1 PIN PIN_22 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 6; PIN Node = 's0'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 232 112 280 248 "s0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.624 ns) 2.334 ns 74194:inst\|34~1 2 COMB LCCOMB_X1_Y6_N22 1 " "Info: 2: + IC(0.610 ns) + CELL(0.624 ns) = 2.334 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = '74194:inst\|34~1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { s0 74194:inst|34~1 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.442 ns 74194:inst\|38 3 REG LCFF_X1_Y6_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.442 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 3; REG Node = '74194:inst\|38'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst|34~1 74194:inst|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.832 ns ( 75.02 % ) " "Info: Total cell delay = 1.832 ns ( 75.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.610 ns ( 24.98 % ) " "Info: Total interconnect delay = 0.610 ns ( 24.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { s0 74194:inst|34~1 74194:inst|38 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.442 ns" { s0 {} s0~combout {} 74194:inst|34~1 {} 74194:inst|38 {} } { 0.000ns 0.000ns 0.610ns 0.000ns } { 0.000ns 1.100ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl 74194:inst|38 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|38 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { s0 74194:inst|34~1 74194:inst|38 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.442 ns" { s0 {} s0~combout {} 74194:inst|34~1 {} 74194:inst|38 {} } { 0.000ns 0.000ns 0.610ns 0.000ns } { 0.000ns 1.100ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 18:45:34 2019 " "Info: Processing ended: Sun Oct 13 18:45:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
