{"vcs1":{"timestamp_begin":1732443117.322657473, "rt":2.36, "ut":0.99, "st":0.28}}
{"vcselab":{"timestamp_begin":1732443119.764466448, "rt":1.01, "ut":0.32, "st":0.16}}
{"link":{"timestamp_begin":1732443120.843321679, "rt":0.36, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732443116.687840993}
{"VCS_COMP_START_TIME": 1732443116.687840993}
{"VCS_COMP_END_TIME": 1732443123.138318793}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343720}}
{"stitch_vcselab": {"peak_mem": 231540}}
