ram_16_32k.v,verilog,xil_defaultlib,../../../../WowerSketch.srcs/sources_1/ip/ram_16_32k/sim/ram_16_32k.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
