#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d26ed542c0 .scope module, "stimulus" "stimulus" 2 1;
 .timescale 0 0;
v000001d26edd4780_0 .var "clk", 0 0;
v000001d26edd4320_0 .net "lv", 3 0, L_000001d26edd4be0;  1 drivers
v000001d26edd3ba0_0 .var "on", 0 0;
v000001d26edd4c80_0 .var "reset", 0 0;
v000001d26edd5220_0 .var "setzero", 0 0;
v000001d26edd37e0_0 .var "up", 0 0;
S_000001d26ed54450 .scope module, "LM" "lvMEM" 2 5, 3 1 0, S_000001d26ed542c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "lv";
    .port_info 1 /INPUT 1 "up";
    .port_info 2 /INPUT 1 "on";
    .port_info 3 /INPUT 1 "setzero";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
L_000001d26ed6b470 .functor OR 1, L_000001d26ed6b630, v000001d26edd3ba0_0, C4<0>, C4<0>;
L_000001d26ed6b630 .functor OR 1, L_000001d26ed6bc50, L_000001d26ed6b550, C4<0>, C4<0>;
L_000001d26ed6b550 .functor AND 1, L_000001d26ed6b9b0, v000001d26edd4c80_0, C4<1>, C4<1>;
L_000001d26ed6b9b0 .functor NOT 1, L_000001d26edd5540, C4<0>, C4<0>, C4<0>;
L_000001d26ed6b7f0 .functor NOT 1, L_000001d26ed6bda0, C4<0>, C4<0>, C4<0>;
L_000001d26ed6b8d0 .functor NOT 1, v000001d26edd4c80_0, C4<0>, C4<0>, C4<0>;
L_000001d26edd6a70 .functor NOT 1, L_000001d26edd7020, C4<0>, C4<0>, C4<0>;
L_000001d26edd6d10 .functor NOT 1, L_000001d26edd75d0, C4<0>, C4<0>, C4<0>;
L_000001d26edd75d0 .functor AND 1, L_000001d26edd3920, L_000001d26edd48c0, C4<1>, C4<1>;
L_000001d26edd6a00 .functor AND 1, v000001d26edd37e0_0, L_000001d26edd67d0, C4<1>, C4<1>;
L_000001d26edd72c0 .functor NOT 1, L_000001d26edd4b40, C4<0>, C4<0>, C4<0>;
L_000001d26edd6d80 .functor OR 1, v000001d26edd5220_0, v000001d26edd4c80_0, C4<0>, C4<0>;
L_000001d26edd7100 .functor OR 1, v000001d26edd5220_0, v000001d26edd4c80_0, C4<0>, C4<0>;
L_000001d26edd7410 .functor OR 1, v000001d26edd5220_0, v000001d26edd4c80_0, C4<0>, C4<0>;
v000001d26edd2a40_0 .net *"_ivl_1", 0 0, L_000001d26edd5540;  1 drivers
v000001d26edd2360_0 .net *"_ivl_23", 0 0, L_000001d26edd3920;  1 drivers
v000001d26edd18c0_0 .net *"_ivl_25", 0 0, L_000001d26edd48c0;  1 drivers
v000001d26edd2ae0_0 .net *"_ivl_33", 0 0, L_000001d26edd4b40;  1 drivers
v000001d26edd2c20_0 .net "clk", 0 0, v000001d26edd4780_0;  1 drivers
v000001d26edd1e60_0 .net "lv", 3 0, L_000001d26edd4be0;  alias, 1 drivers
v000001d26edd2b80_0 .net "on", 0 0, v000001d26edd3ba0_0;  1 drivers
v000001d26edd1960_0 .net "reset", 0 0, v000001d26edd4c80_0;  1 drivers
v000001d26edd1fa0_0 .net "reset1", 0 0, L_000001d26edd6d80;  1 drivers
v000001d26edd1aa0_0 .net "reset2", 0 0, L_000001d26edd7100;  1 drivers
v000001d26edd20e0_0 .net "reset3", 0 0, L_000001d26edd7410;  1 drivers
v000001d26edd2e00_0 .net "setzero", 0 0, v000001d26edd5220_0;  1 drivers
v000001d26edd4460_0 .net "t0", 0 0, L_000001d26ed6b470;  1 drivers
v000001d26edd4dc0_0 .net "t0_3AtoO", 0 0, L_000001d26ed6bc50;  1 drivers
v000001d26edd4280_0 .net "t0_4AtoN", 0 0, L_000001d26ed6bda0;  1 drivers
v000001d26edd4000_0 .net "t0_AtoO", 0 0, L_000001d26ed6b550;  1 drivers
v000001d26edd3e20_0 .net "t0_Nto3A0", 0 0, L_000001d26ed6b7f0;  1 drivers
v000001d26edd3c40_0 .net "t0_Nto3A1", 0 0, L_000001d26ed6b8d0;  1 drivers
v000001d26edd50e0_0 .net "t0_NtoA", 0 0, L_000001d26ed6b9b0;  1 drivers
v000001d26edd4820_0 .net "t0_OtoO", 0 0, L_000001d26ed6b630;  1 drivers
v000001d26edd4140_0 .net "t1", 0 0, L_000001d26edd6c30;  1 drivers
v000001d26edd5400_0 .net "t1_3AtoN", 0 0, L_000001d26edd7020;  1 drivers
v000001d26edd5180_0 .net "t1_Nto3A", 0 0, L_000001d26edd6a70;  1 drivers
v000001d26edd3f60_0 .net "t2", 0 0, L_000001d26edd6b50;  1 drivers
v000001d26edd41e0_0 .net "t2_AtoN", 0 0, L_000001d26edd75d0;  1 drivers
v000001d26edd43c0_0 .net "t2_Nto4A", 0 0, L_000001d26edd6d10;  1 drivers
v000001d26edd4e60_0 .net "t3", 0 0, L_000001d26edd6a00;  1 drivers
v000001d26edd45a0_0 .net "t3_4AtoA", 0 0, L_000001d26edd67d0;  1 drivers
v000001d26edd40a0_0 .net "t3_Nto4A", 0 0, L_000001d26edd72c0;  1 drivers
v000001d26edd55e0_0 .net "up", 0 0, v000001d26edd37e0_0;  1 drivers
L_000001d26edd5540 .part L_000001d26edd4be0, 0, 1;
L_000001d26edd4fa0 .part L_000001d26edd4be0, 0, 1;
L_000001d26edd4960 .part L_000001d26edd4be0, 1, 1;
L_000001d26edd4500 .part L_000001d26edd4be0, 2, 1;
L_000001d26edd4f00 .part L_000001d26edd4be0, 3, 1;
L_000001d26edd3880 .part L_000001d26edd4be0, 0, 1;
L_000001d26edd5040 .part L_000001d26edd4be0, 1, 1;
L_000001d26edd4640 .part L_000001d26edd4be0, 2, 1;
L_000001d26edd52c0 .part L_000001d26edd4be0, 3, 1;
L_000001d26edd5360 .part L_000001d26edd4be0, 0, 1;
L_000001d26edd46e0 .part L_000001d26edd4be0, 1, 1;
L_000001d26edd3920 .part L_000001d26edd4be0, 2, 1;
L_000001d26edd48c0 .part L_000001d26edd4be0, 3, 1;
L_000001d26edd4a00 .part L_000001d26edd4be0, 0, 1;
L_000001d26edd54a0 .part L_000001d26edd4be0, 1, 1;
L_000001d26edd4aa0 .part L_000001d26edd4be0, 2, 1;
L_000001d26edd4b40 .part L_000001d26edd4be0, 3, 1;
L_000001d26edd4be0 .concat8 [ 1 1 1 1], v000001d26edd1c80_0, v000001d26edd25e0_0, v000001d26edd1640_0, v000001d26edd2860_0;
S_000001d26ed56fa0 .scope module, "t03A" "and3" 3 12, 3 76 0, S_000001d26ed54450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_000001d26ed6b780 .functor AND 1, L_000001d26ed6b7f0, v000001d26edd37e0_0, C4<1>, C4<1>;
L_000001d26ed6bc50 .functor AND 1, L_000001d26ed6b780, L_000001d26ed6b8d0, C4<1>, C4<1>;
v000001d26ed6f460_0 .net "a", 0 0, L_000001d26ed6b7f0;  alias, 1 drivers
v000001d26ed6f820_0 .net "an0", 0 0, L_000001d26ed6b780;  1 drivers
v000001d26ed6f1e0_0 .net "b", 0 0, v000001d26edd37e0_0;  alias, 1 drivers
v000001d26ed6e880_0 .net "c", 0 0, L_000001d26ed6b8d0;  alias, 1 drivers
v000001d26ed6f000_0 .net "out", 0 0, L_000001d26ed6bc50;  alias, 1 drivers
S_000001d26ed57130 .scope module, "t04A" "and4" 3 15, 3 66 0, S_000001d26ed54450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
L_000001d26ed6bb00 .functor AND 1, L_000001d26edd4fa0, L_000001d26edd4960, C4<1>, C4<1>;
L_000001d26ed6bd30 .functor AND 1, L_000001d26edd4500, L_000001d26edd4f00, C4<1>, C4<1>;
L_000001d26ed6bda0 .functor AND 1, L_000001d26ed6bb00, L_000001d26ed6bd30, C4<1>, C4<1>;
v000001d26ed6fc80_0 .net "a", 0 0, L_000001d26edd4fa0;  1 drivers
v000001d26ed70180_0 .net "an0", 0 0, L_000001d26ed6bb00;  1 drivers
v000001d26ed6fd20_0 .net "an1", 0 0, L_000001d26ed6bd30;  1 drivers
v000001d26ed6f640_0 .net "b", 0 0, L_000001d26edd4960;  1 drivers
v000001d26ed6f6e0_0 .net "c", 0 0, L_000001d26edd4500;  1 drivers
v000001d26ed6f0a0_0 .net "d", 0 0, L_000001d26edd4f00;  1 drivers
v000001d26ed6e7e0_0 .net "out", 0 0, L_000001d26ed6bda0;  alias, 1 drivers
S_000001d26ed68320 .scope module, "t13A0" "and3" 3 19, 3 76 0, S_000001d26ed54450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_000001d26edd73a0 .functor AND 1, L_000001d26edd3880, v000001d26edd37e0_0, C4<1>, C4<1>;
L_000001d26edd6c30 .functor AND 1, L_000001d26edd73a0, L_000001d26edd6a70, C4<1>, C4<1>;
v000001d26ed6ece0_0 .net "a", 0 0, L_000001d26edd3880;  1 drivers
v000001d26ed6f500_0 .net "an0", 0 0, L_000001d26edd73a0;  1 drivers
v000001d26ed6f320_0 .net "b", 0 0, v000001d26edd37e0_0;  alias, 1 drivers
v000001d26ed6fdc0_0 .net "c", 0 0, L_000001d26edd6a70;  alias, 1 drivers
v000001d26ed6e920_0 .net "out", 0 0, L_000001d26edd6c30;  alias, 1 drivers
S_000001d26ed684b0 .scope module, "t13A1" "and3" 3 21, 3 76 0, S_000001d26ed54450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_000001d26edd6ed0 .functor AND 1, L_000001d26edd5040, L_000001d26edd4640, C4<1>, C4<1>;
L_000001d26edd7020 .functor AND 1, L_000001d26edd6ed0, L_000001d26edd52c0, C4<1>, C4<1>;
v000001d26ed6fe60_0 .net "a", 0 0, L_000001d26edd5040;  1 drivers
v000001d26ed6e600_0 .net "an0", 0 0, L_000001d26edd6ed0;  1 drivers
v000001d26ed6e9c0_0 .net "b", 0 0, L_000001d26edd4640;  1 drivers
v000001d26ed70040_0 .net "c", 0 0, L_000001d26edd52c0;  1 drivers
v000001d26ed6f280_0 .net "out", 0 0, L_000001d26edd7020;  alias, 1 drivers
S_000001d26ed62320 .scope module, "t24A" "and4" 3 25, 3 66 0, S_000001d26ed54450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
L_000001d26edd7330 .functor AND 1, v000001d26edd37e0_0, L_000001d26edd5360, C4<1>, C4<1>;
L_000001d26edd6ca0 .functor AND 1, L_000001d26edd46e0, L_000001d26edd6d10, C4<1>, C4<1>;
L_000001d26edd6b50 .functor AND 1, L_000001d26edd7330, L_000001d26edd6ca0, C4<1>, C4<1>;
v000001d26ed6ed80_0 .net "a", 0 0, v000001d26edd37e0_0;  alias, 1 drivers
v000001d26ed6ef60_0 .net "an0", 0 0, L_000001d26edd7330;  1 drivers
v000001d26ed6ff00_0 .net "an1", 0 0, L_000001d26edd6ca0;  1 drivers
v000001d26ed700e0_0 .net "b", 0 0, L_000001d26edd5360;  1 drivers
v000001d26ed70220_0 .net "c", 0 0, L_000001d26edd46e0;  1 drivers
v000001d26ed702c0_0 .net "d", 0 0, L_000001d26edd6d10;  alias, 1 drivers
v000001d26ed6e420_0 .net "out", 0 0, L_000001d26edd6b50;  alias, 1 drivers
S_000001d26ed624b0 .scope module, "t34A" "and4" 3 32, 3 66 0, S_000001d26ed54450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
L_000001d26edd6760 .functor AND 1, L_000001d26edd4a00, L_000001d26edd54a0, C4<1>, C4<1>;
L_000001d26edd7640 .functor AND 1, L_000001d26edd4aa0, L_000001d26edd72c0, C4<1>, C4<1>;
L_000001d26edd67d0 .functor AND 1, L_000001d26edd6760, L_000001d26edd7640, C4<1>, C4<1>;
v000001d26ed6e4c0_0 .net "a", 0 0, L_000001d26edd4a00;  1 drivers
v000001d26ed6eba0_0 .net "an0", 0 0, L_000001d26edd6760;  1 drivers
v000001d26ed6ec40_0 .net "an1", 0 0, L_000001d26edd7640;  1 drivers
v000001d26ed6ee20_0 .net "b", 0 0, L_000001d26edd54a0;  1 drivers
v000001d26ed6eec0_0 .net "c", 0 0, L_000001d26edd4aa0;  1 drivers
v000001d26edd2400_0 .net "d", 0 0, L_000001d26edd72c0;  alias, 1 drivers
v000001d26edd2180_0 .net "out", 0 0, L_000001d26edd67d0;  alias, 1 drivers
S_000001d26ed65980 .scope module, "tff0" "T_FF" 3 39, 3 45 0, S_000001d26ed54450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001d26edd68b0 .functor XOR 1, v000001d26edd1c80_0, L_000001d26ed6b470, C4<0>, C4<0>;
v000001d26edd2ea0_0 .net "clk", 0 0, v000001d26edd4780_0;  alias, 1 drivers
v000001d26edd2cc0_0 .net "d", 0 0, L_000001d26edd68b0;  1 drivers
v000001d26edd2680_0 .net "q", 0 0, v000001d26edd1c80_0;  1 drivers
v000001d26edd1280_0 .net "reset", 0 0, v000001d26edd5220_0;  alias, 1 drivers
v000001d26edd2d60_0 .net "t", 0 0, L_000001d26ed6b470;  alias, 1 drivers
S_000001d26ed65b10 .scope module, "d1" "D_FF" 3 51, 3 54 0, S_000001d26ed65980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001d26edd3080_0 .net "clk", 0 0, v000001d26edd4780_0;  alias, 1 drivers
v000001d26edd13c0_0 .net "d", 0 0, L_000001d26edd68b0;  alias, 1 drivers
v000001d26edd1c80_0 .var "q", 0 0;
v000001d26edd2220_0 .net "reset", 0 0, v000001d26edd5220_0;  alias, 1 drivers
E_000001d26ed740b0 .event posedge, v000001d26edd3080_0, v000001d26edd2220_0;
S_000001d26ec36530 .scope module, "tff1" "T_FF" 3 40, 3 45 0, S_000001d26ed54450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001d26edd7480 .functor XOR 1, v000001d26edd25e0_0, L_000001d26edd6c30, C4<0>, C4<0>;
v000001d26edd2540_0 .net "clk", 0 0, v000001d26edd4780_0;  alias, 1 drivers
v000001d26edd1dc0_0 .net "d", 0 0, L_000001d26edd7480;  1 drivers
v000001d26edd15a0_0 .net "q", 0 0, v000001d26edd25e0_0;  1 drivers
v000001d26edd2720_0 .net "reset", 0 0, L_000001d26edd6d80;  alias, 1 drivers
v000001d26edd22c0_0 .net "t", 0 0, L_000001d26edd6c30;  alias, 1 drivers
S_000001d26ec366c0 .scope module, "d1" "D_FF" 3 51, 3 54 0, S_000001d26ec36530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001d26edd1b40_0 .net "clk", 0 0, v000001d26edd4780_0;  alias, 1 drivers
v000001d26edd1d20_0 .net "d", 0 0, L_000001d26edd7480;  alias, 1 drivers
v000001d26edd25e0_0 .var "q", 0 0;
v000001d26edd1f00_0 .net "reset", 0 0, L_000001d26edd6d80;  alias, 1 drivers
E_000001d26ed73d30 .event posedge, v000001d26edd3080_0, v000001d26edd1f00_0;
S_000001d26ec36850 .scope module, "tff2" "T_FF" 3 41, 3 45 0, S_000001d26ed54450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001d26edd6df0 .functor XOR 1, v000001d26edd1640_0, L_000001d26edd6b50, C4<0>, C4<0>;
v000001d26edd1be0_0 .net "clk", 0 0, v000001d26edd4780_0;  alias, 1 drivers
v000001d26edd1320_0 .net "d", 0 0, L_000001d26edd6df0;  1 drivers
v000001d26edd1820_0 .net "q", 0 0, v000001d26edd1640_0;  1 drivers
v000001d26edd2fe0_0 .net "reset", 0 0, L_000001d26edd7100;  alias, 1 drivers
v000001d26edd2040_0 .net "t", 0 0, L_000001d26edd6b50;  alias, 1 drivers
S_000001d26edd3240 .scope module, "d1" "D_FF" 3 51, 3 54 0, S_000001d26ec36850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001d26edd24a0_0 .net "clk", 0 0, v000001d26edd4780_0;  alias, 1 drivers
v000001d26edd1460_0 .net "d", 0 0, L_000001d26edd6df0;  alias, 1 drivers
v000001d26edd1640_0 .var "q", 0 0;
v000001d26edd2f40_0 .net "reset", 0 0, L_000001d26edd7100;  alias, 1 drivers
E_000001d26ed73a30 .event posedge, v000001d26edd3080_0, v000001d26edd2f40_0;
S_000001d26edd33d0 .scope module, "tff3" "T_FF" 3 42, 3 45 0, S_000001d26ed54450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_000001d26edd6fb0 .functor XOR 1, v000001d26edd2860_0, L_000001d26edd6a00, C4<0>, C4<0>;
v000001d26edd3120_0 .net "clk", 0 0, v000001d26edd4780_0;  alias, 1 drivers
v000001d26edd1a00_0 .net "d", 0 0, L_000001d26edd6fb0;  1 drivers
v000001d26edd16e0_0 .net "q", 0 0, v000001d26edd2860_0;  1 drivers
v000001d26edd29a0_0 .net "reset", 0 0, L_000001d26edd7410;  alias, 1 drivers
v000001d26edd1780_0 .net "t", 0 0, L_000001d26edd6a00;  alias, 1 drivers
S_000001d26edd3560 .scope module, "d1" "D_FF" 3 51, 3 54 0, S_000001d26edd33d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001d26edd1500_0 .net "clk", 0 0, v000001d26edd4780_0;  alias, 1 drivers
v000001d26edd27c0_0 .net "d", 0 0, L_000001d26edd6fb0;  alias, 1 drivers
v000001d26edd2860_0 .var "q", 0 0;
v000001d26edd2900_0 .net "reset", 0 0, L_000001d26edd7410;  alias, 1 drivers
E_000001d26ed742f0 .event posedge, v000001d26edd3080_0, v000001d26edd2900_0;
    .scope S_000001d26ed65b10;
T_0 ;
    %wait E_000001d26ed740b0;
    %load/vec4 v000001d26edd2220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d26edd1c80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d26edd13c0_0;
    %assign/vec4 v000001d26edd1c80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d26ec366c0;
T_1 ;
    %wait E_000001d26ed73d30;
    %load/vec4 v000001d26edd1f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d26edd25e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d26edd1d20_0;
    %assign/vec4 v000001d26edd25e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d26edd3240;
T_2 ;
    %wait E_000001d26ed73a30;
    %load/vec4 v000001d26edd2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d26edd1640_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d26edd1460_0;
    %assign/vec4 v000001d26edd1640_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d26edd3560;
T_3 ;
    %wait E_000001d26ed742f0;
    %load/vec4 v000001d26edd2900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d26edd2860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d26edd27c0_0;
    %assign/vec4 v000001d26edd2860_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d26ed542c0;
T_4 ;
    %vpi_call 2 9 "$dumpfile", "LMTD.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d26ed542c0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d26edd5220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d26edd37e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d26edd3ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d26edd4c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d26edd4780_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001d26ed542c0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000001d26edd4780_0;
    %inv;
    %store/vec4 v000001d26edd4780_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d26ed542c0;
T_6 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d26edd5220_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d26edd3ba0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d26edd3ba0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d26edd37e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d26edd37e0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d26edd4c80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d26edd37e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d26edd4c80_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001d26ed542c0;
T_7 ;
    %vpi_call 2 32 "$monitor", $time, " lv0=%b lv1=%b lv2=%b lv3=%b up=%d on=%d setzero=%d reset=%d CLK=%d", &PV<v000001d26edd4320_0, 0, 1>, &PV<v000001d26edd4320_0, 1, 1>, &PV<v000001d26edd4320_0, 2, 1>, &PV<v000001d26edd4320_0, 3, 1>, v000001d26edd37e0_0, v000001d26edd3ba0_0, v000001d26edd5220_0, v000001d26edd4c80_0, v000001d26edd4780_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stiLM.v";
    "LvMEM4.v";
