|Block_SRAM32
output[0] <= Seg_Display32:inst1.out1[0]
output[1] <= Seg_Display32:inst1.out1[1]
output[2] <= Seg_Display32:inst1.out1[2]
output[3] <= Seg_Display32:inst1.out1[3]
output[4] <= Seg_Display32:inst1.out1[4]
output[5] <= Seg_Display32:inst1.out1[5]
output[6] <= Seg_Display32:inst1.out1[6]
SC[0] => decoder4_16:inst22.input[0]
SC[1] => decoder4_16:inst22.input[1]
SC[2] => decoder4_16:inst22.input[2]
SC[3] => decoder4_16:inst22.input[3]
WE => inst10.IN0
EN => SRAM_32:inst13.EN
EN => SRAM_32:inst12.EN
EN => SRAM_32:inst11.EN
EN => SRAM_32:inst9.EN
EN => SRAM_32:inst8.EN
EN => SRAM_32:inst7.EN
EN => SRAM_32:inst6.EN
EN => SRAM_32:inst.EN
EN => SRAM_32:inst14.EN
EN => SRAM_32:inst15.EN
EN => SRAM_32:inst16.EN
EN => SRAM_32:inst17.EN
EN => SRAM_32:inst18.EN
EN => SRAM_32:inst19.EN
EN => SRAM_32:inst20.EN
EN => SRAM_32:inst21.EN
D[0] => SRAM_32:inst13.D[0]
D[0] => SRAM_32:inst12.D[0]
D[0] => SRAM_32:inst11.D[0]
D[0] => SRAM_32:inst9.D[0]
D[0] => SRAM_32:inst8.D[0]
D[0] => SRAM_32:inst7.D[0]
D[0] => SRAM_32:inst6.D[0]
D[0] => SRAM_32:inst.D[0]
D[0] => SRAM_32:inst14.D[0]
D[0] => SRAM_32:inst15.D[0]
D[0] => SRAM_32:inst16.D[0]
D[0] => SRAM_32:inst17.D[0]
D[0] => SRAM_32:inst18.D[0]
D[0] => SRAM_32:inst19.D[0]
D[0] => SRAM_32:inst20.D[0]
D[0] => SRAM_32:inst21.D[0]
D[1] => SRAM_32:inst13.D[1]
D[1] => SRAM_32:inst12.D[1]
D[1] => SRAM_32:inst11.D[1]
D[1] => SRAM_32:inst9.D[1]
D[1] => SRAM_32:inst8.D[1]
D[1] => SRAM_32:inst7.D[1]
D[1] => SRAM_32:inst6.D[1]
D[1] => SRAM_32:inst.D[1]
D[1] => SRAM_32:inst14.D[1]
D[1] => SRAM_32:inst15.D[1]
D[1] => SRAM_32:inst16.D[1]
D[1] => SRAM_32:inst17.D[1]
D[1] => SRAM_32:inst18.D[1]
D[1] => SRAM_32:inst19.D[1]
D[1] => SRAM_32:inst20.D[1]
D[1] => SRAM_32:inst21.D[1]
D[2] => SRAM_32:inst13.D[2]
D[2] => SRAM_32:inst12.D[2]
D[2] => SRAM_32:inst11.D[2]
D[2] => SRAM_32:inst9.D[2]
D[2] => SRAM_32:inst8.D[2]
D[2] => SRAM_32:inst7.D[2]
D[2] => SRAM_32:inst6.D[2]
D[2] => SRAM_32:inst.D[2]
D[2] => SRAM_32:inst14.D[2]
D[2] => SRAM_32:inst15.D[2]
D[2] => SRAM_32:inst16.D[2]
D[2] => SRAM_32:inst17.D[2]
D[2] => SRAM_32:inst18.D[2]
D[2] => SRAM_32:inst19.D[2]
D[2] => SRAM_32:inst20.D[2]
D[2] => SRAM_32:inst21.D[2]
D[3] => SRAM_32:inst13.D[3]
D[3] => SRAM_32:inst12.D[3]
D[3] => SRAM_32:inst11.D[3]
D[3] => SRAM_32:inst9.D[3]
D[3] => SRAM_32:inst8.D[3]
D[3] => SRAM_32:inst7.D[3]
D[3] => SRAM_32:inst6.D[3]
D[3] => SRAM_32:inst.D[3]
D[3] => SRAM_32:inst14.D[3]
D[3] => SRAM_32:inst15.D[3]
D[3] => SRAM_32:inst16.D[3]
D[3] => SRAM_32:inst17.D[3]
D[3] => SRAM_32:inst18.D[3]
D[3] => SRAM_32:inst19.D[3]
D[3] => SRAM_32:inst20.D[3]
D[3] => SRAM_32:inst21.D[3]
D[4] => SRAM_32:inst13.D[4]
D[4] => SRAM_32:inst12.D[4]
D[4] => SRAM_32:inst11.D[4]
D[4] => SRAM_32:inst9.D[4]
D[4] => SRAM_32:inst8.D[4]
D[4] => SRAM_32:inst7.D[4]
D[4] => SRAM_32:inst6.D[4]
D[4] => SRAM_32:inst.D[4]
D[4] => SRAM_32:inst14.D[4]
D[4] => SRAM_32:inst15.D[4]
D[4] => SRAM_32:inst16.D[4]
D[4] => SRAM_32:inst17.D[4]
D[4] => SRAM_32:inst18.D[4]
D[4] => SRAM_32:inst19.D[4]
D[4] => SRAM_32:inst20.D[4]
D[4] => SRAM_32:inst21.D[4]
D[5] => SRAM_32:inst13.D[5]
D[5] => SRAM_32:inst12.D[5]
D[5] => SRAM_32:inst11.D[5]
D[5] => SRAM_32:inst9.D[5]
D[5] => SRAM_32:inst8.D[5]
D[5] => SRAM_32:inst7.D[5]
D[5] => SRAM_32:inst6.D[5]
D[5] => SRAM_32:inst.D[5]
D[5] => SRAM_32:inst14.D[5]
D[5] => SRAM_32:inst15.D[5]
D[5] => SRAM_32:inst16.D[5]
D[5] => SRAM_32:inst17.D[5]
D[5] => SRAM_32:inst18.D[5]
D[5] => SRAM_32:inst19.D[5]
D[5] => SRAM_32:inst20.D[5]
D[5] => SRAM_32:inst21.D[5]
D[6] => SRAM_32:inst13.D[6]
D[6] => SRAM_32:inst12.D[6]
D[6] => SRAM_32:inst11.D[6]
D[6] => SRAM_32:inst9.D[6]
D[6] => SRAM_32:inst8.D[6]
D[6] => SRAM_32:inst7.D[6]
D[6] => SRAM_32:inst6.D[6]
D[6] => SRAM_32:inst.D[6]
D[6] => SRAM_32:inst14.D[6]
D[6] => SRAM_32:inst15.D[6]
D[6] => SRAM_32:inst16.D[6]
D[6] => SRAM_32:inst17.D[6]
D[6] => SRAM_32:inst18.D[6]
D[6] => SRAM_32:inst19.D[6]
D[6] => SRAM_32:inst20.D[6]
D[6] => SRAM_32:inst21.D[6]
D[7] => SRAM_32:inst13.D[7]
D[7] => SRAM_32:inst12.D[7]
D[7] => SRAM_32:inst11.D[7]
D[7] => SRAM_32:inst9.D[7]
D[7] => SRAM_32:inst8.D[7]
D[7] => SRAM_32:inst7.D[7]
D[7] => SRAM_32:inst6.D[7]
D[7] => SRAM_32:inst.D[7]
D[7] => SRAM_32:inst14.D[7]
D[7] => SRAM_32:inst15.D[7]
D[7] => SRAM_32:inst16.D[7]
D[7] => SRAM_32:inst17.D[7]
D[7] => SRAM_32:inst18.D[7]
D[7] => SRAM_32:inst19.D[7]
D[7] => SRAM_32:inst20.D[7]
D[7] => SRAM_32:inst21.D[7]
D[8] => SRAM_32:inst13.D[8]
D[8] => SRAM_32:inst12.D[8]
D[8] => SRAM_32:inst11.D[8]
D[8] => SRAM_32:inst9.D[8]
D[8] => SRAM_32:inst8.D[8]
D[8] => SRAM_32:inst7.D[8]
D[8] => SRAM_32:inst6.D[8]
D[8] => SRAM_32:inst.D[8]
D[8] => SRAM_32:inst14.D[8]
D[8] => SRAM_32:inst15.D[8]
D[8] => SRAM_32:inst16.D[8]
D[8] => SRAM_32:inst17.D[8]
D[8] => SRAM_32:inst18.D[8]
D[8] => SRAM_32:inst19.D[8]
D[8] => SRAM_32:inst20.D[8]
D[8] => SRAM_32:inst21.D[8]
D[9] => SRAM_32:inst13.D[9]
D[9] => SRAM_32:inst12.D[9]
D[9] => SRAM_32:inst11.D[9]
D[9] => SRAM_32:inst9.D[9]
D[9] => SRAM_32:inst8.D[9]
D[9] => SRAM_32:inst7.D[9]
D[9] => SRAM_32:inst6.D[9]
D[9] => SRAM_32:inst.D[9]
D[9] => SRAM_32:inst14.D[9]
D[9] => SRAM_32:inst15.D[9]
D[9] => SRAM_32:inst16.D[9]
D[9] => SRAM_32:inst17.D[9]
D[9] => SRAM_32:inst18.D[9]
D[9] => SRAM_32:inst19.D[9]
D[9] => SRAM_32:inst20.D[9]
D[9] => SRAM_32:inst21.D[9]
D[10] => SRAM_32:inst13.D[10]
D[10] => SRAM_32:inst12.D[10]
D[10] => SRAM_32:inst11.D[10]
D[10] => SRAM_32:inst9.D[10]
D[10] => SRAM_32:inst8.D[10]
D[10] => SRAM_32:inst7.D[10]
D[10] => SRAM_32:inst6.D[10]
D[10] => SRAM_32:inst.D[10]
D[10] => SRAM_32:inst14.D[10]
D[10] => SRAM_32:inst15.D[10]
D[10] => SRAM_32:inst16.D[10]
D[10] => SRAM_32:inst17.D[10]
D[10] => SRAM_32:inst18.D[10]
D[10] => SRAM_32:inst19.D[10]
D[10] => SRAM_32:inst20.D[10]
D[10] => SRAM_32:inst21.D[10]
D[11] => SRAM_32:inst13.D[11]
D[11] => SRAM_32:inst12.D[11]
D[11] => SRAM_32:inst11.D[11]
D[11] => SRAM_32:inst9.D[11]
D[11] => SRAM_32:inst8.D[11]
D[11] => SRAM_32:inst7.D[11]
D[11] => SRAM_32:inst6.D[11]
D[11] => SRAM_32:inst.D[11]
D[11] => SRAM_32:inst14.D[11]
D[11] => SRAM_32:inst15.D[11]
D[11] => SRAM_32:inst16.D[11]
D[11] => SRAM_32:inst17.D[11]
D[11] => SRAM_32:inst18.D[11]
D[11] => SRAM_32:inst19.D[11]
D[11] => SRAM_32:inst20.D[11]
D[11] => SRAM_32:inst21.D[11]
D[12] => SRAM_32:inst13.D[12]
D[12] => SRAM_32:inst12.D[12]
D[12] => SRAM_32:inst11.D[12]
D[12] => SRAM_32:inst9.D[12]
D[12] => SRAM_32:inst8.D[12]
D[12] => SRAM_32:inst7.D[12]
D[12] => SRAM_32:inst6.D[12]
D[12] => SRAM_32:inst.D[12]
D[12] => SRAM_32:inst14.D[12]
D[12] => SRAM_32:inst15.D[12]
D[12] => SRAM_32:inst16.D[12]
D[12] => SRAM_32:inst17.D[12]
D[12] => SRAM_32:inst18.D[12]
D[12] => SRAM_32:inst19.D[12]
D[12] => SRAM_32:inst20.D[12]
D[12] => SRAM_32:inst21.D[12]
D[13] => SRAM_32:inst13.D[13]
D[13] => SRAM_32:inst12.D[13]
D[13] => SRAM_32:inst11.D[13]
D[13] => SRAM_32:inst9.D[13]
D[13] => SRAM_32:inst8.D[13]
D[13] => SRAM_32:inst7.D[13]
D[13] => SRAM_32:inst6.D[13]
D[13] => SRAM_32:inst.D[13]
D[13] => SRAM_32:inst14.D[13]
D[13] => SRAM_32:inst15.D[13]
D[13] => SRAM_32:inst16.D[13]
D[13] => SRAM_32:inst17.D[13]
D[13] => SRAM_32:inst18.D[13]
D[13] => SRAM_32:inst19.D[13]
D[13] => SRAM_32:inst20.D[13]
D[13] => SRAM_32:inst21.D[13]
D[14] => SRAM_32:inst13.D[14]
D[14] => SRAM_32:inst12.D[14]
D[14] => SRAM_32:inst11.D[14]
D[14] => SRAM_32:inst9.D[14]
D[14] => SRAM_32:inst8.D[14]
D[14] => SRAM_32:inst7.D[14]
D[14] => SRAM_32:inst6.D[14]
D[14] => SRAM_32:inst.D[14]
D[14] => SRAM_32:inst14.D[14]
D[14] => SRAM_32:inst15.D[14]
D[14] => SRAM_32:inst16.D[14]
D[14] => SRAM_32:inst17.D[14]
D[14] => SRAM_32:inst18.D[14]
D[14] => SRAM_32:inst19.D[14]
D[14] => SRAM_32:inst20.D[14]
D[14] => SRAM_32:inst21.D[14]
D[15] => SRAM_32:inst13.D[15]
D[15] => SRAM_32:inst12.D[15]
D[15] => SRAM_32:inst11.D[15]
D[15] => SRAM_32:inst9.D[15]
D[15] => SRAM_32:inst8.D[15]
D[15] => SRAM_32:inst7.D[15]
D[15] => SRAM_32:inst6.D[15]
D[15] => SRAM_32:inst.D[15]
D[15] => SRAM_32:inst14.D[15]
D[15] => SRAM_32:inst15.D[15]
D[15] => SRAM_32:inst16.D[15]
D[15] => SRAM_32:inst17.D[15]
D[15] => SRAM_32:inst18.D[15]
D[15] => SRAM_32:inst19.D[15]
D[15] => SRAM_32:inst20.D[15]
D[15] => SRAM_32:inst21.D[15]
output1[0] <= Seg_Display32:inst1.out2[0]
output1[1] <= Seg_Display32:inst1.out2[1]
output1[2] <= Seg_Display32:inst1.out2[2]
output1[3] <= Seg_Display32:inst1.out2[3]
output1[4] <= Seg_Display32:inst1.out2[4]
output1[5] <= Seg_Display32:inst1.out2[5]
output1[6] <= Seg_Display32:inst1.out2[6]
output2[0] <= Seg_Display32:inst1.out3[0]
output2[1] <= Seg_Display32:inst1.out3[1]
output2[2] <= Seg_Display32:inst1.out3[2]
output2[3] <= Seg_Display32:inst1.out3[3]
output2[4] <= Seg_Display32:inst1.out3[4]
output2[5] <= Seg_Display32:inst1.out3[5]
output2[6] <= Seg_Display32:inst1.out3[6]
output3[0] <= Seg_Display32:inst1.out4[0]
output3[1] <= Seg_Display32:inst1.out4[1]
output3[2] <= Seg_Display32:inst1.out4[2]
output3[3] <= Seg_Display32:inst1.out4[3]
output3[4] <= Seg_Display32:inst1.out4[4]
output3[5] <= Seg_Display32:inst1.out4[5]
output3[6] <= Seg_Display32:inst1.out4[6]
output4[0] <= Seg_Display32:inst1.out5[0]
output4[1] <= Seg_Display32:inst1.out5[1]
output4[2] <= Seg_Display32:inst1.out5[2]
output4[3] <= Seg_Display32:inst1.out5[3]
output4[4] <= Seg_Display32:inst1.out5[4]
output4[5] <= Seg_Display32:inst1.out5[5]
output4[6] <= Seg_Display32:inst1.out5[6]
output5[0] <= Seg_Display32:inst1.out6[0]
output5[1] <= Seg_Display32:inst1.out6[1]
output5[2] <= Seg_Display32:inst1.out6[2]
output5[3] <= Seg_Display32:inst1.out6[3]
output5[4] <= Seg_Display32:inst1.out6[4]
output5[5] <= Seg_Display32:inst1.out6[5]
output5[6] <= Seg_Display32:inst1.out6[6]
output6[0] <= Seg_Display32:inst1.out7[0]
output6[1] <= Seg_Display32:inst1.out7[1]
output6[2] <= Seg_Display32:inst1.out7[2]
output6[3] <= Seg_Display32:inst1.out7[3]
output6[4] <= Seg_Display32:inst1.out7[4]
output6[5] <= Seg_Display32:inst1.out7[5]
output6[6] <= Seg_Display32:inst1.out7[6]
output7[0] <= Seg_Display32:inst1.out8[0]
output7[1] <= Seg_Display32:inst1.out8[1]
output7[2] <= Seg_Display32:inst1.out8[2]
output7[3] <= Seg_Display32:inst1.out8[3]
output7[4] <= Seg_Display32:inst1.out8[4]
output7[5] <= Seg_Display32:inst1.out8[5]
output7[6] <= Seg_Display32:inst1.out8[6]


|Block_SRAM32|Seg_Display32:inst1
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
input[4] => Mux7.IN19
input[4] => Mux8.IN19
input[4] => Mux9.IN19
input[4] => Mux10.IN19
input[4] => Mux11.IN19
input[4] => Mux12.IN19
input[4] => Mux13.IN19
input[5] => Mux7.IN18
input[5] => Mux8.IN18
input[5] => Mux9.IN18
input[5] => Mux10.IN18
input[5] => Mux11.IN18
input[5] => Mux12.IN18
input[5] => Mux13.IN18
input[6] => Mux7.IN17
input[6] => Mux8.IN17
input[6] => Mux9.IN17
input[6] => Mux10.IN17
input[6] => Mux11.IN17
input[6] => Mux12.IN17
input[6] => Mux13.IN17
input[7] => Mux7.IN16
input[7] => Mux8.IN16
input[7] => Mux9.IN16
input[7] => Mux10.IN16
input[7] => Mux11.IN16
input[7] => Mux12.IN16
input[7] => Mux13.IN16
input[8] => Mux14.IN19
input[8] => Mux15.IN19
input[8] => Mux16.IN19
input[8] => Mux17.IN19
input[8] => Mux18.IN19
input[8] => Mux19.IN19
input[8] => Mux20.IN19
input[9] => Mux14.IN18
input[9] => Mux15.IN18
input[9] => Mux16.IN18
input[9] => Mux17.IN18
input[9] => Mux18.IN18
input[9] => Mux19.IN18
input[9] => Mux20.IN18
input[10] => Mux14.IN17
input[10] => Mux15.IN17
input[10] => Mux16.IN17
input[10] => Mux17.IN17
input[10] => Mux18.IN17
input[10] => Mux19.IN17
input[10] => Mux20.IN17
input[11] => Mux14.IN16
input[11] => Mux15.IN16
input[11] => Mux16.IN16
input[11] => Mux17.IN16
input[11] => Mux18.IN16
input[11] => Mux19.IN16
input[11] => Mux20.IN16
input[12] => Mux21.IN19
input[12] => Mux22.IN19
input[12] => Mux23.IN19
input[12] => Mux24.IN19
input[12] => Mux25.IN19
input[12] => Mux26.IN19
input[12] => Mux27.IN19
input[13] => Mux21.IN18
input[13] => Mux22.IN18
input[13] => Mux23.IN18
input[13] => Mux24.IN18
input[13] => Mux25.IN18
input[13] => Mux26.IN18
input[13] => Mux27.IN18
input[14] => Mux21.IN17
input[14] => Mux22.IN17
input[14] => Mux23.IN17
input[14] => Mux24.IN17
input[14] => Mux25.IN17
input[14] => Mux26.IN17
input[14] => Mux27.IN17
input[15] => Mux21.IN16
input[15] => Mux22.IN16
input[15] => Mux23.IN16
input[15] => Mux24.IN16
input[15] => Mux25.IN16
input[15] => Mux26.IN16
input[15] => Mux27.IN16
input[16] => Mux28.IN19
input[16] => Mux29.IN19
input[16] => Mux30.IN19
input[16] => Mux31.IN19
input[16] => Mux32.IN19
input[16] => Mux33.IN19
input[16] => Mux34.IN19
input[17] => Mux28.IN18
input[17] => Mux29.IN18
input[17] => Mux30.IN18
input[17] => Mux31.IN18
input[17] => Mux32.IN18
input[17] => Mux33.IN18
input[17] => Mux34.IN18
input[18] => Mux28.IN17
input[18] => Mux29.IN17
input[18] => Mux30.IN17
input[18] => Mux31.IN17
input[18] => Mux32.IN17
input[18] => Mux33.IN17
input[18] => Mux34.IN17
input[19] => Mux28.IN16
input[19] => Mux29.IN16
input[19] => Mux30.IN16
input[19] => Mux31.IN16
input[19] => Mux32.IN16
input[19] => Mux33.IN16
input[19] => Mux34.IN16
input[20] => Mux35.IN19
input[20] => Mux36.IN19
input[20] => Mux37.IN19
input[20] => Mux38.IN19
input[20] => Mux39.IN19
input[20] => Mux40.IN19
input[20] => Mux41.IN19
input[21] => Mux35.IN18
input[21] => Mux36.IN18
input[21] => Mux37.IN18
input[21] => Mux38.IN18
input[21] => Mux39.IN18
input[21] => Mux40.IN18
input[21] => Mux41.IN18
input[22] => Mux35.IN17
input[22] => Mux36.IN17
input[22] => Mux37.IN17
input[22] => Mux38.IN17
input[22] => Mux39.IN17
input[22] => Mux40.IN17
input[22] => Mux41.IN17
input[23] => Mux35.IN16
input[23] => Mux36.IN16
input[23] => Mux37.IN16
input[23] => Mux38.IN16
input[23] => Mux39.IN16
input[23] => Mux40.IN16
input[23] => Mux41.IN16
input[24] => Mux42.IN19
input[24] => Mux43.IN19
input[24] => Mux44.IN19
input[24] => Mux45.IN19
input[24] => Mux46.IN19
input[24] => Mux47.IN19
input[24] => Mux48.IN19
input[25] => Mux42.IN18
input[25] => Mux43.IN18
input[25] => Mux44.IN18
input[25] => Mux45.IN18
input[25] => Mux46.IN18
input[25] => Mux47.IN18
input[25] => Mux48.IN18
input[26] => Mux42.IN17
input[26] => Mux43.IN17
input[26] => Mux44.IN17
input[26] => Mux45.IN17
input[26] => Mux46.IN17
input[26] => Mux47.IN17
input[26] => Mux48.IN17
input[27] => Mux42.IN16
input[27] => Mux43.IN16
input[27] => Mux44.IN16
input[27] => Mux45.IN16
input[27] => Mux46.IN16
input[27] => Mux47.IN16
input[27] => Mux48.IN16
input[28] => Mux49.IN19
input[28] => Mux50.IN19
input[28] => Mux51.IN19
input[28] => Mux52.IN19
input[28] => Mux53.IN19
input[28] => Mux54.IN19
input[28] => Mux55.IN19
input[29] => Mux49.IN18
input[29] => Mux50.IN18
input[29] => Mux51.IN18
input[29] => Mux52.IN18
input[29] => Mux53.IN18
input[29] => Mux54.IN18
input[29] => Mux55.IN18
input[30] => Mux49.IN17
input[30] => Mux50.IN17
input[30] => Mux51.IN17
input[30] => Mux52.IN17
input[30] => Mux53.IN17
input[30] => Mux54.IN17
input[30] => Mux55.IN17
input[31] => Mux49.IN16
input[31] => Mux50.IN16
input[31] => Mux51.IN16
input[31] => Mux52.IN16
input[31] => Mux53.IN16
input[31] => Mux54.IN16
input[31] => Mux55.IN16
out1[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out3[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out3[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out4[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out4[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out4[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out4[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out4[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out4[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out4[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out5[0] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out5[1] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out5[2] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out5[3] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out5[4] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out5[5] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out5[6] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out6[0] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out6[1] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out6[2] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out6[3] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out6[4] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out6[5] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out6[6] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out7[0] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out7[1] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out7[2] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out7[3] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out7[4] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out7[5] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out7[6] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out8[0] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out8[1] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out8[2] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out8[3] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out8[4] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out8[5] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out8[6] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|decoder4_16:inst22
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[0] => Mux7.IN19
input[0] => Mux8.IN19
input[0] => Mux9.IN19
input[0] => Mux10.IN19
input[0] => Mux11.IN19
input[0] => Mux12.IN19
input[0] => Mux13.IN19
input[0] => Mux14.IN19
input[0] => Mux15.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[1] => Mux7.IN18
input[1] => Mux8.IN18
input[1] => Mux9.IN18
input[1] => Mux10.IN18
input[1] => Mux11.IN18
input[1] => Mux12.IN18
input[1] => Mux13.IN18
input[1] => Mux14.IN18
input[1] => Mux15.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[2] => Mux7.IN17
input[2] => Mux8.IN17
input[2] => Mux9.IN17
input[2] => Mux10.IN17
input[2] => Mux11.IN17
input[2] => Mux12.IN17
input[2] => Mux13.IN17
input[2] => Mux14.IN17
input[2] => Mux15.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
input[3] => Mux7.IN16
input[3] => Mux8.IN16
input[3] => Mux9.IN16
input[3] => Mux10.IN16
input[3] => Mux11.IN16
input[3] => Mux12.IN16
input[3] => Mux13.IN16
input[3] => Mux14.IN16
input[3] => Mux15.IN16
out1 <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out2 <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out3 <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out4 <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out5 <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out6 <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out7 <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out8 <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out9 <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out10 <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out11 <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out12 <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out13 <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out14 <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out15 <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out16 <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst9|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst6|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst19|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst20|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21
D[0] => SRAM_16:SRAM32_0.D[0]
D[0] => SRAM_16:SRAM32_1.D[0]
D[1] => SRAM_16:SRAM32_0.D[1]
D[1] => SRAM_16:SRAM32_1.D[1]
D[2] => SRAM_16:SRAM32_0.D[2]
D[2] => SRAM_16:SRAM32_1.D[2]
D[3] => SRAM_16:SRAM32_0.D[3]
D[3] => SRAM_16:SRAM32_1.D[3]
D[4] => SRAM_16:SRAM32_0.D[4]
D[4] => SRAM_16:SRAM32_1.D[4]
D[5] => SRAM_16:SRAM32_0.D[5]
D[5] => SRAM_16:SRAM32_1.D[5]
D[6] => SRAM_16:SRAM32_0.D[6]
D[6] => SRAM_16:SRAM32_1.D[6]
D[7] => SRAM_16:SRAM32_0.D[7]
D[7] => SRAM_16:SRAM32_1.D[7]
D[8] => SRAM_16:SRAM32_0.D[8]
D[8] => SRAM_16:SRAM32_1.D[8]
D[9] => SRAM_16:SRAM32_0.D[9]
D[9] => SRAM_16:SRAM32_1.D[9]
D[10] => SRAM_16:SRAM32_0.D[10]
D[10] => SRAM_16:SRAM32_1.D[10]
D[11] => SRAM_16:SRAM32_0.D[11]
D[11] => SRAM_16:SRAM32_1.D[11]
D[12] => SRAM_16:SRAM32_0.D[12]
D[12] => SRAM_16:SRAM32_1.D[12]
D[13] => SRAM_16:SRAM32_0.D[13]
D[13] => SRAM_16:SRAM32_1.D[13]
D[14] => SRAM_16:SRAM32_0.D[14]
D[14] => SRAM_16:SRAM32_1.D[14]
D[15] => SRAM_16:SRAM32_0.D[15]
D[15] => SRAM_16:SRAM32_1.D[15]
SC => Q[31].OE
SC => Q[30].OE
SC => Q[29].OE
SC => Q[28].OE
SC => Q[27].OE
SC => Q[26].OE
SC => Q[25].OE
SC => Q[24].OE
SC => Q[23].OE
SC => Q[22].OE
SC => Q[21].OE
SC => Q[20].OE
SC => Q[19].OE
SC => Q[18].OE
SC => Q[17].OE
SC => Q[16].OE
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM_16:SRAM32_0.SC
SC => SRAM_16:SRAM32_1.SC
WE => s_WE.DATAB
WE => snot_WE.DATAB
EN => s_WE.OUTPUTSELECT
EN => snot_WE.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1
D[0] => SRAM4:SRAM16_0.D[0]
D[1] => SRAM4:SRAM16_0.D[1]
D[2] => SRAM4:SRAM16_0.D[2]
D[3] => SRAM4:SRAM16_0.D[3]
D[4] => SRAM4:SRAM16_1.D[0]
D[5] => SRAM4:SRAM16_1.D[1]
D[6] => SRAM4:SRAM16_1.D[2]
D[7] => SRAM4:SRAM16_1.D[3]
D[8] => SRAM4:SRAM16_2.D[0]
D[9] => SRAM4:SRAM16_2.D[1]
D[10] => SRAM4:SRAM16_2.D[2]
D[11] => SRAM4:SRAM16_2.D[3]
D[12] => SRAM4:SRAM16_3.D[0]
D[13] => SRAM4:SRAM16_3.D[1]
D[14] => SRAM4:SRAM16_3.D[2]
D[15] => SRAM4:SRAM16_3.D[3]
SC => Q[15].OE
SC => Q[14].OE
SC => Q[13].OE
SC => Q[12].OE
SC => Q[11].OE
SC => Q[10].OE
SC => Q[9].OE
SC => Q[8].OE
SC => Q[7].OE
SC => Q[6].OE
SC => Q[5].OE
SC => Q[4].OE
SC => Q[3].OE
SC => Q[2].OE
SC => Q[1].OE
SC => Q[0].OE
SC => SRAM4:SRAM16_0.SC
SC => SRAM4:SRAM16_1.SC
SC => SRAM4:SRAM16_2.SC
SC => SRAM4:SRAM16_3.SC
WE => SRAM4:SRAM16_0.WE
WE => SRAM4:SRAM16_1.WE
WE => SRAM4:SRAM16_2.WE
WE => SRAM4:SRAM16_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_2|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3
D[0] => SRAM:SRAM4_0.D
D[1] => SRAM:SRAM4_1.D
D[2] => SRAM:SRAM4_2.D
D[3] => SRAM:SRAM4_3.D
SC => Q[0].OE
SC => Q[1].OE
SC => Q[2].OE
SC => Q[3].OE
SC => SRAM:SRAM4_0.SC
SC => SRAM:SRAM4_1.SC
SC => SRAM:SRAM4_2.SC
SC => SRAM:SRAM4_3.SC
WE => SRAM:SRAM4_0.WE
WE => SRAM:SRAM4_1.WE
WE => SRAM:SRAM4_2.WE
WE => SRAM:SRAM4_3.WE
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_0|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_2|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3
D => d_latch:SRAM0.D
SC => clock_sig.IN0
SC => Q.OE
WE => clock_sig.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM0
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Block_SRAM32|SRAM_32:inst21|SRAM_16:SRAM32_1|SRAM4:SRAM16_3|SRAM:SRAM4_3|d_latch:SRAM1
D => Q$latch.DATAIN
Clk => Q$latch.LATCH_ENABLE
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE
notQ <= comb.DB_MAX_OUTPUT_PORT_TYPE


