********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun  6 2020
DATE   : 2020-06-10.23:02:34
COMMAND: -cd . sanity.sv -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l sanity.sv.log

[SNT:PA0207] sanity.sv:14:1: Syntax error: no viable alternative at input 'syntaxerror\n\twire',
	wire clk;
 ^-- ./slpp_all/work/./sanity.sv:14:1:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

