#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_02782088 .scope module, "testBench" "testBench" 2 12;
 .timescale 0 0;
v00919f18_0 .net "BIC", 3 0, v009135f8_0;  1 drivers
v02781068_0 .net "bitStream", 0 0, v00913650_0;  1 drivers
v02781430_0 .net "clk", 0 0, v009136a8_0;  1 drivers
v02780f60_0 .net "enable", 0 0, v00919e10_0;  1 drivers
v02781220_0 .net "reset", 0 0, v00913758_0;  1 drivers
S_02782158 .scope module, "myTester" "Tester" 2 22, 2 35 0, S_02782088;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable"
    .port_info 1 /OUTPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "bitStream"
    .port_info 4 /OUTPUT 4 "BIC"
P_0091c960 .param/l "stimDelay" 0 2 42, +C4<00000000000000000000000000010100>;
v009135f8_0 .var "BIC", 3 0;
v00913650_0 .var "bitStream", 0 0;
v009136a8_0 .var "clk", 0 0;
v00913700_0 .net "enable", 0 0, v00919e10_0;  alias, 1 drivers
v00913758_0 .var "reset", 0 0;
S_02782df8 .scope module, "sb" "startBit" 2 19, 3 11 0, S_02782088;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "enable"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "bitStream"
    .port_info 4 /INPUT 4 "BIC"
P_0091d3a8 .param/l "DISABLE" 0 3 18, C4<0>;
P_0091d3c8 .param/l "ENABLE" 0 3 18, C4<1>;
v02782ec8_0 .net "BIC", 3 0, v009135f8_0;  alias, 1 drivers
v02782f20_0 .net "bitStream", 0 0, v00913650_0;  alias, 1 drivers
v02782f78_0 .net "clk", 0 0, v009136a8_0;  alias, 1 drivers
v00919e10_0 .var "enable", 0 0;
v00919e68_0 .var "ns", 0 0;
v00919ec0_0 .net "reset", 0 0, v00913758_0;  alias, 1 drivers
E_0091cac8 .event posedge, v009136a8_0;
E_0091cc30 .event edge, v00913700_0, v009135f8_0, v00913650_0;
    .scope S_02782df8;
T_0 ;
    %wait E_0091cc30;
    %load/vec4 v00919e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v02782ec8_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v02782f20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00919e68_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00919e68_0, 0, 1;
T_0.4 ;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v02782ec8_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v02782f20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00919e68_0, 0, 1;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00919e68_0, 0, 1;
T_0.6 ;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_02782df8;
T_1 ;
    %wait E_0091cac8;
    %load/vec4 v00919ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00919e10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00919e68_0;
    %assign/vec4 v00919e10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_02782158;
T_2 ;
    %vpi_call 2 46 "$display", "\011\011 enable \011 clk reset bitStream BIC \011 Time " {0 0 0};
    %vpi_call 2 47 "$monitor", "\011\011 %b \011 %b \011 %b \011 %b \011 %b", v00913700_0, v009136a8_0, v00913758_0, v00913650_0, v009135f8_0, $time {0 0 0};
    %end;
    .thread T_2;
    .scope S_02782158;
T_3 ;
    %delay 20, 0;
    %load/vec4 v009136a8_0;
    %inv;
    %store/vec4 v009136a8_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_02782158;
T_4 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v009136a8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00913650_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00913758_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v009135f8_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00913758_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00913758_0, 0, 1;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00913650_0, 0, 1;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00913650_0, 0, 1;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v009135f8_0, 0, 4;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v009135f8_0, 0, 4;
    %delay 1200, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_02782088;
T_5 ;
    %vpi_call 2 28 "$dumpfile", "startBitFile.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000001, S_02782088 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "startBitTop.v";
    "./startBit.v";
