// Seed: 4080258234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  not primCall (id_2, id_1);
  assign id_2 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input  tri0  id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output tri0  id_4,
    input  uwire id_5
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
  tri1 id_9 = id_3;
endmodule
