##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for Rx_Back_IntClock
		4.3::Critical Path Report for Rx_Front_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. Rx_Back_IntClock:R)
		5.2::Critical Path Report for (CyHFCLK:R vs. Rx_Front_IntClock:R)
		5.3::Critical Path Report for (Rx_Back_IntClock:R vs. Rx_Back_IntClock:R)
		5.4::Critical Path Report for (Rx_Front_IntClock:R vs. Rx_Front_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CyHFCLK               | Frequency: 37.82 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK               | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1             | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK              | N/A                   | Target: 24.00 MHz  | 
Clock: Rx_Back_IntClock      | Frequency: 37.82 MHz  | Target: 0.31 MHz   | 
Clock: Rx_Front_IntClock     | Frequency: 38.16 MHz  | Target: 0.31 MHz   | 
Clock: Rx_Left_SCBCLK        | N/A                   | Target: 0.46 MHz   | 
Clock: Rx_Left_SCBCLK(FFB)   | N/A                   | Target: 0.46 MHz   | 
Clock: Rx_Right_SCBCLK       | N/A                   | Target: 0.46 MHz   | 
Clock: Rx_Right_SCBCLK(FFB)  | N/A                   | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK            Rx_Back_IntClock   41666.7          15227       N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK            Rx_Front_IntClock  41666.7          15461       N/A              N/A         N/A              N/A         N/A              N/A         
Rx_Back_IntClock   Rx_Back_IntClock   3.25e+006        3230818     N/A              N/A         N/A              N/A         N/A              N/A         
Rx_Front_IntClock  Rx_Front_IntClock  3.25e+006        3233300     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 37.82 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15227p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21230
-------------------------------------   ----- 
End-of-path arrival time (ps)           21230
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                              iocell9                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb                         iocell9         4047   4047  15227  RISE       1
Net_158/main_3                             macrocell3      4696   8743  15227  RISE       1
Net_158/q                                  macrocell3      3350  12093  15227  RISE       1
\Rx_Back:BUART:rx_postpoll\/main_0         macrocell12     3538  15631  15227  RISE       1
\Rx_Back:BUART:rx_postpoll\/q              macrocell12     3350  18981  15227  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2249  21230  15227  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                    datapathcell1              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Rx_Back_IntClock
**********************************************
Clock: Rx_Back_IntClock
Frequency: 37.82 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15227p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21230
-------------------------------------   ----- 
End-of-path arrival time (ps)           21230
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                              iocell9                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb                         iocell9         4047   4047  15227  RISE       1
Net_158/main_3                             macrocell3      4696   8743  15227  RISE       1
Net_158/q                                  macrocell3      3350  12093  15227  RISE       1
\Rx_Back:BUART:rx_postpoll\/main_0         macrocell12     3538  15631  15227  RISE       1
\Rx_Back:BUART:rx_postpoll\/q              macrocell12     3350  18981  15227  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2249  21230  15227  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                    datapathcell1              0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Rx_Front_IntClock
***********************************************
Clock: Rx_Front_IntClock
Frequency: 38.16 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(3)/fb
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15461p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20995
-------------------------------------   ----- 
End-of-path arrival time (ps)           20995
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Front_Pins(3)/in_clock                             iocell13                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Front_Pins(3)/fb                         iocell13        4047   4047  15461  RISE       1
Net_33/main_3                               macrocell4      4718   8765  15461  RISE       1
Net_33/q                                    macrocell4      3350  12115  15461  RISE       1
\Rx_Front:BUART:rx_postpoll\/main_0         macrocell25     3218  15333  15461  RISE       1
\Rx_Front:BUART:rx_postpoll\/q              macrocell25     3350  18683  15461  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/route_si  datapathcell2   2313  20995  15461  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                   datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. Rx_Back_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15227p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21230
-------------------------------------   ----- 
End-of-path arrival time (ps)           21230
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                              iocell9                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb                         iocell9         4047   4047  15227  RISE       1
Net_158/main_3                             macrocell3      4696   8743  15227  RISE       1
Net_158/q                                  macrocell3      3350  12093  15227  RISE       1
\Rx_Back:BUART:rx_postpoll\/main_0         macrocell12     3538  15631  15227  RISE       1
\Rx_Back:BUART:rx_postpoll\/q              macrocell12     3350  18981  15227  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2249  21230  15227  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                    datapathcell1              0      0  RISE       1


5.2::Critical Path Report for (CyHFCLK:R vs. Rx_Front_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(3)/fb
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15461p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20995
-------------------------------------   ----- 
End-of-path arrival time (ps)           20995
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Front_Pins(3)/in_clock                             iocell13                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Front_Pins(3)/fb                         iocell13        4047   4047  15461  RISE       1
Net_33/main_3                               macrocell4      4718   8765  15461  RISE       1
Net_33/q                                    macrocell4      3350  12115  15461  RISE       1
\Rx_Front:BUART:rx_postpoll\/main_0         macrocell25     3218  15333  15461  RISE       1
\Rx_Front:BUART:rx_postpoll\/q              macrocell25     3350  18683  15461  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/route_si  datapathcell2   2313  20995  15461  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                   datapathcell2              0      0  RISE       1


5.3::Critical Path Report for (Rx_Back_IntClock:R vs. Rx_Back_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3230818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243700

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q       macrocell7      1250   1250  3230818  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1  11632  12882  3230818  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                    datapathcell1              0      0  RISE       1


5.4::Critical Path Report for (Rx_Front_IntClock:R vs. Rx_Front_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Rx_Front:BUART:sRX:RxSts\/status_4
Capture Clock  : \Rx_Front:BUART:sRX:RxSts\/clock
Path slack     : 3233300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15130
-------------------------------------   ----- 
End-of-path arrival time (ps)           15130
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3233300  RISE       1
\Rx_Front:BUART:rx_status_4\/main_1                 macrocell31     2317   7597  3233300  RISE       1
\Rx_Front:BUART:rx_status_4\/q                      macrocell31     3350  10947  3233300  RISE       1
\Rx_Front:BUART:sRX:RxSts\/status_4                 statusicell2    4182  15130  3233300  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxSts\/clock                          statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15227p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21230
-------------------------------------   ----- 
End-of-path arrival time (ps)           21230
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                              iocell9                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb                         iocell9         4047   4047  15227  RISE       1
Net_158/main_3                             macrocell3      4696   8743  15227  RISE       1
Net_158/q                                  macrocell3      3350  12093  15227  RISE       1
\Rx_Back:BUART:rx_postpoll\/main_0         macrocell12     3538  15631  15227  RISE       1
\Rx_Back:BUART:rx_postpoll\/q              macrocell12     3350  18981  15227  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2249  21230  15227  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(3)/fb
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 15461p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20995
-------------------------------------   ----- 
End-of-path arrival time (ps)           20995
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Front_Pins(3)/in_clock                             iocell13                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Front_Pins(3)/fb                         iocell13        4047   4047  15461  RISE       1
Net_33/main_3                               macrocell4      4718   8765  15461  RISE       1
Net_33/q                                    macrocell4      3350  12115  15461  RISE       1
\Rx_Front:BUART:rx_postpoll\/main_0         macrocell25     3218  15333  15461  RISE       1
\Rx_Front:BUART:rx_postpoll\/q              macrocell25     3350  18683  15461  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/route_si  datapathcell2   2313  20995  15461  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back:BUART:rx_state_0\/main_0
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 22345p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15811
-------------------------------------   ----- 
End-of-path arrival time (ps)           15811
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                              iocell9                 0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb                 iocell9       4047   4047  15227  RISE       1
Net_158/main_3                     macrocell3    4696   8743  15227  RISE       1
Net_158/q                          macrocell3    3350  12093  15227  RISE       1
\Rx_Back:BUART:rx_state_0\/main_0  macrocell13   3719  15811  22345  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back:BUART:rx_state_2\/main_0
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 22345p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15811
-------------------------------------   ----- 
End-of-path arrival time (ps)           15811
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                              iocell9                 0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb                 iocell9       4047   4047  15227  RISE       1
Net_158/main_3                     macrocell3    4696   8743  15227  RISE       1
Net_158/q                          macrocell3    3350  12093  15227  RISE       1
\Rx_Back:BUART:rx_state_2\/main_0  macrocell14   3719  15811  22345  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back:BUART:rx_last\/main_0
Capture Clock  : \Rx_Back:BUART:rx_last\/clock_0
Path slack     : 22354p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15802
-------------------------------------   ----- 
End-of-path arrival time (ps)           15802
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                              iocell9                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb              iocell9       4047   4047  15227  RISE       1
Net_158/main_3                  macrocell3    4696   8743  15227  RISE       1
Net_158/q                       macrocell3    3350  12093  15227  RISE       1
\Rx_Back:BUART:rx_last\/main_0  macrocell10   3710  15802  22354  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_last\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back:BUART:rx_status_3\/main_0
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 22521p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15635
-------------------------------------   ----- 
End-of-path arrival time (ps)           15635
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                              iocell9                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb                  iocell9       4047   4047  15227  RISE       1
Net_158/main_3                      macrocell3    4696   8743  15227  RISE       1
Net_158/q                           macrocell3    3350  12093  15227  RISE       1
\Rx_Back:BUART:rx_status_3\/main_0  macrocell17   3543  15635  22521  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back:BUART:pollcount_0\/main_0
Capture Clock  : \Rx_Back:BUART:pollcount_0\/clock_0
Path slack     : 22526p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15631
-------------------------------------   ----- 
End-of-path arrival time (ps)           15631
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                              iocell9                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb                  iocell9       4047   4047  15227  RISE       1
Net_158/main_3                      macrocell3    4696   8743  15227  RISE       1
Net_158/q                           macrocell3    3350  12093  15227  RISE       1
\Rx_Back:BUART:pollcount_0\/main_0  macrocell5    3538  15631  22526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_0\/clock_0                       macrocell5                 0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Back_Pins(3)/fb
Path End       : \Rx_Back:BUART:pollcount_1\/main_0
Capture Clock  : \Rx_Back:BUART:pollcount_1\/clock_0
Path slack     : 22526p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Back_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15631
-------------------------------------   ----- 
End-of-path arrival time (ps)           15631
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Back_Pins(3)/in_clock                              iocell9                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Back_Pins(3)/fb                  iocell9       4047   4047  15227  RISE       1
Net_158/main_3                      macrocell3    4696   8743  15227  RISE       1
Net_158/q                           macrocell3    3350  12093  15227  RISE       1
\Rx_Back:BUART:pollcount_1\/main_0  macrocell6    3538  15631  22526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_1\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(3)/fb
Path End       : \Rx_Front:BUART:rx_last\/main_0
Capture Clock  : \Rx_Front:BUART:rx_last\/clock_0
Path slack     : 22794p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15362
-------------------------------------   ----- 
End-of-path arrival time (ps)           15362
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Front_Pins(3)/in_clock                             iocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(3)/fb              iocell13      4047   4047  15461  RISE       1
Net_33/main_3                    macrocell4    4718   8765  15461  RISE       1
Net_33/q                         macrocell4    3350  12115  15461  RISE       1
\Rx_Front:BUART:rx_last\/main_0  macrocell23   3248  15362  22794  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_last\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(3)/fb
Path End       : \Rx_Front:BUART:rx_state_0\/main_5
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 22800p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15357
-------------------------------------   ----- 
End-of-path arrival time (ps)           15357
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Front_Pins(3)/in_clock                             iocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(3)/fb                 iocell13      4047   4047  15461  RISE       1
Net_33/main_3                       macrocell4    4718   8765  15461  RISE       1
Net_33/q                            macrocell4    3350  12115  15461  RISE       1
\Rx_Front:BUART:rx_state_0\/main_5  macrocell26   3242  15357  22800  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(3)/fb
Path End       : \Rx_Front:BUART:rx_state_2\/main_5
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 22800p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15357
-------------------------------------   ----- 
End-of-path arrival time (ps)           15357
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Front_Pins(3)/in_clock                             iocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(3)/fb                 iocell13      4047   4047  15461  RISE       1
Net_33/main_3                       macrocell4    4718   8765  15461  RISE       1
Net_33/q                            macrocell4    3350  12115  15461  RISE       1
\Rx_Front:BUART:rx_state_2\/main_5  macrocell27   3242  15357  22800  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(3)/fb
Path End       : \Rx_Front:BUART:rx_status_3\/main_5
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 22820p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15337
-------------------------------------   ----- 
End-of-path arrival time (ps)           15337
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Front_Pins(3)/in_clock                             iocell13                0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(3)/fb                  iocell13      4047   4047  15461  RISE       1
Net_33/main_3                        macrocell4    4718   8765  15461  RISE       1
Net_33/q                             macrocell4    3350  12115  15461  RISE       1
\Rx_Front:BUART:rx_status_3\/main_5  macrocell30   3222  15337  22820  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                      macrocell30                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(3)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 22824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15333
-------------------------------------   ----- 
End-of-path arrival time (ps)           15333
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Front_Pins(3)/in_clock                             iocell13                0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(3)/fb  iocell13      4047   4047  15461  RISE       1
Net_33/main_3        macrocell4    4718   8765  15461  RISE       1
Net_33/q             macrocell4    3350  12115  15461  RISE       1
MODIN1_0/main_2      macrocell1    3218  15333  22824  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell1                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Front_Pins(3)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 22824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#78 vs. Rx_Front_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15333
-------------------------------------   ----- 
End-of-path arrival time (ps)           15333
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_Front_Pins(3)/in_clock                             iocell13                0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_Front_Pins(3)/fb  iocell13      4047   4047  15461  RISE       1
Net_33/main_3        macrocell4    4718   8765  15461  RISE       1
Net_33/q             macrocell4    3350  12115  15461  RISE       1
MODIN1_1/main_2      macrocell2    3218  15333  22824  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3230818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243700

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q       macrocell7      1250   1250  3230818  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1  11632  12882  3230818  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Back:BUART:sRX:RxBitCounter\/clock
Path slack     : 3231671p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -4220
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14109
-------------------------------------   ----- 
End-of-path arrival time (ps)           14109
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q   macrocell7    1250   1250  3230818  RISE       1
\Rx_Back:BUART:rx_counter_load\/main_0  macrocell9    7254   8504  3231671  RISE       1
\Rx_Back:BUART:rx_counter_load\/q       macrocell9    3350  11854  3231671  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/load   count7cell    2256  14109  3231671  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_1
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 3233063p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13427
-------------------------------------   ----- 
End-of-path arrival time (ps)           13427
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q  macrocell7    1250   1250  3230818  RISE       1
\Rx_Back:BUART:rx_state_0\/main_1      macrocell13  12177  13427  3233063  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_1
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 3233063p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13427
-------------------------------------   ----- 
End-of-path arrival time (ps)           13427
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q  macrocell7    1250   1250  3230818  RISE       1
\Rx_Back:BUART:rx_state_2\/main_1      macrocell14  12177  13427  3233063  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_state_3\/main_0
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 3233063p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13427
-------------------------------------   ----- 
End-of-path arrival time (ps)           13427
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q  macrocell7    1250   1250  3230818  RISE       1
\Rx_Back:BUART:rx_state_3\/main_0      macrocell15  12177  13427  3233063  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Rx_Front:BUART:sRX:RxSts\/status_4
Capture Clock  : \Rx_Front:BUART:sRX:RxSts\/clock
Path slack     : 3233300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15130
-------------------------------------   ----- 
End-of-path arrival time (ps)           15130
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3233300  RISE       1
\Rx_Front:BUART:rx_status_4\/main_1                 macrocell31     2317   7597  3233300  RISE       1
\Rx_Front:BUART:rx_status_4\/q                      macrocell31     3350  10947  3233300  RISE       1
\Rx_Front:BUART:sRX:RxSts\/status_4                 statusicell2    4182  15130  3233300  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxSts\/clock                          statusicell2               0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Rx_Back:BUART:sRX:RxSts\/status_4
Capture Clock  : \Rx_Back:BUART:sRX:RxSts\/clock
Path slack     : 3233573p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -1570
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14857
-------------------------------------   ----- 
End-of-path arrival time (ps)           14857
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  3233573  RISE       1
\Rx_Back:BUART:rx_status_4\/main_1                 macrocell18     2230   7510  3233573  RISE       1
\Rx_Back:BUART:rx_status_4\/q                      macrocell18     3350  10860  3233573  RISE       1
\Rx_Back:BUART:sRX:RxSts\/status_4                 statusicell1    3997  14857  3233573  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxSts\/clock                           statusicell1               0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Rx_Front:BUART:sRX:RxBitCounter\/clock
Path slack     : 3233944p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q            macrocell26   1250   1250  3233944  RISE       1
\Rx_Front:BUART:rx_counter_load\/main_1  macrocell22   4921   6171  3233944  RISE       1
\Rx_Front:BUART:rx_counter_load\/q       macrocell22   3350   9521  3233944  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/load   count7cell    2316  11836  3233944  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236092p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q          macrocell8      1250   1250  3236092  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   6358   7608  3236092  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:pollcount_1\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_9
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 3236843p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9647
-------------------------------------   ---- 
End-of-path arrival time (ps)           9647
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:pollcount_1\/q      macrocell6    1250   1250  3232790  RISE       1
\Rx_Back:BUART:rx_state_0\/main_9  macrocell13   8397   9647  3236843  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236951p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q                macrocell26     1250   1250  3233944  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell2   5499   6749  3236951  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:pollcount_1\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_6
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 3237363p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:pollcount_1\/q       macrocell6    1250   1250  3232790  RISE       1
\Rx_Back:BUART:rx_status_3\/main_6  macrocell17   7877   9127  3237363  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237750p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0              macrocell20                0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q       macrocell20     1250   1250  3234720  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell2   4700   5950  3237750  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_0
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 3237986p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q  macrocell7    1250   1250  3230818  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_0    macrocell11   7254   8504  3237986  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Rx_Back:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3237986p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q      macrocell7    1250   1250  3230818  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/main_0  macrocell16   7254   8504  3237986  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/clock_0                macrocell16                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_address_detected\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_1
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 3237986p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_address_detected\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_address_detected\/q  macrocell7    1250   1250  3230818  RISE       1
\Rx_Back:BUART:rx_status_3\/main_1     macrocell17   7254   8504  3237986  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_3
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 3238866p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7624
-------------------------------------   ---- 
End-of-path arrival time (ps)           7624
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q  macrocell8    1250   1250  3236092  RISE       1
\Rx_Back:BUART:rx_state_0\/main_3   macrocell13   6374   7624  3238866  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_3
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 3238866p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7624
-------------------------------------   ---- 
End-of-path arrival time (ps)           7624
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q  macrocell8    1250   1250  3236092  RISE       1
\Rx_Back:BUART:rx_state_2\/main_3   macrocell14   6374   7624  3238866  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:rx_state_3\/main_2
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 3238866p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7624
-------------------------------------   ---- 
End-of-path arrival time (ps)           7624
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q  macrocell8    1250   1250  3236092  RISE       1
\Rx_Back:BUART:rx_state_3\/main_2   macrocell15   6374   7624  3238866  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239445p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q                macrocell13     1250   1250  3236047  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3005   4255  3239445  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239544p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                 macrocell21                0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q          macrocell21     1250   1250  3239544  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell2   2906   4156  3239544  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_1
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 3239750p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q       macrocell26   1250   1250  3233944  RISE       1
\Rx_Front:BUART:rx_state_0\/main_1  macrocell26   5490   6740  3239750  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_1
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 3239750p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q       macrocell26   1250   1250  3233944  RISE       1
\Rx_Front:BUART:rx_state_2\/main_1  macrocell27   5490   6740  3239750  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_state_3\/main_1
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 3239750p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q       macrocell26   1250   1250  3233944  RISE       1
\Rx_Front:BUART:rx_state_3\/main_1  macrocell28   5490   6740  3239750  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:pollcount_1\/q
Path End       : \Rx_Back:BUART:pollcount_1\/main_3
Capture Clock  : \Rx_Back:BUART:pollcount_1\/clock_0
Path slack     : 3240089p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:pollcount_1\/q       macrocell6    1250   1250  3232790  RISE       1
\Rx_Back:BUART:pollcount_1\/main_3  macrocell6    5151   6401  3240089  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_1\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_1
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 3240319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q         macrocell26   1250   1250  3233944  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_1  macrocell24   4921   6171  3240319  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                     macrocell24                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Rx_Front:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q               macrocell26   1250   1250  3233944  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/main_1  macrocell29   4921   6171  3240319  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/clock_0               macrocell29                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_0\/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_1
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 3240319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_0\/q        macrocell26   1250   1250  3233944  RISE       1
\Rx_Front:BUART:rx_status_3\/main_1  macrocell30   4921   6171  3240319  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                      macrocell30                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_2
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 3240612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q   macrocell8    1250   1250  3236092  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_2  macrocell11   4628   5878  3240612  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_3
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 3240612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_bitclk_enable\/q  macrocell8    1250   1250  3236092  RISE       1
\Rx_Back:BUART:rx_status_3\/main_3  macrocell17   4628   5878  3240612  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_0
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 3241096p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0              macrocell20                0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q  macrocell20   1250   1250  3234720  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_0    macrocell24   4144   5394  3241096  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                     macrocell24                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Rx_Front:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241096p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0              macrocell20                0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q      macrocell20   1250   1250  3234720  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/main_0  macrocell29   4144   5394  3241096  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/clock_0               macrocell29                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_0
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 3241096p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0              macrocell20                0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q  macrocell20   1250   1250  3234720  RISE       1
\Rx_Front:BUART:rx_status_3\/main_0     macrocell30   4144   5394  3241096  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                      macrocell30                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Front:BUART:rx_state_0\/main_9
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 3241557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241557  RISE       1
\Rx_Front:BUART:rx_state_0\/main_9         macrocell26   2823   4933  3241557  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Front:BUART:rx_state_2\/main_8
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 3241557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241557  RISE       1
\Rx_Front:BUART:rx_state_2\/main_8         macrocell27   2823   4933  3241557  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Front:BUART:rx_state_3\/main_6
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 3241557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241557  RISE       1
\Rx_Front:BUART:rx_state_3\/main_6         macrocell28   2823   4933  3241557  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Front:BUART:rx_state_0\/main_8
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 3241558p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241558  RISE       1
\Rx_Front:BUART:rx_state_0\/main_8         macrocell26   2822   4932  3241558  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Front:BUART:rx_state_2\/main_7
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 3241558p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241558  RISE       1
\Rx_Front:BUART:rx_state_2\/main_7         macrocell27   2822   4932  3241558  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Front:BUART:rx_state_3\/main_5
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 3241558p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241558  RISE       1
\Rx_Front:BUART:rx_state_3\/main_5         macrocell28   2822   4932  3241558  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Front:BUART:rx_state_0\/main_10
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 3241578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241578  RISE       1
\Rx_Front:BUART:rx_state_0\/main_10        macrocell26   2802   4912  3241578  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Front:BUART:rx_state_2\/main_9
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 3241578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241578  RISE       1
\Rx_Front:BUART:rx_state_2\/main_9         macrocell27   2802   4912  3241578  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Front:BUART:rx_state_3\/main_7
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 3241578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241578  RISE       1
\Rx_Front:BUART:rx_state_3\/main_7         macrocell28   2802   4912  3241578  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_7
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 3241580p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241578  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_7       macrocell24   2800   4910  3241580  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                     macrocell24                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_6
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 3241594p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241557  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_6       macrocell24   2786   4896  3241594  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                     macrocell24                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_status_3\/q
Path End       : \Rx_Front:BUART:sRX:RxSts\/status_3
Capture Clock  : \Rx_Front:BUART:sRX:RxSts\/clock
Path slack     : 3241596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6834
-------------------------------------   ---- 
End-of-path arrival time (ps)           6834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                      macrocell30                0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_status_3\/q       macrocell30    1250   1250  3241596  RISE       1
\Rx_Front:BUART:sRX:RxSts\/status_3  statusicell2   5584   6834  3241596  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxSts\/clock                          statusicell2               0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_5
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 3241598p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241558  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_5       macrocell24   2782   4892  3241598  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                     macrocell24                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_5
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 3241657p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241657  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_5       macrocell11   2723   4833  3241657  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Back:BUART:rx_state_0\/main_6
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 3241663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241657  RISE       1
\Rx_Back:BUART:rx_state_0\/main_6         macrocell13   2717   4827  3241663  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Back:BUART:rx_state_2\/main_6
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 3241663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241657  RISE       1
\Rx_Back:BUART:rx_state_2\/main_6         macrocell14   2717   4827  3241663  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_6
Path End       : \Rx_Back:BUART:rx_state_3\/main_5
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 3241663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241657  RISE       1
\Rx_Back:BUART:rx_state_3\/main_5         macrocell15   2717   4827  3241663  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Back:BUART:rx_state_0\/main_8
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 3241673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241673  RISE       1
\Rx_Back:BUART:rx_state_0\/main_8         macrocell13   2707   4817  3241673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Back:BUART:rx_state_2\/main_8
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 3241673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241673  RISE       1
\Rx_Back:BUART:rx_state_2\/main_8         macrocell14   2707   4817  3241673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Back:BUART:rx_state_3\/main_7
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 3241673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241673  RISE       1
\Rx_Back:BUART:rx_state_3\/main_7         macrocell15   2707   4817  3241673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_4
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_7
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 3241674p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241673  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_7       macrocell11   2706   4816  3241674  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Back:BUART:rx_state_0\/main_7
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 3241821p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241821  RISE       1
\Rx_Back:BUART:rx_state_0\/main_7         macrocell13   2559   4669  3241821  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Back:BUART:rx_state_2\/main_7
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 3241821p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241821  RISE       1
\Rx_Back:BUART:rx_state_2\/main_7         macrocell14   2559   4669  3241821  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Back:BUART:rx_state_3\/main_6
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 3241821p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241821  RISE       1
\Rx_Back:BUART:rx_state_3\/main_6         macrocell15   2559   4669  3241821  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_5
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_6
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 3241828p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241821  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_6       macrocell11   2552   4662  3241828  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_0
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 3242002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0              macrocell20                0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q  macrocell20   1250   1250  3234720  RISE       1
\Rx_Front:BUART:rx_state_0\/main_0      macrocell26   3238   4488  3242002  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_0
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 3242002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0              macrocell20                0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q  macrocell20   1250   1250  3234720  RISE       1
\Rx_Front:BUART:rx_state_2\/main_0      macrocell27   3238   4488  3242002  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_address_detected\/q
Path End       : \Rx_Front:BUART:rx_state_3\/main_0
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 3242002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_address_detected\/clock_0              macrocell20                0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_address_detected\/q  macrocell20   1250   1250  3234720  RISE       1
\Rx_Front:BUART:rx_state_3\/main_0      macrocell28   3238   4488  3242002  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 3242045p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242045  RISE       1
MODIN1_0/main_1                            macrocell1    2335   4445  3242045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell1                 0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3242045p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242045  RISE       1
MODIN1_1/main_1                            macrocell2    2335   4445  3242045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Front:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Rx_Front:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242045p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242045  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/main_1   macrocell21   2335   4445  3242045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                 macrocell21                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_0
Path End       : \Rx_Front:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Rx_Front:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3242046  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/main_2   macrocell21   2334   4444  3242046  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                 macrocell21                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 3242051p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242051  RISE       1
MODIN1_0/main_0                            macrocell1    2329   4439  3242051  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell1                 0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3242051p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242051  RISE       1
MODIN1_1/main_0                            macrocell2    2329   4439  3242051  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Front:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Rx_Front:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242051p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242051  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/main_0   macrocell21   2329   4439  3242051  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                 macrocell21                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Back:BUART:pollcount_0\/main_1
Capture Clock  : \Rx_Back:BUART:pollcount_0\/clock_0
Path slack     : 3242107p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242107  RISE       1
\Rx_Back:BUART:pollcount_0\/main_1        macrocell5    2273   4383  3242107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_0\/clock_0                       macrocell5                 0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Back:BUART:pollcount_1\/main_1
Capture Clock  : \Rx_Back:BUART:pollcount_1\/clock_0
Path slack     : 3242107p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242107  RISE       1
\Rx_Back:BUART:pollcount_1\/main_1        macrocell6    2273   4383  3242107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_1\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_2
Path End       : \Rx_Back:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Rx_Back:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242107p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242107  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/main_0   macrocell8    2273   4383  3242107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Back:BUART:pollcount_0\/main_2
Capture Clock  : \Rx_Back:BUART:pollcount_0\/clock_0
Path slack     : 3242109p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242109  RISE       1
\Rx_Back:BUART:pollcount_0\/main_2        macrocell5    2271   4381  3242109  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_0\/clock_0                       macrocell5                 0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Back:BUART:pollcount_1\/main_2
Capture Clock  : \Rx_Back:BUART:pollcount_1\/clock_0
Path slack     : 3242109p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242109  RISE       1
\Rx_Back:BUART:pollcount_1\/main_2        macrocell6    2271   4381  3242109  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_1\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_1
Path End       : \Rx_Back:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Rx_Back:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242109p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242109  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/main_1   macrocell8    2271   4381  3242109  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:sRX:RxBitCounter\/count_0
Path End       : \Rx_Back:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Rx_Back:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242119p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxBitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3242119  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/main_2   macrocell8    2261   4371  3242119  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_bitclk_enable\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_6
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 3242142p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell2                 0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell2    1250   1250  3234783  RISE       1
\Rx_Front:BUART:rx_status_3\/main_6  macrocell30   3098   4348  3242142  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                      macrocell30                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3242145p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell2                 0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  3234783  RISE       1
MODIN1_1/main_3  macrocell2    3095   4345  3242145  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:pollcount_0\/q
Path End       : \Rx_Back:BUART:pollcount_0\/main_3
Capture Clock  : \Rx_Back:BUART:pollcount_0\/clock_0
Path slack     : 3242239p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_0\/clock_0                       macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:pollcount_0\/q       macrocell5    1250   1250  3234940  RISE       1
\Rx_Back:BUART:pollcount_0\/main_3  macrocell5    3001   4251  3242239  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_0\/clock_0                       macrocell5                 0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:pollcount_0\/q
Path End       : \Rx_Back:BUART:pollcount_1\/main_4
Capture Clock  : \Rx_Back:BUART:pollcount_1\/clock_0
Path slack     : 3242239p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_0\/clock_0                       macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:pollcount_0\/q       macrocell5    1250   1250  3234940  RISE       1
\Rx_Back:BUART:pollcount_1\/main_4  macrocell6    3001   4251  3242239  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_1\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:pollcount_0\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_10
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 3242239p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_0\/clock_0                       macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:pollcount_0\/q       macrocell5    1250   1250  3234940  RISE       1
\Rx_Back:BUART:rx_state_0\/main_10  macrocell13   3001   4251  3242239  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_2
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 3242246p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q       macrocell13   1250   1250  3236047  RISE       1
\Rx_Back:BUART:rx_state_0\/main_2  macrocell13   2994   4244  3242246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_2
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 3242246p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q       macrocell13   1250   1250  3236047  RISE       1
\Rx_Back:BUART:rx_state_2\/main_2  macrocell14   2994   4244  3242246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_state_3\/main_1
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 3242246p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q       macrocell13   1250   1250  3236047  RISE       1
\Rx_Back:BUART:rx_state_3\/main_1  macrocell15   2994   4244  3242246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_6
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 3242300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell2                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell2    1250   1250  3234783  RISE       1
\Rx_Front:BUART:rx_state_0\/main_6  macrocell26   2940   4190  3242300  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_7
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 3242334p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell1                 0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell1    1250   1250  3234973  RISE       1
\Rx_Front:BUART:rx_status_3\/main_7  macrocell30   2906   4156  3242334  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                      macrocell30                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 3242336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell1                 0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  3234973  RISE       1
MODIN1_0/main_3  macrocell1    2904   4154  3242336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell1                 0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3242336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell1                 0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  3234973  RISE       1
MODIN1_1/main_4  macrocell2    2904   4154  3242336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_7
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 3242337p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell1                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell1    1250   1250  3234973  RISE       1
\Rx_Front:BUART:rx_state_0\/main_7  macrocell26   2903   4153  3242337  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_2
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 3242340p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                 macrocell21                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q   macrocell21   1250   1250  3239544  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_2  macrocell24   2900   4150  3242340  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                     macrocell24                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_2
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 3242340p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                 macrocell21                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  3239544  RISE       1
\Rx_Front:BUART:rx_status_3\/main_2  macrocell30   2900   4150  3242340  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                      macrocell30                0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_2
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 3242345p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                 macrocell21                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  3239544  RISE       1
\Rx_Front:BUART:rx_state_0\/main_2   macrocell26   2895   4145  3242345  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_2
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 3242345p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                 macrocell21                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  3239544  RISE       1
\Rx_Front:BUART:rx_state_2\/main_2   macrocell27   2895   4145  3242345  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_bitclk_enable\/q
Path End       : \Rx_Front:BUART:rx_state_3\/main_2
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 3242345p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_bitclk_enable\/clock_0                 macrocell21                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  3239544  RISE       1
\Rx_Front:BUART:rx_state_3\/main_2   macrocell28   2895   4145  3242345  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_1
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 3242362p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q         macrocell13   1250   1250  3236047  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_1  macrocell11   2878   4128  3242362  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Rx_Back:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242362p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q               macrocell13   1250   1250  3236047  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/main_1  macrocell16   2878   4128  3242362  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/clock_0                macrocell16                0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_0\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_2
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 3242362p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_0\/q        macrocell13   1250   1250  3236047  RISE       1
\Rx_Back:BUART:rx_status_3\/main_2  macrocell17   2878   4128  3242362  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:pollcount_0\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_7
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 3242374p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4116
-------------------------------------   ---- 
End-of-path arrival time (ps)           4116
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:pollcount_0\/clock_0                       macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:pollcount_0\/q       macrocell5    1250   1250  3234940  RISE       1
\Rx_Back:BUART:rx_status_3\/main_7  macrocell17   2866   4116  3242374  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_4
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 3242435p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q       macrocell27   1250   1250  3236080  RISE       1
\Rx_Front:BUART:rx_state_0\/main_4  macrocell26   2805   4055  3242435  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_4
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 3242435p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q       macrocell27   1250   1250  3236080  RISE       1
\Rx_Front:BUART:rx_state_2\/main_4  macrocell27   2805   4055  3242435  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_state_3\/main_4
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 3242435p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q       macrocell27   1250   1250  3236080  RISE       1
\Rx_Front:BUART:rx_state_3\/main_4  macrocell28   2805   4055  3242435  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_4
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q         macrocell27   1250   1250  3236080  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_4  macrocell24   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                     macrocell24                0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Rx_Front:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q               macrocell27   1250   1250  3236080  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/main_3  macrocell29   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/clock_0               macrocell29                0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_2\/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_4
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_2\/q        macrocell27   1250   1250  3236080  RISE       1
\Rx_Front:BUART:rx_status_3\/main_4  macrocell30   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                      macrocell30                0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_4
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 3242545p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q       macrocell15   1250   1250  3236237  RISE       1
\Rx_Back:BUART:rx_state_0\/main_4  macrocell13   2695   3945  3242545  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_4
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 3242545p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q       macrocell15   1250   1250  3236237  RISE       1
\Rx_Back:BUART:rx_state_2\/main_4  macrocell14   2695   3945  3242545  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_state_3\/main_3
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 3242545p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q       macrocell15   1250   1250  3236237  RISE       1
\Rx_Back:BUART:rx_state_3\/main_3  macrocell15   2695   3945  3242545  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_3
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 3242553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q         macrocell15   1250   1250  3236237  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_3  macrocell11   2687   3937  3242553  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Rx_Back:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q               macrocell15   1250   1250  3236237  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/main_2  macrocell16   2687   3937  3242553  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/clock_0                macrocell16                0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_3\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_4
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 3242553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_3\/q        macrocell15   1250   1250  3236237  RISE       1
\Rx_Back:BUART:rx_status_3\/main_4  macrocell17   2687   3937  3242553  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_load_fifo\/q
Path End       : \Rx_Front:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Rx_Front:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3242602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                     macrocell24                0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_load_fifo\/q            macrocell24     1250   1250  3236008  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/f0_load  datapathcell2   4218   5468  3242602  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:sRX:RxShifter:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_load_fifo\/main_3
Capture Clock  : \Rx_Front:BUART:rx_load_fifo\/clock_0
Path slack     : 3242649p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q         macrocell28   1250   1250  3236273  RISE       1
\Rx_Front:BUART:rx_load_fifo\/main_3  macrocell24   2591   3841  3242649  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_load_fifo\/clock_0                     macrocell24                0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Rx_Front:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242649p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q               macrocell28   1250   1250  3236273  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/main_2  macrocell29   2591   3841  3242649  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_stop1_reg\/clock_0               macrocell29                0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_status_3\/main_3
Capture Clock  : \Rx_Front:BUART:rx_status_3\/clock_0
Path slack     : 3242649p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q        macrocell28   1250   1250  3236273  RISE       1
\Rx_Front:BUART:rx_status_3\/main_3  macrocell30   2591   3841  3242649  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_status_3\/clock_0                      macrocell30                0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_state_0\/main_3
Capture Clock  : \Rx_Front:BUART:rx_state_0\/clock_0
Path slack     : 3242657p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q       macrocell28   1250   1250  3236273  RISE       1
\Rx_Front:BUART:rx_state_0\/main_3  macrocell26   2583   3833  3242657  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_0\/clock_0                       macrocell26                0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_3
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 3242657p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q       macrocell28   1250   1250  3236273  RISE       1
\Rx_Front:BUART:rx_state_2\/main_3  macrocell27   2583   3833  3242657  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_state_3\/q
Path End       : \Rx_Front:BUART:rx_state_3\/main_3
Capture Clock  : \Rx_Front:BUART:rx_state_3\/clock_0
Path slack     : 3242657p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_state_3\/q       macrocell28   1250   1250  3236273  RISE       1
\Rx_Front:BUART:rx_state_3\/main_3  macrocell28   2583   3833  3242657  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_3\/clock_0                       macrocell28                0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_load_fifo\/main_4
Capture Clock  : \Rx_Back:BUART:rx_load_fifo\/clock_0
Path slack     : 3242682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q         macrocell14   1250   1250  3236367  RISE       1
\Rx_Back:BUART:rx_load_fifo\/main_4  macrocell11   2558   3808  3242682  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Rx_Back:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q               macrocell14   1250   1250  3236367  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/main_3  macrocell16   2558   3808  3242682  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_stop1_reg\/clock_0                macrocell16                0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_status_3\/main_5
Capture Clock  : \Rx_Back:BUART:rx_status_3\/clock_0
Path slack     : 3242682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q        macrocell14   1250   1250  3236367  RISE       1
\Rx_Back:BUART:rx_status_3\/main_5  macrocell17   2558   3808  3242682  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_state_0\/main_5
Capture Clock  : \Rx_Back:BUART:rx_state_0\/clock_0
Path slack     : 3242684p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q       macrocell14   1250   1250  3236367  RISE       1
\Rx_Back:BUART:rx_state_0\/main_5  macrocell13   2556   3806  3242684  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_0\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_5
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 3242684p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q       macrocell14   1250   1250  3236367  RISE       1
\Rx_Back:BUART:rx_state_2\/main_5  macrocell14   2556   3806  3242684  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_state_2\/q
Path End       : \Rx_Back:BUART:rx_state_3\/main_4
Capture Clock  : \Rx_Back:BUART:rx_state_3\/clock_0
Path slack     : 3242684p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_state_2\/q       macrocell14   1250   1250  3236367  RISE       1
\Rx_Back:BUART:rx_state_3\/main_4  macrocell15   2556   3806  3242684  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_3\/clock_0                        macrocell15                0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Front:BUART:rx_last\/q
Path End       : \Rx_Front:BUART:rx_state_2\/main_6
Capture Clock  : \Rx_Front:BUART:rx_state_2\/clock_0
Path slack     : 3242940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Rx_Front_IntClock:R#1 vs. Rx_Front_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_last\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Front:BUART:rx_last\/q          macrocell23   1250   1250  3242940  RISE       1
\Rx_Front:BUART:rx_state_2\/main_6  macrocell27   2300   3550  3242940  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Front:BUART:rx_state_2\/clock_0                       macrocell27                0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_last\/q
Path End       : \Rx_Back:BUART:rx_state_2\/main_9
Capture Clock  : \Rx_Back:BUART:rx_state_2\/clock_0
Path slack     : 3243007p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_last\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_last\/q          macrocell10   1250   1250  3243007  RISE       1
\Rx_Back:BUART:rx_state_2\/main_9  macrocell14   2233   3483  3243007  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_state_2\/clock_0                        macrocell14                0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_load_fifo\/q
Path End       : \Rx_Back:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Rx_Back:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3244267p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -1930
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_load_fifo\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_load_fifo\/q            macrocell11     1250   1250  3237287  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2553   3803  3244267  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxShifter:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Back:BUART:rx_status_3\/q
Path End       : \Rx_Back:BUART:sRX:RxSts\/status_3
Capture Clock  : \Rx_Back:BUART:sRX:RxSts\/clock
Path slack     : 3244936p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Rx_Back_IntClock:R#1 vs. Rx_Back_IntClock:R#2)   3250000
- Setup time                                                       -1570
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:rx_status_3\/clock_0                       macrocell17                0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Rx_Back:BUART:rx_status_3\/q       macrocell17    1250   1250  3244936  RISE       1
\Rx_Back:BUART:sRX:RxSts\/status_3  statusicell1   2244   3494  3244936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Rx_Back:BUART:sRX:RxSts\/clock                           statusicell1               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

