sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/86fe/hdl" \
"../../../bd/mac_udp_design/ipshared/516d/39fb/mac_filter.sv" \
"../../../bd/mac_udp_design/ipshared/516d/39fb/mac_top.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_mac_filter_0_1/sim/mac_udp_design_mac_filter_0_1.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/86fe/hdl" \
"../../../bd/mac_udp_design/ip/mac_udp_design_fifo_generator_0_1/sim/mac_udp_design_fifo_generator_0_1.v" \
"../../../bd/mac_udp_design/ip/mac_udp_design_fifo_generator_0_2/sim/mac_udp_design_fifo_generator_0_2.v" \
"../../../bd/mac_udp_design/ip/mac_udp_design_processing_system7_0_3/sim/mac_udp_design_processing_system7_0_3.v" \
"../../../bd/mac_udp_design/ip/mac_udp_design_xlconstant_0_0/sim/mac_udp_design_xlconstant_0_0.v" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_interconnect_0_imp_auto_pc_0/sim/mac_udp_design_axi_interconnect_0_imp_auto_pc_0.v" \
"../../../bd/mac_udp_design/sim/mac_udp_design.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
