# <!-- XML:Generated(2007-10-04 11:13:14.110000) -->

# <!-- XML:AnnotatedFile:Generated(2007-08-22 07:44:59.890000) -->

# Device file info: $Id: PIC18F8493.ann,v 1.3 2007/09/26 09:16:01 agarwak Exp $
# Macro file info: $Id: PIC18F8493.ann,v 1.3 2007/09/26 09:16:01 agarwak Exp $

format=0.1

#device=PIC18F8493
# DOS: DOS-00441
# PS:  DS-39624
# DS:  DS-39635

# Unless the Programming Specification states otherwise, these parts
# use the standard vpp and vdd.
vpp (range=10.000-12.000 dflt=11.000)
vdd (range=2.125-5.500 dfltrange=4.250-5.500 nominal=5.000)

# single panel programming
pgming (memtech=ee tries=1 lvpthresh=2.750 panelsize=0x0)
    wait (pgm=2000 lvpgm=2000 eedata=4000 cfg=5000 userid=5000 erase=30000 lverase=2000)
    latches(pgm=16 eedata=2 userid=8 cfg=2 rowerase=0)       # Latches are the number of bytes   

# <!-- XML:Regions:Begin() -->
breakpoints (numhwbp=0x3 datacapture=false idbyte=p)
pgmmem (region=0x0-0x3fff)
extpgmmem (region=0x2000-0x1fffff modeaddr=0x300004)
testmem (region=0x200000-0x20003f)
userid (region=0x200000-0x200007)
cfgmem (region=0x300000-0x30000d)
devid (region=0x3ffffe-0x3fffff idmask=0xffe0 id=0xe20)
    ver (id=0x680 desc="a0")
bkbgvectmem (region=0x200028-0x200037)
# <!-- XML:Regions:End() -->


# <!-- XML:SFRs:Begin() -->
sfr (key=LCDPS addr=0xf58 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='WFT BIASMD LCDA WA LP' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDCON addr=0xf59 size=1 access='rw rw rw u rw rw rw rw')
    reset (por='000-0000' mclr='000-0000')
    bit (names='LCDEN SLPEN WERR - CS LMUX' width='1 1 1 1 2 2')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDSE0 addr=0xf5a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE0' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDSE1 addr=0xf5b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE1' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDSE2 addr=0xf5c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE2' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDSE3 addr=0xf5d size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE3' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDSE4 addr=0xf5e size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE4' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDSE5 addr=0xf5f size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='LCDSE5' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD0 addr=0xf60 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD0' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD1 addr=0xf61 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD1' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD2 addr=0xf62 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD2' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD3 addr=0xf63 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD3' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD4 addr=0xf64 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD4' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD5 addr=0xf65 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD5' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD6 addr=0xf66 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD6' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD7 addr=0xf67 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD7' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD8 addr=0xf68 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD8' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD9 addr=0xf69 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD9' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD10 addr=0xf6a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD10' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=RCSTA2 addr=0xf6b size=1 access='rw rw rw rw rw r r r')
    reset (por='0000000x' mclr='0000000x')
    bit (names='SPEN RX9 SREN CREN ADDEN FERR OERR RX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXSTA2 addr=0xf6c size=1 access='rw rw rw rw u rw r rw')
    reset (por='0000-010' mclr='0000-010')
    bit (names='CSRC TX9 TXEN SYNC - BRGH TRMT TX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXREG2 addr=0xf6d size=1 access='w w w w w w w w')
    reset (por='00000000' mclr='00000000')
    bit (names='TXREG2' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCREG2 addr=0xf6e size=1 access='r r r r r r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='RCREG2' width='8')
    stimulus (scl=rwb regfiles=rp)
sfr (key=SPBRG2 addr=0xf6f size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRG2' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LCDD11 addr=0xf70 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD11' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD12 addr=0xf71 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD12' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD13 addr=0xf72 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD13' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD14 addr=0xf73 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD14' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD15 addr=0xf74 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD15' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD16 addr=0xf75 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD16' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD17 addr=0xf76 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD17' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD18 addr=0xf77 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD18' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD19 addr=0xf78 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD19' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD20 addr=0xf79 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD20' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD21 addr=0xf7a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD21' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD22 addr=0xf7b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD22' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDD23 addr=0xf7c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDD23' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=BAUDCON1 addr=0xf7e size=1 access='rw r rw rw rw u rw rw')
    reset (por='01000-00' mclr='01000-00')
    bit (names='ABDOV RCMT RXDTP TXCKP BRG16 - WUE ABDEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=SPBRGH1 addr=0xf7f size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRGH1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PORTA addr=0xf80 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xx0x0000' mclr='uu0u0000')
    bit (names='RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTB addr=0xf81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTC addr=0xf82 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RC' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTD addr=0xf83 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RD' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTE addr=0xf84 size=1 access='rw rw rw rw u u u u')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RE7 RE6 RE5 RE4 - - - -' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RE' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTF addr=0xf85 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='x0000000' mclr='u0000000')
    bit (names='RF7 RF6 RF5 RF4 RF3 RF2 RF1 RF0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RF' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTG addr=0xf86 size=1 access='u u r rw rw rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - RG5 RG4 RG3 RG2 RG1 RG0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RG' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTH addr=0xf87 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='0000xxxx' mclr='0000uuuu')
    bit (names='RH7 RH6 RH5 RH4 RH3 RH2 RH1 RH0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTJ addr=0xf88 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RJ7 RJ6 RJ5 RJ4 RJ3 RJ2 RJ1 RJ0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RJ' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=LATA addr=0xf89 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATA7 LATA6 LATA5 LATA4 LATA3 LATA2 LATA1 LATA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATB addr=0xf8a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATB' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATC addr=0xf8b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATC7 LATC6 LATC5 LATC4 LATC3 LATC2 LATC1 LATC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATC' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATD addr=0xf8c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATD7 LATD6 LATD5 LATD4 LATD3 LATD2 LATD1 LATD0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATD' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATE addr=0xf8d size=1 access='rw rw rw rw u u u u')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATE7 LATE6 LATE5 LATE4 - - - -' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATE' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATF addr=0xf8e size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATF7 LATF6 LATF5 LATF4 LATF3 LATF2 LATF1 LATF0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATF' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATG addr=0xf8f size=1 access='u u u rw rw rw rw rw')
    reset (por='---xxxxx' mclr='---uuuuu')
    bit (names='- - - LATG4 LATG3 LATG2 LATG1 LATG0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATG' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATH addr=0xf90 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATH7 LATH6 LATH5 LATH4 LATH3 LATH2 LATH1 LATH0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATH' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATJ addr=0xf91 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATJ7 LATJ6 LATJ5 LATJ4 LATJ3 LATJ2 LATJ1 LATJ0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATJ' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISA addr=0xf92 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISB addr=0xf93 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISB' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISC addr=0xf94 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISC' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISD addr=0xf95 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISD7 TRISD6 TRISD5 TRISD4 TRISD3 TRISD2 TRISD1 TRISD0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISD' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISE addr=0xf96 size=1 access='rw rw rw rw u u u u')
    reset (por='1111----' mclr='1111----')
    bit (names='TRISE7 TRISE6 TRISE5 TRISE4 - - - -' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISE' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISF addr=0xf97 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISF7 TRISF6 TRISF5 TRISF4 TRISF3 TRISF2 TRISF1 TRISF0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISF' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISG addr=0xf98 size=1 access='u u u rw rw rw rw rw')
    reset (por='---11111' mclr='---11111')
    bit (names='- - - TRISG4 TRISG3 TRISG2 TRISG1 TRISG0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISG' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISH addr=0xf99 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISH7 TRISH6 TRISH5 TRISH4 TRISH3 TRISH2 TRISH1 TRISH0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISH' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISJ addr=0xf9a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISJ7 TRISJ6 TRISJ5 TRISJ4 TRISJ3 TRISJ2 TRISJ1 TRISJ0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISJ' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=OSCTUNE addr=0xf9b size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - TUN' width='1 1 6')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=MEMCON addr=0xf9c size=1 access='rw u rw rw u u rw rw')
    reset (por='0-00--00' mclr='0-00--00')
    bit (names='EBDIS - WAIT - - WM' width='1 1 2 1 1 2')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIE1 addr=0xf9d size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR1 addr=0xf9e size=1 access='u rw r r rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='- ADIF - - SSPIF CCP1IF TMR2IF TMR1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=IPR1 addr=0xf9f size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-1111111' mclr='-1111111')
    bit (names='- ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIE2 addr=0xfa0 size=1 access='rw rw u u rw rw rw rw')
    reset (por='00--0000' mclr='00--0000')
    bit (names='OSCFIE CMIE - - BCLIE LVDIE TMR3IE CCP2IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR2 addr=0xfa1 size=1 access='rw rw u u rw rw rw rw')
    reset (por='00--0000' mclr='00--0000')
    bit (names='OSCFIF CMIF - - BCLIF LVDIF TMR3IF CCP2IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=IPR2 addr=0xfa2 size=1 access='rw rw u u rw rw rw rw')
    reset (por='11--1111' mclr='11--1111')
    bit (names='OSCFIP CMIP - - BCLIP LVDIP TMR3IP CCP2IP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIE3 addr=0xfa3 size=1 access='u rw rw rw u u u u')
    reset (por='-000----' mclr='-000----')
    bit (names='- LCDIE RC2IE TX2IE - - - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR3 addr=0xfa4 size=1 access='u rw r r u u u u')
    reset (por='-000----' mclr='-000----')
    bit (names='- LCDIF RC2IF TX2IF - - - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=IPR3 addr=0xfa5 size=1 access='u rw rw rw u u u u')
    reset (por='-111----' mclr='-111----')
    bit (names='- LCDIP RC2IP TX2IP - - - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=RCSTA1 addr=0xfab size=1 access='rw rw rw rw rw r r r')
    reset (por='0000000x' mclr='0000000x')
    bit (names='SPEN RX9 SREN CREN ADDEN FERR OERR RX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXSTA1 addr=0xfac size=1 access='rw rw rw rw rw rw r rw')
    reset (por='00000010' mclr='00000010')
    bit (names='CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXREG1 addr=0xfad size=1 access='w w w w w w w w')
    reset (por='00000000' mclr='00000000')
    bit (names='TXREG1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCREG1 addr=0xfae size=1 access='r r r r r r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='RCREG1' width='8')
    stimulus (scl=rwb regfiles=rp)
sfr (key=SPBRG1 addr=0xfaf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRG1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=T3CON addr=0xfb1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='RD16 T3CCP2 T3CKPS T3CCP1 nT3SYNC TMR3CS TMR3ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR3 addr=0xfb2 size=2 flags=j)
    bit (names='TMR3' width='16')
sfr (key=TMR3L addr=0xfb2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR3L' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=TMR3H addr=0xfb3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR3H' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=CMCON addr=0xfb4 size=1 access='r r rw rw rw rw rw rw')
    reset (por='00000111' mclr='00000111')
    bit (names='C2OUT C1OUT C2INV C1INV CIS CM' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=CVRCON addr=0xfb5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='CVREN CVROE CVRR CVRSS CVR' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=CCP2CON addr=0xfba size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - DC2B CCP2M' width='1 1 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=CCPR2 addr=0xfbb size=2 flags=j)
    bit (names='CCPR2' width='16')
sfr (key=CCPR2L addr=0xfbb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='CCPR2L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR2H addr=0xfbc size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='CCPR2H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCP1CON addr=0xfbd size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - DC1B CCP1M' width='1 1 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=CCPR1 addr=0xfbe size=2 flags=j)
    bit (names='CCPR1' width='16')
sfr (key=CCPR1L addr=0xfbe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='CCPR1L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR1H addr=0xfbf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='CCPR1H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=ADCON2 addr=0xfc0 size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-000000' mclr='0-000000')
    bit (names='ADFM - ACQT ADCS' width='1 1 3 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADCON1 addr=0xfc1 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - VCFG PCFG' width='1 1 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADCON0 addr=0xfc2 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - CHS GO/nDONE ADON' width='1 1 4 1 1')
    bit (tag=scl names='- - CHS GO_nDONE ADON' width='1 1 4 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADRES addr=0xfc3 size=2 flags=j)
    bit (names='ADRES' width='16')
sfr (key=ADRESL addr=0xfc3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ADRESL' width='8')
    stimulus (scl=rwb regfiles=r type=int)
sfr (key=ADRESH addr=0xfc4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ADRESH' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=SSPCON2 addr=0xfc5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSPCON1 addr=0xfc6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='WCOL SSPOV SSPEN CKP SSPM' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSPSTAT addr=0xfc7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SMP CKE D/nA P S R/nW UA BF' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='SMP CKE D_nA P S R_nW UA BF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=SSPADD addr=0xfc8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSPADD' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSPBUF addr=0xfc9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSPBUF' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=T2CON addr=0xfca size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- TOUTPS TMR2ON T2CKPS' width='1 4 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=PR2 addr=0xfcb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PR2' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR2 addr=0xfcc size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR2' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=T1CON addr=0xfcd size=1 access='rw r rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='RD16 T1RUN T1CKPS T1OSCEN nT1SYNC TMR1CS TMR1ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR1 addr=0xfce size=2 flags=j)
    bit (names='TMR1' width='16')
sfr (key=TMR1L addr=0xfce size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=TMR1H addr=0xfcf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=RCON addr=0xfd0 size=1 access='rw rw u rw rw rw rw rw')
    reset (por='01-11100' mclr='01-uqquu')
    bit (names='IPEN SBOREN - nRI nTO nPD nPOR nBOR' width='1 1 1 1 1 1 1 1')
    stimulus (scl=r pcfiles=rw regfiles=w)
sfr (key=WDTCON addr=0xfd1 size=1 access='u u u u u u u rw')
    reset (por='-------0' mclr='-------0')
    bit (names='- - - - - - - SWDTEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=HLVDCON addr=0xfd2 size=1 access='u u r rw rw rw rw rw')
    reset (por='--000101' mclr='--000101')
    bit (names='- - BGST LVDEN LVDL' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=OSCCON addr=0xfd3 size=1 access='rw rw rw rw rw r rw rw')
    reset (por='01000000' mclr='01000000')
    bit (names='IDLEN IRCF OSTS FLTS SCS' width='1 3 1 1 2')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=T0CON addr=0xfd5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TMR0ON T08BIT T0CS T0SE PSA T0PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR0 addr=0xfd6 size=2 flags=j)
    bit (names='TMR0' width='16')
sfr (key=TMR0L addr=0xfd6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0L' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=TMR0H addr=0xfd7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR0H' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=STATUS addr=0xfd8 size=1 access='u u u rw rw rw rw rw')
    reset (por='---xxxxx' mclr='---uuuuu')
    bit (names='- - - N OV Z DC C' width='1 1 1 1 1 1 1 1')
sfr (key=FSR2 addr=0xfd9 size=2 flags=j)
    bit (names='- - - - FSR2' width='1 1 1 1 12')
sfr (key=FSR2L addr=0xfd9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR2L' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR2H addr=0xfda size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----0000')
    bit (names='- - - - FSR2H' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PLUSW2 addr=0xfdb size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW2' width='8')
sfr (key=PREINC2 addr=0xfdc size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC2' width='8')
sfr (key=POSTDEC2 addr=0xfdd size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC2' width='8')
sfr (key=POSTINC2 addr=0xfde size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC2' width='8')
sfr (key=INDF2 addr=0xfdf size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF2' width='8')
sfr (key=BSR addr=0xfe0 size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----0000')
    bit (names='- - - - BSR' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR1 addr=0xfe1 size=2 flags=j)
    bit (names='- - - - FSR1' width='1 1 1 1 12')
sfr (key=FSR1L addr=0xfe1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR1L' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR1H addr=0xfe2 size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----uuuu')
    bit (names='- - - - FSR1H' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PLUSW1 addr=0xfe3 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW1' width='8')
sfr (key=PREINC1 addr=0xfe4 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC1' width='8')
sfr (key=POSTDEC1 addr=0xfe5 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC1' width='8')
sfr (key=POSTINC1 addr=0xfe6 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC1' width='8')
sfr (key=INDF1 addr=0xfe7 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF1' width='8')
sfr (key=WREG addr=0xfe8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='WREG' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=FSR0 addr=0xfe9 size=2 flags=j)
    bit (names='- - - - FSR0' width='1 1 1 1 12')
sfr (key=FSR0L addr=0xfe9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR0L' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR0H addr=0xfea size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----uuuu')
    bit (names='- - - - FSR0H' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PLUSW0 addr=0xfeb size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW0' width='8')
sfr (key=PREINC0 addr=0xfec size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC0' width='8')
sfr (key=POSTDEC0 addr=0xfed size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC0' width='8')
sfr (key=POSTINC0 addr=0xfee size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC0' width='8')
sfr (key=INDF0 addr=0xfef size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF0' width='8')
sfr (key=INTCON3 addr=0xff0 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11000000' mclr='11000000')
    bit (names='INT2IP INT1IP INT3IE INT2IE INT1IE INT3IF INT2IF INT1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=INTCON2 addr=0xff1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nRBPU INTEDG0 INTEDG1 INTEDG2 INTEDG3 TMR0IP INT3IP RBIP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=INTCON addr=0xff2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='0000000x' mclr='0000000u')
    bit (names='GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF' width='1 1 1 1 1 1 1 1')
    # NOTE: When IPEN (bit 7) in the RCON register is 0 use the following bit names
    qbit (names='GIE PEIE TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF' width='1 1 1 1 1 1 1 1')
    # NOTE: When IPEN (bit 7) in the RCON register is 1 use the following bit names
    qbit (names='GIEH GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='GIE_GIEH PEIE_GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PROD addr=0xff3 size=2 flags=j)
    bit (names='PROD' width='16')
sfr (key=PRODL addr=0xff3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='PRODL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PRODH addr=0xff4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='PRODH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TABLAT addr=0xff5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TABLAT' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TBLPTR addr=0xff6 size=3 flags=j)
    bit (names='- - ACSS TBLPTR' width='1 1 1 21')
sfr (key=TBLPTRL addr=0xff6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TBLPTRL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TBLPTRH addr=0xff7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TBLPTRH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TBLPTRU addr=0xff8 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - ACSS TBLPTRU' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCLAT addr=0xff9 size=3 flags=j)
    bit (names='- - - PCLAT' width='1 1 1 21')
sfr (key=PCL addr=0xff9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCLATH addr=0xffa size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCLATU addr=0xffb size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCU' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=STKPTR addr=0xffc size=1 access='rc rc u rw rw rw rw rw')
    reset (por='00-00000' mclr='00-00000')
    bit (names='STKFUL STKUNF - STKPTR' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TOS addr=0xffd size=3 flags=j)
    bit (names='- - - TOS' width='1 1 1 21')
sfr (key=TOSL addr=0xffd size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TOSL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TOSH addr=0xffe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TOSH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TOSU addr=0xfff size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - TOSU' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
# <!-- XML:SFRs:End() -->

HasLCD=0xC0          # NOTE! Temporary flag until peripheral info is added to file!
UnusedBankMask=0x7FF8
AccessBankSplitOffset=0x60
NumBanks=16
HasNMMR=1
UnusedRegs (0xf00-0xf57)
UnusedRegs (0xf7d-0xf7d)
UnusedRegs (0xfa6-0xfaa)
UnusedRegs (0xfb0-0xfb0)
UnusedRegs (0xfb6-0xfb9)
UnusedRegs (0xfd4-0xfd4)
nmmr (key=TMR0_Internal addr=0xA size=2)
    bit (names='InternalTMR' width='16')
nmmr (key=TMR0_Prescale addr=0x12 size=1 access='rw rw rw rw rw rw rw rw')
    bit (names='InternalPS' width='8')
nmmr (key=TMR1_Internal addr=0xC size=2)
    bit (names='InternalTMR' width='16')
nmmr (key=TMR1_Prescale addr=0x13 size=1 access='rw rw rw rw rw rw rw rw')
    bit (names='InternalPS' width='8')
nmmr (key=TMR2_Prescale addr=0x14 size=1 access='rw rw rw rw rw rw rw rw')
    bit (names='InternalPS' width='8')
nmmr (key=TMR3_Internal addr=0xE size=2)
    bit (names='InternalTMR' width='16')
nmmr (key=TMR3_Prescale addr=0x15 size=1 access='rw rw rw rw rw rw rw rw')
    bit (names='InternalPS' width='8')

# <!-- XML:DCRs:Begin() -->
cfgbits (key=CONFIG1H addr=0x300001 unused=0x0)
    field (key=OSC mask=0xf desc="Oscillator" init=0x7)
        setting (req=0xc value=0xc desc="11XX EXT RC-CLKOUT on RA6" freqmin=32000 freqmax=4000000)
        setting (req=0xe value=0xa desc="101X EXT RC-CLKOUT on RA6" freqmin=32000 freqmax=4000000)
        setting (req=0xf value=0x9 desc="INT RC-CLKOUT on RA6,Port on RA7")
        setting (req=0xf value=0x8 desc="INT RC-Port on RA6,Port on RA7")
        setting (req=0xf value=0x7 desc="EXT RC-Port on RA6" freqmin=32000 freqmax=4000000)
        setting (req=0xf value=0x6 desc="HS-PLL enabled freq=4xFosc1" freqmin=16000000 freqmax=40000000)
        setting (req=0xf value=0x5 desc="EC-Port on RA6" freqmin=32000 freqmax=40000000)
        setting (req=0xf value=0x4 desc="EC-CLKOUT on RA6" freqmin=32000 freqmax=40000000)
        setting (req=0xf value=0x3 desc="0011 EXT RC-CLKOUT on RA6" freqmin=32000 freqmax=4000000)
        setting (req=0xf value=0x2 desc="HS" freqmin=4000000 freqmax=20000000)
        setting (req=0xf value=0x1 desc="XT" freqmin=100000 freqmax=4000000)
        setting (req=0xf value=0x0 desc="LP" freqmin=32000 freqmax=200000)
    field (key=FCMEN mask=0x40 desc="Fail-Safe Clock Monitor Enable" init=0x0)
        setting (req=0x40 value=0x0 desc="Disabled")
        setting (req=0x40 value=0x40 desc="Enabled")
    field (key=IESO mask=0x80 desc="Internal External Switch Over Mode" init=0x0)
        setting (req=0x80 value=0x0 desc="Disabled")
        setting (req=0x80 value=0x80 desc="Enabled")
cfgbits (key=CONFIG2L addr=0x300002 unused=0x0)
    field (key=PUT mask=0x1 desc="Power Up Timer")
        setting (req=0x1 value=0x1 desc="Disabled")
        setting (req=0x1 value=0x0 desc="Enabled")
    field (key=BODEN mask=0x6 desc="Brown Out Detect")
        setting (req=0x6 value=0x6 desc="Enabled in hardware, SBOREN disabled")
        setting (req=0x6 value=0x4 desc="Enabled while active,disabled in SLEEP,SBOREN disabled")
        setting (req=0x6 value=0x2 desc="Controlled with SBOREN bit")
        setting (req=0x6 value=0x0 desc="Disabled in hardware, SBOREN disabled")
    field (key=BODENV mask=0x18 desc="Brown Out Voltage")
        setting (req=0x18 value=0x18 desc="2.0V")
        setting (req=0x18 value=0x10 desc="2.7V")
        setting (req=0x18 value=0x8 desc="4.2V")
        setting (req=0x18 value=0x0 desc="4.5V")
cfgbits (key=CONFIG2H addr=0x300003 unused=0x0)
    field (key=WDT mask=0x1 desc="Watchdog Timer" min=4)
        setting (req=0x1 value=0x1 desc="Enabled")
        setting (req=0x1 value=0x0 desc="Disabled-Controlled by SWDTEN bit")
    field (key=WDTPS mask=0x1e desc="Watchdog Postscaler")
        setting (req=0x1e value=0x1e desc="1:32768")
        setting (req=0x1e value=0x1c desc="1:16384")
        setting (req=0x1e value=0x1a desc="1:8192")
        setting (req=0x1e value=0x18 desc="1:4096")
        setting (req=0x1e value=0x16 desc="1:2048")
        setting (req=0x1e value=0x14 desc="1:1024")
        setting (req=0x1e value=0x12 desc="1:512")
        setting (req=0x1e value=0x10 desc="1:256")
        setting (req=0x1e value=0xe desc="1:128")
        setting (req=0x1e value=0xc desc="1:64")
        setting (req=0x1e value=0xa desc="1:32")
        setting (req=0x1e value=0x8 desc="1:16")
        setting (req=0x1e value=0x6 desc="1:8")
        setting (req=0x1e value=0x4 desc="1:4")
        setting (req=0x1e value=0x2 desc="1:2")
        setting (req=0x1e value=0x0 desc="1:1")
cfgbits (key=CONFIG3L addr=0x300004 unused=0x0)
    field (key=PMODE mask=0x3 desc="Processor Mode" flags=h)
        setting (req=0x3 value=0x3 desc="Microcontroller" mode=microctrl)
        setting (req=0x3 value=0x2 desc="Microprocessor" mode=microproc region=0x0-0x1FFFFF)
        setting (req=0x3 value=0x1 desc="Microprocessor w/Boot" mode=microprocbb region=0x800-0x1FFFFF)
        setting (req=0x3 value=0x0 desc="Ext Microcontroller" mode=extmicroctrl region=0x2000-0x1FFFFF)
    field (key=BW mask=0x40 desc="Bus Width" flags=h)
        setting (req=0x40 value=0x40 desc="16-bit external")
        setting (req=0x40 value=0x0 desc="8-bit external")
    field (key=WAIT mask=0x80 desc="External Bus Wait" flags=h)
        setting (req=0x80 value=0x80 desc="Disabled")
        setting (req=0x80 value=0x0 desc="Enabled")
cfgbits (key=CONFIG3H addr=0x300005 unused=0x0)
    field (key=CCP2MUX mask=0x1 desc="CCP2 Mux")
        setting (req=0x1 value=0x1 desc="RC1")
        setting (req=0x1 value=0x0 desc="RE7")
    field (key=LPT1OSC mask=0x4 desc="Low Power Timer1 Osc enable" init=0x0)
        setting (req=0x4 value=0x4 desc="Enabled")
        setting (req=0x4 value=0x0 desc="Disabled")
    field (key=MCLRE mask=0x80 desc="Master Clear Enable")
        setting (req=0x80 value=0x80 desc="MCLR Enabled, RG5 Disabled")
        setting (req=0x80 value=0x0 desc="MCLR Disabled, RG5 Enabled")
cfgbits (key=CONFIG4L addr=0x300006 unused=0x0)
    field (key=STVR mask=0x1 desc="Stack Overflow Reset")
        setting (req=0x1 value=0x1 desc="Enabled")
        setting (req=0x1 value=0x0 desc="Disabled")
    field (key=ENHCPU mask=0x40 desc="Extended CPU Enable" init=0x0)
        setting (req=0x40 value=0x40 desc="Enabled")
        setting (req=0x40 value=0x0 desc="Disabled")
    field (key=BACKBUG mask=0x80 desc="Background Debug" flags=h)
        setting (req=0x80 value=0x80 desc="Disabled")
        setting (req=0x80 value=0x0 desc="Enabled")
cfgbits (key=CONFIG5L addr=0x300008 unused=0x0)
    field (key=CP_0 mask=0x1 desc="Code Protect 00000-03FFF")
        setting (req=0x1 value=0x1 desc="Disabled")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x1 value=0x0 desc="Enabled")
            checksum (type=0x27 protregion=0x000-0x3FFF)
cfgbits (key=CONFIG7L addr=0x30000c unused=0x0)
    field (key=EBTR_0 mask=0x1 desc="Table Read Protect 00000-03FFF")
        setting (req=0x1 value=0x1 desc="Disabled")
        setting (req=0x1 value=0x0 desc="Enabled")
# <!-- XML:DCRs:End() -->

