
ROME_DSC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004780  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000840  0800488c  0800488c  0000588c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050cc  080050cc  00007064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080050cc  080050cc  00007064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080050cc  080050cc  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050cc  080050cc  000060cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080050d0  080050d0  000060d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080050d4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000698  20000064  08005138  00007064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  08005138  000076fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b632  00000000  00000000  0000708d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e03  00000000  00000000  000126bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  000144c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000856  00000000  00000000  00014f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017891  00000000  00000000  000157c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000db92  00000000  00000000  0002d057  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000851e4  00000000  00000000  0003abe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bfdcd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032d0  00000000  00000000  000bfe10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000c30e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08004874 	.word	0x08004874

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08004874 	.word	0x08004874

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2uiz>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	d20e      	bcs.n	8000716 <__aeabi_f2uiz+0x22>
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80006fc:	d30b      	bcc.n	8000716 <__aeabi_f2uiz+0x22>
 80006fe:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d409      	bmi.n	800071c <__aeabi_f2uiz+0x28>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000710:	fa23 f002 	lsr.w	r0, r3, r2
 8000714:	4770      	bx	lr
 8000716:	f04f 0000 	mov.w	r0, #0
 800071a:	4770      	bx	lr
 800071c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000720:	d101      	bne.n	8000726 <__aeabi_f2uiz+0x32>
 8000722:	0242      	lsls	r2, r0, #9
 8000724:	d102      	bne.n	800072c <__aeabi_f2uiz+0x38>
 8000726:	f04f 30ff 	mov.w	r0, #4294967295
 800072a:	4770      	bx	lr
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop

08000734 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000734:	b590      	push	{r4, r7, lr}
 8000736:	b09d      	sub	sp, #116	@ 0x74
 8000738:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800073a:	f001 f857 	bl	80017ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800073e:	f000 f9ad 	bl	8000a9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000742:	f000 fa59 	bl	8000bf8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000746:	f000 fa25 	bl	8000b94 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800074a:	f000 f9e3 	bl	8000b14 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 800074e:	2201      	movs	r2, #1
 8000750:	49be      	ldr	r1, [pc, #760]	@ (8000a4c <main+0x318>)
 8000752:	48bf      	ldr	r0, [pc, #764]	@ (8000a50 <main+0x31c>)
 8000754:	f002 fe70 	bl	8003438 <HAL_UART_Receive_IT>
//  DSC_MoveSmooth(0x0000, 0x8000, 0x0200);
  DSC_Update(DSC_ZERO_OFFSET);
 8000758:	f64a 20aa 	movw	r0, #43690	@ 0xaaaa
 800075c:	f000 fb66 	bl	8000e2c <DSC_Update>

  // Init OLED
  HAL_Delay(200);
 8000760:	20c8      	movs	r0, #200	@ 0xc8
 8000762:	f001 f8a5 	bl	80018b0 <HAL_Delay>
  SSD1306_Init();
 8000766:	f000 fc0b 	bl	8000f80 <SSD1306_Init>
  HAL_Delay(100);
 800076a:	2064      	movs	r0, #100	@ 0x64
 800076c:	f001 f8a0 	bl	80018b0 <HAL_Delay>

  char txt[32];

  SSD1306_GotoXY(10,0);
 8000770:	2100      	movs	r1, #0
 8000772:	200a      	movs	r0, #10
 8000774:	f000 fd6c 	bl	8001250 <SSD1306_GotoXY>
  sprintf(txt, "Device: #%d", ID_DEVICE);
 8000778:	f107 0320 	add.w	r3, r7, #32
 800077c:	2205      	movs	r2, #5
 800077e:	49b5      	ldr	r1, [pc, #724]	@ (8000a54 <main+0x320>)
 8000780:	4618      	mov	r0, r3
 8000782:	f003 fbc7 	bl	8003f14 <siprintf>
  SSD1306_Puts(txt, &Font_7x10, 1);
 8000786:	f107 0320 	add.w	r3, r7, #32
 800078a:	2201      	movs	r2, #1
 800078c:	49b2      	ldr	r1, [pc, #712]	@ (8000a58 <main+0x324>)
 800078e:	4618      	mov	r0, r3
 8000790:	f000 fdf2 	bl	8001378 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8000794:	f000 fcb8 	bl	8001108 <SSD1306_UpdateScreen>
  HAL_Delay(50);
 8000798:	2032      	movs	r0, #50	@ 0x32
 800079a:	f001 f889 	bl	80018b0 <HAL_Delay>

  SSD1306_GotoXY(10,15);
 800079e:	210f      	movs	r1, #15
 80007a0:	200a      	movs	r0, #10
 80007a2:	f000 fd55 	bl	8001250 <SSD1306_GotoXY>
  SSD1306_Puts("Digital: 0   ", &Font_7x10, 1);
 80007a6:	2201      	movs	r2, #1
 80007a8:	49ab      	ldr	r1, [pc, #684]	@ (8000a58 <main+0x324>)
 80007aa:	48ac      	ldr	r0, [pc, #688]	@ (8000a5c <main+0x328>)
 80007ac:	f000 fde4 	bl	8001378 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 80007b0:	f000 fcaa 	bl	8001108 <SSD1306_UpdateScreen>
  HAL_Delay(50);
 80007b4:	2032      	movs	r0, #50	@ 0x32
 80007b6:	f001 f87b 	bl	80018b0 <HAL_Delay>

  SSD1306_GotoXY(10,35);
 80007ba:	2123      	movs	r1, #35	@ 0x23
 80007bc:	200a      	movs	r0, #10
 80007be:	f000 fd47 	bl	8001250 <SSD1306_GotoXY>
  SSD1306_Puts("Syncro: 0.00  ", &Font_7x10, 1);
 80007c2:	2201      	movs	r2, #1
 80007c4:	49a4      	ldr	r1, [pc, #656]	@ (8000a58 <main+0x324>)
 80007c6:	48a6      	ldr	r0, [pc, #664]	@ (8000a60 <main+0x32c>)
 80007c8:	f000 fdd6 	bl	8001378 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 80007cc:	f000 fc9c 	bl	8001108 <SSD1306_UpdateScreen>
  HAL_Delay(50);
 80007d0:	2032      	movs	r0, #50	@ 0x32
 80007d2:	f001 f86d 	bl	80018b0 <HAL_Delay>

  SSD1306_GotoXY(5,55);
 80007d6:	2137      	movs	r1, #55	@ 0x37
 80007d8:	2005      	movs	r0, #5
 80007da:	f000 fd39 	bl	8001250 <SSD1306_GotoXY>
  SSD1306_Puts("Waiting...", &Font_7x10, 1);
 80007de:	2201      	movs	r2, #1
 80007e0:	499d      	ldr	r1, [pc, #628]	@ (8000a58 <main+0x324>)
 80007e2:	48a0      	ldr	r0, [pc, #640]	@ (8000a64 <main+0x330>)
 80007e4:	f000 fdc8 	bl	8001378 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 80007e8:	f000 fc8e 	bl	8001108 <SSD1306_UpdateScreen>
  HAL_Delay(50);
 80007ec:	2032      	movs	r0, #50	@ 0x32
 80007ee:	f001 f85f 	bl	80018b0 <HAL_Delay>

  HAL_Delay(100);
 80007f2:	2064      	movs	r0, #100	@ 0x64
 80007f4:	f001 f85c 	bl	80018b0 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(rx_ready){
 80007f8:	4b9b      	ldr	r3, [pc, #620]	@ (8000a68 <main+0x334>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d0fa      	beq.n	80007f8 <main+0xc4>
		  uint16_t raw_data;
		  char tx_data[32];

		  raw_data = ((uint16_t)rx_buffer[2] << 8) | rx_buffer[3];
 8000802:	4b9a      	ldr	r3, [pc, #616]	@ (8000a6c <main+0x338>)
 8000804:	789b      	ldrb	r3, [r3, #2]
 8000806:	b21b      	sxth	r3, r3
 8000808:	021b      	lsls	r3, r3, #8
 800080a:	b21a      	sxth	r2, r3
 800080c:	4b97      	ldr	r3, [pc, #604]	@ (8000a6c <main+0x338>)
 800080e:	78db      	ldrb	r3, [r3, #3]
 8000810:	b21b      	sxth	r3, r3
 8000812:	4313      	orrs	r3, r2
 8000814:	b21b      	sxth	r3, r3
 8000816:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
		  uint16_t data_int = raw_data / 10;
 800081a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800081e:	4a94      	ldr	r2, [pc, #592]	@ (8000a70 <main+0x33c>)
 8000820:	fba2 2303 	umull	r2, r3, r2, r3
 8000824:	08db      	lsrs	r3, r3, #3
 8000826:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		  uint16_t data_dec = raw_data % 10;
 800082a:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 800082e:	4b90      	ldr	r3, [pc, #576]	@ (8000a70 <main+0x33c>)
 8000830:	fba3 1302 	umull	r1, r3, r3, r2
 8000834:	08d9      	lsrs	r1, r3, #3
 8000836:	460b      	mov	r3, r1
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	440b      	add	r3, r1
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	1ad3      	subs	r3, r2, r3
 8000840:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		  snprintf(tx_data, sizeof(tx_data),"%u.%u",data_int,data_dec);
 8000844:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8000848:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800084c:	4638      	mov	r0, r7
 800084e:	9300      	str	r3, [sp, #0]
 8000850:	4613      	mov	r3, r2
 8000852:	4a88      	ldr	r2, [pc, #544]	@ (8000a74 <main+0x340>)
 8000854:	2120      	movs	r1, #32
 8000856:	f003 fb27 	bl	8003ea8 <sniprintf>

		  // Update OLED
		  SSD1306_GotoXY(10,15);
 800085a:	210f      	movs	r1, #15
 800085c:	200a      	movs	r0, #10
 800085e:	f000 fcf7 	bl	8001250 <SSD1306_GotoXY>
		  sprintf(txt, "Digital: %u   ", raw_data);
 8000862:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8000866:	f107 0320 	add.w	r3, r7, #32
 800086a:	4983      	ldr	r1, [pc, #524]	@ (8000a78 <main+0x344>)
 800086c:	4618      	mov	r0, r3
 800086e:	f003 fb51 	bl	8003f14 <siprintf>
		  SSD1306_Puts(txt, &Font_7x10, 1);
 8000872:	f107 0320 	add.w	r3, r7, #32
 8000876:	2201      	movs	r2, #1
 8000878:	4977      	ldr	r1, [pc, #476]	@ (8000a58 <main+0x324>)
 800087a:	4618      	mov	r0, r3
 800087c:	f000 fd7c 	bl	8001378 <SSD1306_Puts>

		  SSD1306_GotoXY(10,35);
 8000880:	2123      	movs	r1, #35	@ 0x23
 8000882:	200a      	movs	r0, #10
 8000884:	f000 fce4 	bl	8001250 <SSD1306_GotoXY>
		  // Device 5 Special Case: Relative Course (EHSI)
		  if(ID_DEVICE == 5){
			  // Formula: Encoded = (Angle + 179.9) * 10
			  // Decoding: Angle = (Raw / 10) - 179.9
              // MUST CAST TO SIGNED INT16 to handle negative encoded values (0xFFFF = -1)
			  int16_t signed_raw = (int16_t)raw_data;
 8000888:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800088c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
              
			  float ang_val = ((float)signed_raw / 10.0f) - 179.9f;
 8000890:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	@ 0x5a
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff fd13 	bl	80002c0 <__aeabi_i2f>
 800089a:	4603      	mov	r3, r0
 800089c:	4977      	ldr	r1, [pc, #476]	@ (8000a7c <main+0x348>)
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff fe16 	bl	80004d0 <__aeabi_fdiv>
 80008a4:	4603      	mov	r3, r0
 80008a6:	4976      	ldr	r1, [pc, #472]	@ (8000a80 <main+0x34c>)
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff fc53 	bl	8000154 <__aeabi_fsub>
 80008ae:	4603      	mov	r3, r0
 80008b0:	663b      	str	r3, [r7, #96]	@ 0x60
			  
              // Rounding Fix: Add 0.05 to handle float truncation (156.69 -> 156.7)
              if(ang_val >= 0) ang_val += 0.05f;
 80008b2:	f04f 0100 	mov.w	r1, #0
 80008b6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80008b8:	f7ff ff08 	bl	80006cc <__aeabi_fcmpge>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d006      	beq.n	80008d0 <main+0x19c>
 80008c2:	4970      	ldr	r1, [pc, #448]	@ (8000a84 <main+0x350>)
 80008c4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80008c6:	f7ff fc47 	bl	8000158 <__addsf3>
 80008ca:	4603      	mov	r3, r0
 80008cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80008ce:	e005      	b.n	80008dc <main+0x1a8>
              else ang_val -= 0.05f;
 80008d0:	496c      	ldr	r1, [pc, #432]	@ (8000a84 <main+0x350>)
 80008d2:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80008d4:	f7ff fc3e 	bl	8000154 <__aeabi_fsub>
 80008d8:	4603      	mov	r3, r0
 80008da:	663b      	str	r3, [r7, #96]	@ 0x60
              
			  if(ang_val < 0){
 80008dc:	f04f 0100 	mov.w	r1, #0
 80008e0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80008e2:	f7ff fedf 	bl	80006a4 <__aeabi_fcmplt>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d03b      	beq.n	8000964 <main+0x230>
				  float abs_val = -ang_val;
 80008ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80008ee:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80008f2:	653b      	str	r3, [r7, #80]	@ 0x50
				  uint16_t a_int = (uint16_t)abs_val;
 80008f4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80008f6:	f7ff fefd 	bl	80006f4 <__aeabi_f2uiz>
 80008fa:	4603      	mov	r3, r0
 80008fc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
				  uint16_t a_frac = (uint16_t)((abs_val * 10) - (a_int * 10)); // 1 decimal
 8000900:	495e      	ldr	r1, [pc, #376]	@ (8000a7c <main+0x348>)
 8000902:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000904:	f7ff fd30 	bl	8000368 <__aeabi_fmul>
 8000908:	4603      	mov	r3, r0
 800090a:	461c      	mov	r4, r3
 800090c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8000910:	4613      	mov	r3, r2
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	4413      	add	r3, r2
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff fcd1 	bl	80002c0 <__aeabi_i2f>
 800091e:	4603      	mov	r3, r0
 8000920:	4619      	mov	r1, r3
 8000922:	4620      	mov	r0, r4
 8000924:	f7ff fc16 	bl	8000154 <__aeabi_fsub>
 8000928:	4603      	mov	r3, r0
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff fee2 	bl	80006f4 <__aeabi_f2uiz>
 8000930:	4603      	mov	r3, r0
 8000932:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
                  a_frac = a_frac % 10;
 8000936:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800093a:	4b4d      	ldr	r3, [pc, #308]	@ (8000a70 <main+0x33c>)
 800093c:	fba3 1302 	umull	r1, r3, r3, r2
 8000940:	08d9      	lsrs	r1, r3, #3
 8000942:	460b      	mov	r3, r1
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	440b      	add	r3, r1
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	1ad3      	subs	r3, r2, r3
 800094c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
				  sprintf(txt, "Syncro: -%u.%u  ", a_int, a_frac);
 8000950:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8000954:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000958:	f107 0020 	add.w	r0, r7, #32
 800095c:	494a      	ldr	r1, [pc, #296]	@ (8000a88 <main+0x354>)
 800095e:	f003 fad9 	bl	8003f14 <siprintf>
 8000962:	e036      	b.n	80009d2 <main+0x29e>
			  } else {
				  uint16_t a_int = (uint16_t)ang_val;
 8000964:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8000966:	f7ff fec5 	bl	80006f4 <__aeabi_f2uiz>
 800096a:	4603      	mov	r3, r0
 800096c:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
				  uint16_t a_frac = (uint16_t)((ang_val * 10) - (a_int * 10));
 8000970:	4942      	ldr	r1, [pc, #264]	@ (8000a7c <main+0x348>)
 8000972:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8000974:	f7ff fcf8 	bl	8000368 <__aeabi_fmul>
 8000978:	4603      	mov	r3, r0
 800097a:	461c      	mov	r4, r3
 800097c:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8000980:	4613      	mov	r3, r2
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	4413      	add	r3, r2
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff fc99 	bl	80002c0 <__aeabi_i2f>
 800098e:	4603      	mov	r3, r0
 8000990:	4619      	mov	r1, r3
 8000992:	4620      	mov	r0, r4
 8000994:	f7ff fbde 	bl	8000154 <__aeabi_fsub>
 8000998:	4603      	mov	r3, r0
 800099a:	4618      	mov	r0, r3
 800099c:	f7ff feaa 	bl	80006f4 <__aeabi_f2uiz>
 80009a0:	4603      	mov	r3, r0
 80009a2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
                  a_frac = a_frac % 10;
 80009a6:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80009aa:	4b31      	ldr	r3, [pc, #196]	@ (8000a70 <main+0x33c>)
 80009ac:	fba3 1302 	umull	r1, r3, r3, r2
 80009b0:	08d9      	lsrs	r1, r3, #3
 80009b2:	460b      	mov	r3, r1
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	440b      	add	r3, r1
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	1ad3      	subs	r3, r2, r3
 80009bc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
				  sprintf(txt, "Syncro: %u.%u  ", a_int, a_frac);
 80009c0:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80009c4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80009c8:	f107 0020 	add.w	r0, r7, #32
 80009cc:	492f      	ldr	r1, [pc, #188]	@ (8000a8c <main+0x358>)
 80009ce:	f003 faa1 	bl	8003f14 <siprintf>
			  // Reference: float syncro_val = (float)raw_data / 10.0f;
			  uint16_t ang_int = raw_data / 10;
			  uint16_t ang_frac = raw_data % 10;
			  sprintf(txt, "Syncro: %u.%u0  ", ang_int, ang_frac);
		  }
		  SSD1306_Puts(txt, &Font_7x10, 1);
 80009d2:	f107 0320 	add.w	r3, r7, #32
 80009d6:	2201      	movs	r2, #1
 80009d8:	491f      	ldr	r1, [pc, #124]	@ (8000a58 <main+0x324>)
 80009da:	4618      	mov	r0, r3
 80009dc:	f000 fccc 	bl	8001378 <SSD1306_Puts>

		  SSD1306_UpdateScreen();
 80009e0:	f000 fb92 	bl	8001108 <SSD1306_UpdateScreen>
		  
		  // RESTORED: LED Blink (Toggle to avoid blocking delay)
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80009e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e8:	4829      	ldr	r0, [pc, #164]	@ (8000a90 <main+0x35c>)
 80009ea:	f001 fae1 	bl	8001fb0 <HAL_GPIO_TogglePin>


		  // FIX: Firmware-level Safety for Device 5 (Negative/Overflow Handling)
		  // Jika ada input error (misal 0xFFFF / -1), paksa jadi valid range 0-3600
		  if(ID_DEVICE == 5 && raw_data > 3600) {
 80009ee:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80009f2:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80009f6:	d902      	bls.n	80009fe <main+0x2ca>
			  raw_data = 0;
 80009f8:	2300      	movs	r3, #0
 80009fa:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
		  // === FIX: SCALING ===
		  // Raw Data is 0 - 3600 (Decidegrees).
		  // DSC Parallel Bus expects 0 - 65535 (Full Scale 16-bit).
		  // Reference: uint16_t digital=(uint16_t) ((float)(degree*65535.0)/360.0);
		  
		  uint32_t calc_temp = (uint32_t)raw_data * 65536; // Use 32-bit to prevent overflow
 80009fe:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8000a02:	041b      	lsls	r3, r3, #16
 8000a04:	64bb      	str	r3, [r7, #72]	@ 0x48
		  uint16_t scaled_dsc = (uint16_t)(calc_temp / 3600);
 8000a06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000a08:	4a22      	ldr	r2, [pc, #136]	@ (8000a94 <main+0x360>)
 8000a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a0e:	0adb      	lsrs	r3, r3, #11
 8000a10:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		  
		  // Direct Mapping vs Reverse based on definition
		  uint16_t direction_val;
		  
#ifdef TURN_RIGHT
		  direction_val = DSC_ReverseLogical(scaled_dsc);
 8000a14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f000 fa9e 	bl	8000f5a <DSC_ReverseLogical>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
#else
		  direction_val = scaled_dsc;
#endif

		  uint16_t raw_to_dsc = DSC_LogicalToRaw(direction_val);
 8000a24:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f000 fa87 	bl	8000f3c <DSC_LogicalToRaw>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		  
		  DSC_Update(raw_to_dsc);
 8000a34:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f000 f9f7 	bl	8000e2c <DSC_Update>
		  rx_index = 0;
 8000a3e:	4b16      	ldr	r3, [pc, #88]	@ (8000a98 <main+0x364>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	701a      	strb	r2, [r3, #0]
		  rx_ready = 0;
 8000a44:	4b08      	ldr	r3, [pc, #32]	@ (8000a68 <main+0x334>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	701a      	strb	r2, [r3, #0]
	  if(rx_ready){
 8000a4a:	e6d5      	b.n	80007f8 <main+0xc4>
 8000a4c:	20000080 	.word	0x20000080
 8000a50:	2000015c 	.word	0x2000015c
 8000a54:	0800488c 	.word	0x0800488c
 8000a58:	20000000 	.word	0x20000000
 8000a5c:	08004898 	.word	0x08004898
 8000a60:	080048a8 	.word	0x080048a8
 8000a64:	080048b8 	.word	0x080048b8
 8000a68:	20000105 	.word	0x20000105
 8000a6c:	20000084 	.word	0x20000084
 8000a70:	cccccccd 	.word	0xcccccccd
 8000a74:	080048c4 	.word	0x080048c4
 8000a78:	080048cc 	.word	0x080048cc
 8000a7c:	41200000 	.word	0x41200000
 8000a80:	4333e666 	.word	0x4333e666
 8000a84:	3d4ccccd 	.word	0x3d4ccccd
 8000a88:	080048dc 	.word	0x080048dc
 8000a8c:	080048f0 	.word	0x080048f0
 8000a90:	40011000 	.word	0x40011000
 8000a94:	91a2b3c5 	.word	0x91a2b3c5
 8000a98:	20000104 	.word	0x20000104

08000a9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b090      	sub	sp, #64	@ 0x40
 8000aa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aa2:	f107 0318 	add.w	r3, r7, #24
 8000aa6:	2228      	movs	r2, #40	@ 0x28
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f003 fa54 	bl	8003f58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab0:	1d3b      	adds	r3, r7, #4
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]
 8000ab8:	609a      	str	r2, [r3, #8]
 8000aba:	60da      	str	r2, [r3, #12]
 8000abc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ac6:	2310      	movs	r3, #16
 8000ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000aca:	2300      	movs	r3, #0
 8000acc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ace:	f107 0318 	add.w	r3, r7, #24
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f002 f850 	bl	8002b78 <HAL_RCC_OscConfig>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000ade:	f000 fa49 	bl	8000f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ae2:	230f      	movs	r3, #15
 8000ae4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000aee:	2300      	movs	r3, #0
 8000af0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000af2:	2300      	movs	r3, #0
 8000af4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000af6:	1d3b      	adds	r3, r7, #4
 8000af8:	2100      	movs	r1, #0
 8000afa:	4618      	mov	r0, r3
 8000afc:	f002 fabe 	bl	800307c <HAL_RCC_ClockConfig>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b06:	f000 fa35 	bl	8000f74 <Error_Handler>
  }
}
 8000b0a:	bf00      	nop
 8000b0c:	3740      	adds	r7, #64	@ 0x40
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
	...

08000b14 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
  __HAL_RCC_I2C1_CLK_ENABLE();
 8000b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b84 <MX_I2C1_Init+0x70>)
 8000b1c:	69db      	ldr	r3, [r3, #28]
 8000b1e:	4a19      	ldr	r2, [pc, #100]	@ (8000b84 <MX_I2C1_Init+0x70>)
 8000b20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b24:	61d3      	str	r3, [r2, #28]
 8000b26:	4b17      	ldr	r3, [pc, #92]	@ (8000b84 <MX_I2C1_Init+0x70>)
 8000b28:	69db      	ldr	r3, [r3, #28]
 8000b2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
  hi2c1.Instance = I2C1;
 8000b32:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b34:	4a15      	ldr	r2, [pc, #84]	@ (8000b8c <MX_I2C1_Init+0x78>)
 8000b36:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000b38:	4b13      	ldr	r3, [pc, #76]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b3a:	4a15      	ldr	r2, [pc, #84]	@ (8000b90 <MX_I2C1_Init+0x7c>)
 8000b3c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b3e:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b44:	4b10      	ldr	r3, [pc, #64]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b4c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b50:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b52:	4b0d      	ldr	r3, [pc, #52]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b58:	4b0b      	ldr	r3, [pc, #44]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b64:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b6a:	4807      	ldr	r0, [pc, #28]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b6c:	f001 fa3a 	bl	8001fe4 <HAL_I2C_Init>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_I2C1_Init+0x66>
  {
    Error_Handler();
 8000b76:	f000 f9fd 	bl	8000f74 <Error_Handler>
  }
}
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40021000 	.word	0x40021000
 8000b88:	20000108 	.word	0x20000108
 8000b8c:	40005400 	.word	0x40005400
 8000b90:	00061a80 	.word	0x00061a80

08000b94 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b98:	4b15      	ldr	r3, [pc, #84]	@ (8000bf0 <MX_USART1_UART_Init+0x5c>)
 8000b9a:	4a16      	ldr	r2, [pc, #88]	@ (8000bf4 <MX_USART1_UART_Init+0x60>)
 8000b9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b9e:	4b14      	ldr	r3, [pc, #80]	@ (8000bf0 <MX_USART1_UART_Init+0x5c>)
 8000ba0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ba4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ba6:	4b12      	ldr	r3, [pc, #72]	@ (8000bf0 <MX_USART1_UART_Init+0x5c>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bac:	4b10      	ldr	r3, [pc, #64]	@ (8000bf0 <MX_USART1_UART_Init+0x5c>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <MX_USART1_UART_Init+0x5c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf0 <MX_USART1_UART_Init+0x5c>)
 8000bba:	220c      	movs	r2, #12
 8000bbc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <MX_USART1_UART_Init+0x5c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <MX_USART1_UART_Init+0x5c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bca:	4809      	ldr	r0, [pc, #36]	@ (8000bf0 <MX_USART1_UART_Init+0x5c>)
 8000bcc:	f002 fbe4 	bl	8003398 <HAL_UART_Init>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000bd6:	f000 f9cd 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2100      	movs	r1, #0
 8000bde:	2025      	movs	r0, #37	@ 0x25
 8000be0:	f000 ff61 	bl	8001aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000be4:	2025      	movs	r0, #37	@ 0x25
 8000be6:	f000 ff7a 	bl	8001ade <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART1_Init 2 */

}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	2000015c 	.word	0x2000015c
 8000bf4:	40013800 	.word	0x40013800

08000bf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08a      	sub	sp, #40	@ 0x28
 8000bfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfe:	f107 0310 	add.w	r3, r7, #16
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c0c:	4b59      	ldr	r3, [pc, #356]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	4a58      	ldr	r2, [pc, #352]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c12:	f043 0310 	orr.w	r3, r3, #16
 8000c16:	6193      	str	r3, [r2, #24]
 8000c18:	4b56      	ldr	r3, [pc, #344]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	f003 0310 	and.w	r3, r3, #16
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c24:	4b53      	ldr	r3, [pc, #332]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	4a52      	ldr	r2, [pc, #328]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c2a:	f043 0304 	orr.w	r3, r3, #4
 8000c2e:	6193      	str	r3, [r2, #24]
 8000c30:	4b50      	ldr	r3, [pc, #320]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	f003 0304 	and.w	r3, r3, #4
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3c:	4b4d      	ldr	r3, [pc, #308]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	4a4c      	ldr	r2, [pc, #304]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c42:	f043 0308 	orr.w	r3, r3, #8
 8000c46:	6193      	str	r3, [r2, #24]
 8000c48:	4b4a      	ldr	r3, [pc, #296]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f003 0308 	and.w	r3, r3, #8
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c54:	4b47      	ldr	r3, [pc, #284]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	4a46      	ldr	r2, [pc, #280]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c5a:	f043 0301 	orr.w	r3, r3, #1
 8000c5e:	6193      	str	r3, [r2, #24]
 8000c60:	4b44      	ldr	r3, [pc, #272]	@ (8000d74 <MX_GPIO_Init+0x17c>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	f003 0301 	and.w	r3, r3, #1
 8000c68:	603b      	str	r3, [r7, #0]
 8000c6a:	683b      	ldr	r3, [r7, #0]

  /* USART1 REMAP ke PB6 / PB7 */
  __HAL_AFIO_REMAP_USART1_ENABLE();
 8000c6c:	4b42      	ldr	r3, [pc, #264]	@ (8000d78 <MX_GPIO_Init+0x180>)
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c74:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000c78:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c7c:	f043 0304 	orr.w	r3, r3, #4
 8000c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c82:	4a3d      	ldr	r2, [pc, #244]	@ (8000d78 <MX_GPIO_Init+0x180>)
 8000c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c86:	6053      	str	r3, [r2, #4]
  
  /* I2C1 REMAP ke PB8 / PB9 */
  __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000c88:	4b3b      	ldr	r3, [pc, #236]	@ (8000d78 <MX_GPIO_Init+0x180>)
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	623b      	str	r3, [r7, #32]
 8000c8e:	6a3b      	ldr	r3, [r7, #32]
 8000c90:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000c94:	623b      	str	r3, [r7, #32]
 8000c96:	6a3b      	ldr	r3, [r7, #32]
 8000c98:	f043 0302 	orr.w	r3, r3, #2
 8000c9c:	623b      	str	r3, [r7, #32]
 8000c9e:	4a36      	ldr	r2, [pc, #216]	@ (8000d78 <MX_GPIO_Init+0x180>)
 8000ca0:	6a3b      	ldr	r3, [r7, #32]
 8000ca2:	6053      	str	r3, [r2, #4]

  /* PB6  TX */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ca4:	2340      	movs	r3, #64	@ 0x40
 8000ca6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cac:	2303      	movs	r3, #3
 8000cae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb0:	f107 0310 	add.w	r3, r7, #16
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4831      	ldr	r0, [pc, #196]	@ (8000d7c <MX_GPIO_Init+0x184>)
 8000cb8:	f000 ffde 	bl	8001c78 <HAL_GPIO_Init>

  /* PB7  RX */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000cbc:	2380      	movs	r3, #128	@ 0x80
 8000cbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc8:	f107 0310 	add.w	r3, r7, #16
 8000ccc:	4619      	mov	r1, r3
 8000cce:	482b      	ldr	r0, [pc, #172]	@ (8000d7c <MX_GPIO_Init+0x184>)
 8000cd0:	f000 ffd2 	bl	8001c78 <HAL_GPIO_Init>

  /* I2C1 GPIO Configuration */
  /* PB8  SCL */
  /* PB9  SDA */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000cd4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cda:	2312      	movs	r3, #18
 8000cdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce2:	f107 0310 	add.w	r3, r7, #16
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4824      	ldr	r0, [pc, #144]	@ (8000d7c <MX_GPIO_Init+0x184>)
 8000cea:	f000 ffc5 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cf4:	4822      	ldr	r0, [pc, #136]	@ (8000d80 <MX_GPIO_Init+0x188>)
 8000cf6:	f001 f943 	bl	8001f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f649 71ff 	movw	r1, #40959	@ 0x9fff
 8000d00:	4820      	ldr	r0, [pc, #128]	@ (8000d84 <MX_GPIO_Init+0x18c>)
 8000d02:	f001 f93d 	bl	8001f80 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8000d0c:	481b      	ldr	r0, [pc, #108]	@ (8000d7c <MX_GPIO_Init+0x184>)
 8000d0e:	f001 f937 	bl	8001f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000d12:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000d16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2302      	movs	r3, #2
 8000d22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d24:	f107 0310 	add.w	r3, r7, #16
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4815      	ldr	r0, [pc, #84]	@ (8000d80 <MX_GPIO_Init+0x188>)
 8000d2c:	f000 ffa4 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA9 PA10 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d30:	f649 73ff 	movw	r3, #40959	@ 0x9fff
 8000d34:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d36:	2301      	movs	r3, #1
 8000d38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d42:	f107 0310 	add.w	r3, r7, #16
 8000d46:	4619      	mov	r1, r3
 8000d48:	480e      	ldr	r0, [pc, #56]	@ (8000d84 <MX_GPIO_Init+0x18c>)
 8000d4a:	f000 ff95 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000d4e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000d52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d54:	2301      	movs	r3, #1
 8000d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d60:	f107 0310 	add.w	r3, r7, #16
 8000d64:	4619      	mov	r1, r3
 8000d66:	4805      	ldr	r0, [pc, #20]	@ (8000d7c <MX_GPIO_Init+0x184>)
 8000d68:	f000 ff86 	bl	8001c78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d6c:	bf00      	nop
 8000d6e:	3728      	adds	r7, #40	@ 0x28
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	40021000 	.word	0x40021000
 8000d78:	40010000 	.word	0x40010000
 8000d7c:	40010c00 	.word	0x40010c00
 8000d80:	40011000 	.word	0x40011000
 8000d84:	40010800 	.word	0x40010800

08000d88 <DSC_SetData>:

/* USER CODE BEGIN 4 */
void DSC_SetData(uint16_t value)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	80fb      	strh	r3, [r7, #6]
    uint32_t bsrr_a = 0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	60fb      	str	r3, [r7, #12]
    uint32_t bsrr_b = 0;
 8000d96:	2300      	movs	r3, #0
 8000d98:	60bb      	str	r3, [r7, #8]

    /* ========= PORT A ========= */
    // PA0PA12  Bit 012
    bsrr_a |= ((~value & DSC_MASK_PA) << 16); // reset
 8000d9a:	88fb      	ldrh	r3, [r7, #6]
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	041a      	lsls	r2, r3, #16
 8000da0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e20 <DSC_SetData+0x98>)
 8000da2:	4013      	ands	r3, r2
 8000da4:	68fa      	ldr	r2, [r7, #12]
 8000da6:	4313      	orrs	r3, r2
 8000da8:	60fb      	str	r3, [r7, #12]
    bsrr_a |=  ( value & DSC_MASK_PA);        // set
 8000daa:	88fb      	ldrh	r3, [r7, #6]
 8000dac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8000db0:	68fa      	ldr	r2, [r7, #12]
 8000db2:	4313      	orrs	r3, r2
 8000db4:	60fb      	str	r3, [r7, #12]

    // PA15  Bit 15
    if (value & (1 << 15))
 8000db6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	da04      	bge.n	8000dc8 <DSC_SetData+0x40>
        bsrr_a |= DSC_BIT15_PA;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	e003      	b.n	8000dd0 <DSC_SetData+0x48>
    else
        bsrr_a |= (DSC_BIT15_PA << 16);
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000dce:	60fb      	str	r3, [r7, #12]

    /* ========= PORT B ========= */
    // PB10  Bit 13
    if (value & (1 << 13))
 8000dd0:	88fb      	ldrh	r3, [r7, #6]
 8000dd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d004      	beq.n	8000de4 <DSC_SetData+0x5c>
        bsrr_b |= DSC_BIT13_PB;
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	e003      	b.n	8000dec <DSC_SetData+0x64>
    else
        bsrr_b |= (DSC_BIT13_PB << 16);
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000dea:	60bb      	str	r3, [r7, #8]

    // PB11  Bit 14
    if (value & (1 << 14))
 8000dec:	88fb      	ldrh	r3, [r7, #6]
 8000dee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d004      	beq.n	8000e00 <DSC_SetData+0x78>
        bsrr_b |= DSC_BIT14_PB;
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	e003      	b.n	8000e08 <DSC_SetData+0x80>
    else
        bsrr_b |= (DSC_BIT14_PB << 16);
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000e06:	60bb      	str	r3, [r7, #8]

    /* ========= APPLY ========= */
    GPIOA->BSRR = bsrr_a;
 8000e08:	4a06      	ldr	r2, [pc, #24]	@ (8000e24 <DSC_SetData+0x9c>)
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	6113      	str	r3, [r2, #16]
    GPIOB->BSRR = bsrr_b;
 8000e0e:	4a06      	ldr	r2, [pc, #24]	@ (8000e28 <DSC_SetData+0xa0>)
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	6113      	str	r3, [r2, #16]
}
 8000e14:	bf00      	nop
 8000e16:	3714      	adds	r7, #20
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bc80      	pop	{r7}
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	1fff0000 	.word	0x1fff0000
 8000e24:	40010800 	.word	0x40010800
 8000e28:	40010c00 	.word	0x40010c00

08000e2c <DSC_Update>:

void DSC_Update(uint16_t pos)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	80fb      	strh	r3, [r7, #6]
    // Reference Timing: High -> Write -> Low
    // Reference uses ~20ms total delay inside dsc()
    
    HAL_GPIO_WritePin(DSC_EN_PORT, DSC_EN_PIN, GPIO_PIN_SET);
 8000e36:	2201      	movs	r2, #1
 8000e38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e3c:	4809      	ldr	r0, [pc, #36]	@ (8000e64 <DSC_Update+0x38>)
 8000e3e:	f001 f89f 	bl	8001f80 <HAL_GPIO_WritePin>
    
    DSC_SetData(pos);
 8000e42:	88fb      	ldrh	r3, [r7, #6]
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff ff9f 	bl	8000d88 <DSC_SetData>
    
    // Increased delay to 20ms to be safe
    HAL_Delay(20); 
 8000e4a:	2014      	movs	r0, #20
 8000e4c:	f000 fd30 	bl	80018b0 <HAL_Delay>

    HAL_GPIO_WritePin(DSC_EN_PORT, DSC_EN_PIN, GPIO_PIN_RESET);
 8000e50:	2200      	movs	r2, #0
 8000e52:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e56:	4803      	ldr	r0, [pc, #12]	@ (8000e64 <DSC_Update+0x38>)
 8000e58:	f001 f892 	bl	8001f80 <HAL_GPIO_WritePin>
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40011000 	.word	0x40011000

08000e68 <HAL_UART_RxCpltCallback>:
        HAL_Delay(1000); // beri waktu synchro bergerak
    }
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a2b      	ldr	r2, [pc, #172]	@ (8000f24 <HAL_UART_RxCpltCallback+0xbc>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d14f      	bne.n	8000f1a <HAL_UART_RxCpltCallback+0xb2>
  {
	  if(!rx_ready){
 8000e7a:	4b2b      	ldr	r3, [pc, #172]	@ (8000f28 <HAL_UART_RxCpltCallback+0xc0>)
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d145      	bne.n	8000f10 <HAL_UART_RxCpltCallback+0xa8>
          // Protocol Baru: [0xBB, ID, MSB, LSB] (4 Bytes)
          
          // Byte 1: Header 0xBB
          if(rx_index == 0){
 8000e84:	4b29      	ldr	r3, [pc, #164]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d10f      	bne.n	8000eac <HAL_UART_RxCpltCallback+0x44>
              if(rx_byte == 0xBB){
 8000e8c:	4b28      	ldr	r3, [pc, #160]	@ (8000f30 <HAL_UART_RxCpltCallback+0xc8>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2bbb      	cmp	r3, #187	@ 0xbb
 8000e92:	d13d      	bne.n	8000f10 <HAL_UART_RxCpltCallback+0xa8>
                  rx_buffer[rx_index++] = rx_byte;
 8000e94:	4b25      	ldr	r3, [pc, #148]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	1c5a      	adds	r2, r3, #1
 8000e9a:	b2d1      	uxtb	r1, r2
 8000e9c:	4a23      	ldr	r2, [pc, #140]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000e9e:	7011      	strb	r1, [r2, #0]
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	4b23      	ldr	r3, [pc, #140]	@ (8000f30 <HAL_UART_RxCpltCallback+0xc8>)
 8000ea4:	7819      	ldrb	r1, [r3, #0]
 8000ea6:	4b23      	ldr	r3, [pc, #140]	@ (8000f34 <HAL_UART_RxCpltCallback+0xcc>)
 8000ea8:	5499      	strb	r1, [r3, r2]
 8000eaa:	e031      	b.n	8000f10 <HAL_UART_RxCpltCallback+0xa8>
              }
          }
          // Byte 2: ID Device
          else if(rx_index == 1){
 8000eac:	4b1f      	ldr	r3, [pc, #124]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d113      	bne.n	8000edc <HAL_UART_RxCpltCallback+0x74>
              if(rx_byte == ID_DEVICE){
 8000eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f30 <HAL_UART_RxCpltCallback+0xc8>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b05      	cmp	r3, #5
 8000eba:	d10b      	bne.n	8000ed4 <HAL_UART_RxCpltCallback+0x6c>
                  rx_buffer[rx_index++] = rx_byte;
 8000ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	1c5a      	adds	r2, r3, #1
 8000ec2:	b2d1      	uxtb	r1, r2
 8000ec4:	4a19      	ldr	r2, [pc, #100]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000ec6:	7011      	strb	r1, [r2, #0]
 8000ec8:	461a      	mov	r2, r3
 8000eca:	4b19      	ldr	r3, [pc, #100]	@ (8000f30 <HAL_UART_RxCpltCallback+0xc8>)
 8000ecc:	7819      	ldrb	r1, [r3, #0]
 8000ece:	4b19      	ldr	r3, [pc, #100]	@ (8000f34 <HAL_UART_RxCpltCallback+0xcc>)
 8000ed0:	5499      	strb	r1, [r3, r2]
 8000ed2:	e01d      	b.n	8000f10 <HAL_UART_RxCpltCallback+0xa8>
              }
              else {
                  // Jika ID tidak cocok, reset (bukan untuk device ini)
                  rx_index = 0;
 8000ed4:	4b15      	ldr	r3, [pc, #84]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	701a      	strb	r2, [r3, #0]
 8000eda:	e019      	b.n	8000f10 <HAL_UART_RxCpltCallback+0xa8>
              }
          }
          // Byte 3 & 4: Data MSB & LSB
          else if(rx_index >= 2 && rx_index < 4){
 8000edc:	4b13      	ldr	r3, [pc, #76]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d915      	bls.n	8000f10 <HAL_UART_RxCpltCallback+0xa8>
 8000ee4:	4b11      	ldr	r3, [pc, #68]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b03      	cmp	r3, #3
 8000eea:	d811      	bhi.n	8000f10 <HAL_UART_RxCpltCallback+0xa8>
              rx_buffer[rx_index++] = rx_byte;
 8000eec:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	1c5a      	adds	r2, r3, #1
 8000ef2:	b2d1      	uxtb	r1, r2
 8000ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000ef6:	7011      	strb	r1, [r2, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b0d      	ldr	r3, [pc, #52]	@ (8000f30 <HAL_UART_RxCpltCallback+0xc8>)
 8000efc:	7819      	ldrb	r1, [r3, #0]
 8000efe:	4b0d      	ldr	r3, [pc, #52]	@ (8000f34 <HAL_UART_RxCpltCallback+0xcc>)
 8000f00:	5499      	strb	r1, [r3, r2]
              
              if(rx_index == 4){
 8000f02:	4b0a      	ldr	r3, [pc, #40]	@ (8000f2c <HAL_UART_RxCpltCallback+0xc4>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b04      	cmp	r3, #4
 8000f08:	d102      	bne.n	8000f10 <HAL_UART_RxCpltCallback+0xa8>
                  // Paket Lengkap 4 Byte diterima
                  rx_ready = 1;
 8000f0a:	4b07      	ldr	r3, [pc, #28]	@ (8000f28 <HAL_UART_RxCpltCallback+0xc0>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	701a      	strb	r2, [r3, #0]
              }
          }
	  }
	  
	  // === INI WAJIB ===
	  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8000f10:	2201      	movs	r2, #1
 8000f12:	4907      	ldr	r1, [pc, #28]	@ (8000f30 <HAL_UART_RxCpltCallback+0xc8>)
 8000f14:	4808      	ldr	r0, [pc, #32]	@ (8000f38 <HAL_UART_RxCpltCallback+0xd0>)
 8000f16:	f002 fa8f 	bl	8003438 <HAL_UART_Receive_IT>
  }
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40013800 	.word	0x40013800
 8000f28:	20000105 	.word	0x20000105
 8000f2c:	20000104 	.word	0x20000104
 8000f30:	20000080 	.word	0x20000080
 8000f34:	20000084 	.word	0x20000084
 8000f38:	2000015c 	.word	0x2000015c

08000f3c <DSC_LogicalToRaw>:
{
    return (uint16_t)(raw_dsc - DSC_ZERO_OFFSET);
}

uint16_t DSC_LogicalToRaw(uint16_t logical)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	80fb      	strh	r3, [r7, #6]
    return (uint16_t)(logical + DSC_ZERO_OFFSET) & 0xFFFF;
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	f5a3 43aa 	sub.w	r3, r3, #21760	@ 0x5500
 8000f4c:	3b56      	subs	r3, #86	@ 0x56
 8000f4e:	b29b      	uxth	r3, r3
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr

08000f5a <DSC_ReverseLogical>:

uint16_t DSC_ReverseLogical(uint16_t logical)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b083      	sub	sp, #12
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	4603      	mov	r3, r0
 8000f62:	80fb      	strh	r3, [r7, #6]
    return (uint16_t)(0x10000 - logical);
 8000f64:	88fb      	ldrh	r3, [r7, #6]
 8000f66:	425b      	negs	r3, r3
 8000f68:	b29b      	uxth	r3, r3
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bc80      	pop	{r7}
 8000f72:	4770      	bx	lr

08000f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <Error_Handler+0x8>

08000f80 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000f86:	f000 fa1d 	bl	80013c4 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000f8a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000f8e:	2201      	movs	r2, #1
 8000f90:	2178      	movs	r1, #120	@ 0x78
 8000f92:	485b      	ldr	r0, [pc, #364]	@ (8001100 <SSD1306_Init+0x180>)
 8000f94:	f001 fa68 	bl	8002468 <HAL_I2C_IsDeviceReady>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	e0a9      	b.n	80010f6 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000fa2:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8000fa6:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fa8:	e002      	b.n	8000fb0 <SSD1306_Init+0x30>
		p--;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	3b01      	subs	r3, #1
 8000fae:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f9      	bne.n	8000faa <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000fb6:	22ae      	movs	r2, #174	@ 0xae
 8000fb8:	2100      	movs	r1, #0
 8000fba:	2078      	movs	r0, #120	@ 0x78
 8000fbc:	f000 fa7c 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000fc0:	2220      	movs	r2, #32
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	2078      	movs	r0, #120	@ 0x78
 8000fc6:	f000 fa77 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000fca:	2210      	movs	r2, #16
 8000fcc:	2100      	movs	r1, #0
 8000fce:	2078      	movs	r0, #120	@ 0x78
 8000fd0:	f000 fa72 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000fd4:	22b0      	movs	r2, #176	@ 0xb0
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	2078      	movs	r0, #120	@ 0x78
 8000fda:	f000 fa6d 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000fde:	22c8      	movs	r2, #200	@ 0xc8
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	2078      	movs	r0, #120	@ 0x78
 8000fe4:	f000 fa68 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2100      	movs	r1, #0
 8000fec:	2078      	movs	r0, #120	@ 0x78
 8000fee:	f000 fa63 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000ff2:	2210      	movs	r2, #16
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2078      	movs	r0, #120	@ 0x78
 8000ff8:	f000 fa5e 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000ffc:	2240      	movs	r2, #64	@ 0x40
 8000ffe:	2100      	movs	r1, #0
 8001000:	2078      	movs	r0, #120	@ 0x78
 8001002:	f000 fa59 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001006:	2281      	movs	r2, #129	@ 0x81
 8001008:	2100      	movs	r1, #0
 800100a:	2078      	movs	r0, #120	@ 0x78
 800100c:	f000 fa54 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001010:	22ff      	movs	r2, #255	@ 0xff
 8001012:	2100      	movs	r1, #0
 8001014:	2078      	movs	r0, #120	@ 0x78
 8001016:	f000 fa4f 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800101a:	22a1      	movs	r2, #161	@ 0xa1
 800101c:	2100      	movs	r1, #0
 800101e:	2078      	movs	r0, #120	@ 0x78
 8001020:	f000 fa4a 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001024:	22a6      	movs	r2, #166	@ 0xa6
 8001026:	2100      	movs	r1, #0
 8001028:	2078      	movs	r0, #120	@ 0x78
 800102a:	f000 fa45 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800102e:	22a8      	movs	r2, #168	@ 0xa8
 8001030:	2100      	movs	r1, #0
 8001032:	2078      	movs	r0, #120	@ 0x78
 8001034:	f000 fa40 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001038:	223f      	movs	r2, #63	@ 0x3f
 800103a:	2100      	movs	r1, #0
 800103c:	2078      	movs	r0, #120	@ 0x78
 800103e:	f000 fa3b 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001042:	22a4      	movs	r2, #164	@ 0xa4
 8001044:	2100      	movs	r1, #0
 8001046:	2078      	movs	r0, #120	@ 0x78
 8001048:	f000 fa36 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800104c:	22d3      	movs	r2, #211	@ 0xd3
 800104e:	2100      	movs	r1, #0
 8001050:	2078      	movs	r0, #120	@ 0x78
 8001052:	f000 fa31 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	2078      	movs	r0, #120	@ 0x78
 800105c:	f000 fa2c 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001060:	22d5      	movs	r2, #213	@ 0xd5
 8001062:	2100      	movs	r1, #0
 8001064:	2078      	movs	r0, #120	@ 0x78
 8001066:	f000 fa27 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800106a:	22f0      	movs	r2, #240	@ 0xf0
 800106c:	2100      	movs	r1, #0
 800106e:	2078      	movs	r0, #120	@ 0x78
 8001070:	f000 fa22 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001074:	22d9      	movs	r2, #217	@ 0xd9
 8001076:	2100      	movs	r1, #0
 8001078:	2078      	movs	r0, #120	@ 0x78
 800107a:	f000 fa1d 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800107e:	2222      	movs	r2, #34	@ 0x22
 8001080:	2100      	movs	r1, #0
 8001082:	2078      	movs	r0, #120	@ 0x78
 8001084:	f000 fa18 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001088:	22da      	movs	r2, #218	@ 0xda
 800108a:	2100      	movs	r1, #0
 800108c:	2078      	movs	r0, #120	@ 0x78
 800108e:	f000 fa13 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001092:	2212      	movs	r2, #18
 8001094:	2100      	movs	r1, #0
 8001096:	2078      	movs	r0, #120	@ 0x78
 8001098:	f000 fa0e 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800109c:	22db      	movs	r2, #219	@ 0xdb
 800109e:	2100      	movs	r1, #0
 80010a0:	2078      	movs	r0, #120	@ 0x78
 80010a2:	f000 fa09 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80010a6:	2220      	movs	r2, #32
 80010a8:	2100      	movs	r1, #0
 80010aa:	2078      	movs	r0, #120	@ 0x78
 80010ac:	f000 fa04 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80010b0:	228d      	movs	r2, #141	@ 0x8d
 80010b2:	2100      	movs	r1, #0
 80010b4:	2078      	movs	r0, #120	@ 0x78
 80010b6:	f000 f9ff 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80010ba:	2214      	movs	r2, #20
 80010bc:	2100      	movs	r1, #0
 80010be:	2078      	movs	r0, #120	@ 0x78
 80010c0:	f000 f9fa 	bl	80014b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80010c4:	22af      	movs	r2, #175	@ 0xaf
 80010c6:	2100      	movs	r1, #0
 80010c8:	2078      	movs	r0, #120	@ 0x78
 80010ca:	f000 f9f5 	bl	80014b8 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80010ce:	222e      	movs	r2, #46	@ 0x2e
 80010d0:	2100      	movs	r1, #0
 80010d2:	2078      	movs	r0, #120	@ 0x78
 80010d4:	f000 f9f0 	bl	80014b8 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80010d8:	2000      	movs	r0, #0
 80010da:	f000 f843 	bl	8001164 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80010de:	f000 f813 	bl	8001108 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80010e2:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <SSD1306_Init+0x184>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80010e8:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <SSD1306_Init+0x184>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80010ee:	4b05      	ldr	r3, [pc, #20]	@ (8001104 <SSD1306_Init+0x184>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80010f4:	2301      	movs	r3, #1
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20000108 	.word	0x20000108
 8001104:	200005a4 	.word	0x200005a4

08001108 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 800110e:	2300      	movs	r3, #0
 8001110:	71fb      	strb	r3, [r7, #7]
 8001112:	e01d      	b.n	8001150 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	3b50      	subs	r3, #80	@ 0x50
 8001118:	b2db      	uxtb	r3, r3
 800111a:	461a      	mov	r2, r3
 800111c:	2100      	movs	r1, #0
 800111e:	2078      	movs	r0, #120	@ 0x78
 8001120:	f000 f9ca 	bl	80014b8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001124:	2200      	movs	r2, #0
 8001126:	2100      	movs	r1, #0
 8001128:	2078      	movs	r0, #120	@ 0x78
 800112a:	f000 f9c5 	bl	80014b8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800112e:	2210      	movs	r2, #16
 8001130:	2100      	movs	r1, #0
 8001132:	2078      	movs	r0, #120	@ 0x78
 8001134:	f000 f9c0 	bl	80014b8 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	01db      	lsls	r3, r3, #7
 800113c:	4a08      	ldr	r2, [pc, #32]	@ (8001160 <SSD1306_UpdateScreen+0x58>)
 800113e:	441a      	add	r2, r3
 8001140:	2380      	movs	r3, #128	@ 0x80
 8001142:	2140      	movs	r1, #64	@ 0x40
 8001144:	2078      	movs	r0, #120	@ 0x78
 8001146:	f000 f951 	bl	80013ec <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	3301      	adds	r3, #1
 800114e:	71fb      	strb	r3, [r7, #7]
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	2b07      	cmp	r3, #7
 8001154:	d9de      	bls.n	8001114 <SSD1306_UpdateScreen+0xc>
	}
}
 8001156:	bf00      	nop
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	200001a4 	.word	0x200001a4

08001164 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d101      	bne.n	8001178 <SSD1306_Fill+0x14>
 8001174:	2300      	movs	r3, #0
 8001176:	e000      	b.n	800117a <SSD1306_Fill+0x16>
 8001178:	23ff      	movs	r3, #255	@ 0xff
 800117a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800117e:	4619      	mov	r1, r3
 8001180:	4803      	ldr	r0, [pc, #12]	@ (8001190 <SSD1306_Fill+0x2c>)
 8001182:	f002 fee9 	bl	8003f58 <memset>
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	200001a4 	.word	0x200001a4

08001194 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	80fb      	strh	r3, [r7, #6]
 800119e:	460b      	mov	r3, r1
 80011a0:	80bb      	strh	r3, [r7, #4]
 80011a2:	4613      	mov	r3, r2
 80011a4:	70fb      	strb	r3, [r7, #3]
	if (
 80011a6:	88fb      	ldrh	r3, [r7, #6]
 80011a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80011aa:	d848      	bhi.n	800123e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80011ac:	88bb      	ldrh	r3, [r7, #4]
 80011ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80011b0:	d845      	bhi.n	800123e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80011b2:	4b25      	ldr	r3, [pc, #148]	@ (8001248 <SSD1306_DrawPixel+0xb4>)
 80011b4:	791b      	ldrb	r3, [r3, #4]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d006      	beq.n	80011c8 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80011ba:	78fb      	ldrb	r3, [r7, #3]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	bf0c      	ite	eq
 80011c0:	2301      	moveq	r3, #1
 80011c2:	2300      	movne	r3, #0
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d11a      	bne.n	8001204 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80011ce:	88fa      	ldrh	r2, [r7, #6]
 80011d0:	88bb      	ldrh	r3, [r7, #4]
 80011d2:	08db      	lsrs	r3, r3, #3
 80011d4:	b298      	uxth	r0, r3
 80011d6:	4603      	mov	r3, r0
 80011d8:	01db      	lsls	r3, r3, #7
 80011da:	4413      	add	r3, r2
 80011dc:	4a1b      	ldr	r2, [pc, #108]	@ (800124c <SSD1306_DrawPixel+0xb8>)
 80011de:	5cd3      	ldrb	r3, [r2, r3]
 80011e0:	b25a      	sxtb	r2, r3
 80011e2:	88bb      	ldrh	r3, [r7, #4]
 80011e4:	f003 0307 	and.w	r3, r3, #7
 80011e8:	2101      	movs	r1, #1
 80011ea:	fa01 f303 	lsl.w	r3, r1, r3
 80011ee:	b25b      	sxtb	r3, r3
 80011f0:	4313      	orrs	r3, r2
 80011f2:	b259      	sxtb	r1, r3
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	4603      	mov	r3, r0
 80011f8:	01db      	lsls	r3, r3, #7
 80011fa:	4413      	add	r3, r2
 80011fc:	b2c9      	uxtb	r1, r1
 80011fe:	4a13      	ldr	r2, [pc, #76]	@ (800124c <SSD1306_DrawPixel+0xb8>)
 8001200:	54d1      	strb	r1, [r2, r3]
 8001202:	e01d      	b.n	8001240 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001204:	88fa      	ldrh	r2, [r7, #6]
 8001206:	88bb      	ldrh	r3, [r7, #4]
 8001208:	08db      	lsrs	r3, r3, #3
 800120a:	b298      	uxth	r0, r3
 800120c:	4603      	mov	r3, r0
 800120e:	01db      	lsls	r3, r3, #7
 8001210:	4413      	add	r3, r2
 8001212:	4a0e      	ldr	r2, [pc, #56]	@ (800124c <SSD1306_DrawPixel+0xb8>)
 8001214:	5cd3      	ldrb	r3, [r2, r3]
 8001216:	b25a      	sxtb	r2, r3
 8001218:	88bb      	ldrh	r3, [r7, #4]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	2101      	movs	r1, #1
 8001220:	fa01 f303 	lsl.w	r3, r1, r3
 8001224:	b25b      	sxtb	r3, r3
 8001226:	43db      	mvns	r3, r3
 8001228:	b25b      	sxtb	r3, r3
 800122a:	4013      	ands	r3, r2
 800122c:	b259      	sxtb	r1, r3
 800122e:	88fa      	ldrh	r2, [r7, #6]
 8001230:	4603      	mov	r3, r0
 8001232:	01db      	lsls	r3, r3, #7
 8001234:	4413      	add	r3, r2
 8001236:	b2c9      	uxtb	r1, r1
 8001238:	4a04      	ldr	r2, [pc, #16]	@ (800124c <SSD1306_DrawPixel+0xb8>)
 800123a:	54d1      	strb	r1, [r2, r3]
 800123c:	e000      	b.n	8001240 <SSD1306_DrawPixel+0xac>
		return;
 800123e:	bf00      	nop
	}
}
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr
 8001248:	200005a4 	.word	0x200005a4
 800124c:	200001a4 	.word	0x200001a4

08001250 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	460a      	mov	r2, r1
 800125a:	80fb      	strh	r3, [r7, #6]
 800125c:	4613      	mov	r3, r2
 800125e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001260:	4a05      	ldr	r2, [pc, #20]	@ (8001278 <SSD1306_GotoXY+0x28>)
 8001262:	88fb      	ldrh	r3, [r7, #6]
 8001264:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001266:	4a04      	ldr	r2, [pc, #16]	@ (8001278 <SSD1306_GotoXY+0x28>)
 8001268:	88bb      	ldrh	r3, [r7, #4]
 800126a:	8053      	strh	r3, [r2, #2]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	bc80      	pop	{r7}
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	200005a4 	.word	0x200005a4

0800127c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	6039      	str	r1, [r7, #0]
 8001286:	71fb      	strb	r3, [r7, #7]
 8001288:	4613      	mov	r3, r2
 800128a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800128c:	4b39      	ldr	r3, [pc, #228]	@ (8001374 <SSD1306_Putc+0xf8>)
 800128e:	881b      	ldrh	r3, [r3, #0]
 8001290:	461a      	mov	r2, r3
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	4413      	add	r3, r2
	if (
 8001298:	2b7f      	cmp	r3, #127	@ 0x7f
 800129a:	dc07      	bgt.n	80012ac <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800129c:	4b35      	ldr	r3, [pc, #212]	@ (8001374 <SSD1306_Putc+0xf8>)
 800129e:	885b      	ldrh	r3, [r3, #2]
 80012a0:	461a      	mov	r2, r3
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	785b      	ldrb	r3, [r3, #1]
 80012a6:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80012a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80012aa:	dd01      	ble.n	80012b0 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	e05d      	b.n	800136c <SSD1306_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
 80012b4:	e04b      	b.n	800134e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685a      	ldr	r2, [r3, #4]
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	3b20      	subs	r3, #32
 80012be:	6839      	ldr	r1, [r7, #0]
 80012c0:	7849      	ldrb	r1, [r1, #1]
 80012c2:	fb01 f303 	mul.w	r3, r1, r3
 80012c6:	4619      	mov	r1, r3
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	440b      	add	r3, r1
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	4413      	add	r3, r2
 80012d0:	881b      	ldrh	r3, [r3, #0]
 80012d2:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80012d4:	2300      	movs	r3, #0
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	e030      	b.n	800133c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d010      	beq.n	800130c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80012ea:	4b22      	ldr	r3, [pc, #136]	@ (8001374 <SSD1306_Putc+0xf8>)
 80012ec:	881a      	ldrh	r2, [r3, #0]
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	4413      	add	r3, r2
 80012f4:	b298      	uxth	r0, r3
 80012f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001374 <SSD1306_Putc+0xf8>)
 80012f8:	885a      	ldrh	r2, [r3, #2]
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	b29b      	uxth	r3, r3
 80012fe:	4413      	add	r3, r2
 8001300:	b29b      	uxth	r3, r3
 8001302:	79ba      	ldrb	r2, [r7, #6]
 8001304:	4619      	mov	r1, r3
 8001306:	f7ff ff45 	bl	8001194 <SSD1306_DrawPixel>
 800130a:	e014      	b.n	8001336 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800130c:	4b19      	ldr	r3, [pc, #100]	@ (8001374 <SSD1306_Putc+0xf8>)
 800130e:	881a      	ldrh	r2, [r3, #0]
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	b29b      	uxth	r3, r3
 8001314:	4413      	add	r3, r2
 8001316:	b298      	uxth	r0, r3
 8001318:	4b16      	ldr	r3, [pc, #88]	@ (8001374 <SSD1306_Putc+0xf8>)
 800131a:	885a      	ldrh	r2, [r3, #2]
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	b29b      	uxth	r3, r3
 8001320:	4413      	add	r3, r2
 8001322:	b299      	uxth	r1, r3
 8001324:	79bb      	ldrb	r3, [r7, #6]
 8001326:	2b00      	cmp	r3, #0
 8001328:	bf0c      	ite	eq
 800132a:	2301      	moveq	r3, #1
 800132c:	2300      	movne	r3, #0
 800132e:	b2db      	uxtb	r3, r3
 8001330:	461a      	mov	r2, r3
 8001332:	f7ff ff2f 	bl	8001194 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	3301      	adds	r3, #1
 800133a:	613b      	str	r3, [r7, #16]
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	461a      	mov	r2, r3
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	4293      	cmp	r3, r2
 8001346:	d3c8      	bcc.n	80012da <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	3301      	adds	r3, #1
 800134c:	617b      	str	r3, [r7, #20]
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	785b      	ldrb	r3, [r3, #1]
 8001352:	461a      	mov	r2, r3
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	4293      	cmp	r3, r2
 8001358:	d3ad      	bcc.n	80012b6 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800135a:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <SSD1306_Putc+0xf8>)
 800135c:	881b      	ldrh	r3, [r3, #0]
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	7812      	ldrb	r2, [r2, #0]
 8001362:	4413      	add	r3, r2
 8001364:	b29a      	uxth	r2, r3
 8001366:	4b03      	ldr	r3, [pc, #12]	@ (8001374 <SSD1306_Putc+0xf8>)
 8001368:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 800136a:	79fb      	ldrb	r3, [r7, #7]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3718      	adds	r7, #24
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	200005a4 	.word	0x200005a4

08001378 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	4613      	mov	r3, r2
 8001384:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001386:	e012      	b.n	80013ae <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	79fa      	ldrb	r2, [r7, #7]
 800138e:	68b9      	ldr	r1, [r7, #8]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff ff73 	bl	800127c <SSD1306_Putc>
 8001396:	4603      	mov	r3, r0
 8001398:	461a      	mov	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d002      	beq.n	80013a8 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	e008      	b.n	80013ba <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	3301      	adds	r3, #1
 80013ac:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1e8      	bne.n	8001388 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	781b      	ldrb	r3, [r3, #0]
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
	...

080013c4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80013ca:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <ssd1306_I2C_Init+0x24>)
 80013cc:	607b      	str	r3, [r7, #4]
	while(p>0)
 80013ce:	e002      	b.n	80013d6 <ssd1306_I2C_Init+0x12>
		p--;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d1f9      	bne.n	80013d0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80013dc:	bf00      	nop
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr
 80013e8:	0003d090 	.word	0x0003d090

080013ec <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80013ec:	b590      	push	{r4, r7, lr}
 80013ee:	b0c7      	sub	sp, #284	@ 0x11c
 80013f0:	af02      	add	r7, sp, #8
 80013f2:	4604      	mov	r4, r0
 80013f4:	4608      	mov	r0, r1
 80013f6:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80013fa:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 80013fe:	600a      	str	r2, [r1, #0]
 8001400:	4619      	mov	r1, r3
 8001402:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001406:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800140a:	4622      	mov	r2, r4
 800140c:	701a      	strb	r2, [r3, #0]
 800140e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001412:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001416:	4602      	mov	r2, r0
 8001418:	701a      	strb	r2, [r3, #0]
 800141a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800141e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001422:	460a      	mov	r2, r1
 8001424:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001426:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800142a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800142e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001432:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001436:	7812      	ldrb	r2, [r2, #0]
 8001438:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800143a:	2300      	movs	r3, #0
 800143c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001440:	e015      	b.n	800146e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001442:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001446:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800144a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800144e:	6812      	ldr	r2, [r2, #0]
 8001450:	441a      	add	r2, r3
 8001452:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001456:	3301      	adds	r3, #1
 8001458:	7811      	ldrb	r1, [r2, #0]
 800145a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800145e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001462:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001464:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001468:	3301      	adds	r3, #1
 800146a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800146e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001472:	b29b      	uxth	r3, r3
 8001474:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001478:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800147c:	8812      	ldrh	r2, [r2, #0]
 800147e:	429a      	cmp	r2, r3
 8001480:	d8df      	bhi.n	8001442 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001482:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001486:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	b299      	uxth	r1, r3
 800148e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001492:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001496:	881b      	ldrh	r3, [r3, #0]
 8001498:	3301      	adds	r3, #1
 800149a:	b29b      	uxth	r3, r3
 800149c:	f107 020c 	add.w	r2, r7, #12
 80014a0:	200a      	movs	r0, #10
 80014a2:	9000      	str	r0, [sp, #0]
 80014a4:	4803      	ldr	r0, [pc, #12]	@ (80014b4 <ssd1306_I2C_WriteMulti+0xc8>)
 80014a6:	f000 fee1 	bl	800226c <HAL_I2C_Master_Transmit>
}
 80014aa:	bf00      	nop
 80014ac:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd90      	pop	{r4, r7, pc}
 80014b4:	20000108 	.word	0x20000108

080014b8 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af02      	add	r7, sp, #8
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
 80014c2:	460b      	mov	r3, r1
 80014c4:	71bb      	strb	r3, [r7, #6]
 80014c6:	4613      	mov	r3, r2
 80014c8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80014ca:	79bb      	ldrb	r3, [r7, #6]
 80014cc:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80014ce:	797b      	ldrb	r3, [r7, #5]
 80014d0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	b299      	uxth	r1, r3
 80014d6:	f107 020c 	add.w	r2, r7, #12
 80014da:	230a      	movs	r3, #10
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	2302      	movs	r3, #2
 80014e0:	4803      	ldr	r0, [pc, #12]	@ (80014f0 <ssd1306_I2C_Write+0x38>)
 80014e2:	f000 fec3 	bl	800226c <HAL_I2C_Master_Transmit>
}
 80014e6:	bf00      	nop
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000108 	.word	0x20000108

080014f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014fa:	4b15      	ldr	r3, [pc, #84]	@ (8001550 <HAL_MspInit+0x5c>)
 80014fc:	699b      	ldr	r3, [r3, #24]
 80014fe:	4a14      	ldr	r2, [pc, #80]	@ (8001550 <HAL_MspInit+0x5c>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6193      	str	r3, [r2, #24]
 8001506:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <HAL_MspInit+0x5c>)
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001512:	4b0f      	ldr	r3, [pc, #60]	@ (8001550 <HAL_MspInit+0x5c>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	4a0e      	ldr	r2, [pc, #56]	@ (8001550 <HAL_MspInit+0x5c>)
 8001518:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800151c:	61d3      	str	r3, [r2, #28]
 800151e:	4b0c      	ldr	r3, [pc, #48]	@ (8001550 <HAL_MspInit+0x5c>)
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001526:	607b      	str	r3, [r7, #4]
 8001528:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800152a:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <HAL_MspInit+0x60>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	4a04      	ldr	r2, [pc, #16]	@ (8001554 <HAL_MspInit+0x60>)
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001546:	bf00      	nop
 8001548:	3714      	adds	r7, #20
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	40021000 	.word	0x40021000
 8001554:	40010000 	.word	0x40010000

08001558 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08a      	sub	sp, #40	@ 0x28
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a26      	ldr	r2, [pc, #152]	@ (800160c <HAL_UART_MspInit+0xb4>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d145      	bne.n	8001604 <HAL_UART_MspInit+0xac>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001578:	4b25      	ldr	r3, [pc, #148]	@ (8001610 <HAL_UART_MspInit+0xb8>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	4a24      	ldr	r2, [pc, #144]	@ (8001610 <HAL_UART_MspInit+0xb8>)
 800157e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001582:	6193      	str	r3, [r2, #24]
 8001584:	4b22      	ldr	r3, [pc, #136]	@ (8001610 <HAL_UART_MspInit+0xb8>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001590:	4b1f      	ldr	r3, [pc, #124]	@ (8001610 <HAL_UART_MspInit+0xb8>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	4a1e      	ldr	r2, [pc, #120]	@ (8001610 <HAL_UART_MspInit+0xb8>)
 8001596:	f043 0308 	orr.w	r3, r3, #8
 800159a:	6193      	str	r3, [r2, #24]
 800159c:	4b1c      	ldr	r3, [pc, #112]	@ (8001610 <HAL_UART_MspInit+0xb8>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	f003 0308 	and.w	r3, r3, #8
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015a8:	2340      	movs	r3, #64	@ 0x40
 80015aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ac:	2302      	movs	r3, #2
 80015ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015b0:	2303      	movs	r3, #3
 80015b2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	4619      	mov	r1, r3
 80015ba:	4816      	ldr	r0, [pc, #88]	@ (8001614 <HAL_UART_MspInit+0xbc>)
 80015bc:	f000 fb5c 	bl	8001c78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80015c0:	2380      	movs	r3, #128	@ 0x80
 80015c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	4619      	mov	r1, r3
 80015d2:	4810      	ldr	r0, [pc, #64]	@ (8001614 <HAL_UART_MspInit+0xbc>)
 80015d4:	f000 fb50 	bl	8001c78 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80015d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <HAL_UART_MspInit+0xc0>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80015de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80015e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80015e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e8:	f043 0304 	orr.w	r3, r3, #4
 80015ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80015ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001618 <HAL_UART_MspInit+0xc0>)
 80015f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f2:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80015f4:	2200      	movs	r2, #0
 80015f6:	2100      	movs	r1, #0
 80015f8:	2025      	movs	r0, #37	@ 0x25
 80015fa:	f000 fa54 	bl	8001aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015fe:	2025      	movs	r0, #37	@ 0x25
 8001600:	f000 fa6d 	bl	8001ade <HAL_NVIC_EnableIRQ>
    /* USER CODE END USART1_MspInit 1 */

  }


}
 8001604:	bf00      	nop
 8001606:	3728      	adds	r7, #40	@ 0x28
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40013800 	.word	0x40013800
 8001610:	40021000 	.word	0x40021000
 8001614:	40010c00 	.word	0x40010c00
 8001618:	40010000 	.word	0x40010000

0800161c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08a      	sub	sp, #40	@ 0x28
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a1d      	ldr	r2, [pc, #116]	@ (80016ac <HAL_I2C_MspInit+0x90>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d132      	bne.n	80016a2 <HAL_I2C_MspInit+0x86>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800163c:	4b1c      	ldr	r3, [pc, #112]	@ (80016b0 <HAL_I2C_MspInit+0x94>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	4a1b      	ldr	r2, [pc, #108]	@ (80016b0 <HAL_I2C_MspInit+0x94>)
 8001642:	f043 0308 	orr.w	r3, r3, #8
 8001646:	6193      	str	r3, [r2, #24]
 8001648:	4b19      	ldr	r3, [pc, #100]	@ (80016b0 <HAL_I2C_MspInit+0x94>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	f003 0308 	and.w	r3, r3, #8
 8001650:	613b      	str	r3, [r7, #16]
 8001652:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001654:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800165a:	2312      	movs	r3, #18
 800165c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800165e:	2303      	movs	r3, #3
 8001660:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4619      	mov	r1, r3
 8001668:	4812      	ldr	r0, [pc, #72]	@ (80016b4 <HAL_I2C_MspInit+0x98>)
 800166a:	f000 fb05 	bl	8001c78 <HAL_GPIO_Init>
    
    // CRITICAL: Remap I2C1 to PB8/PB9 (default is PB6/PB7)
    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800166e:	4b12      	ldr	r3, [pc, #72]	@ (80016b8 <HAL_I2C_MspInit+0x9c>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	627b      	str	r3, [r7, #36]	@ 0x24
 8001674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001676:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24
 800167c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167e:	f043 0302 	orr.w	r3, r3, #2
 8001682:	627b      	str	r3, [r7, #36]	@ 0x24
 8001684:	4a0c      	ldr	r2, [pc, #48]	@ (80016b8 <HAL_I2C_MspInit+0x9c>)
 8001686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001688:	6053      	str	r3, [r2, #4]
    
    __HAL_RCC_I2C1_CLK_ENABLE();
 800168a:	4b09      	ldr	r3, [pc, #36]	@ (80016b0 <HAL_I2C_MspInit+0x94>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	4a08      	ldr	r2, [pc, #32]	@ (80016b0 <HAL_I2C_MspInit+0x94>)
 8001690:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001694:	61d3      	str	r3, [r2, #28]
 8001696:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <HAL_I2C_MspInit+0x94>)
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
  }
}
 80016a2:	bf00      	nop
 80016a4:	3728      	adds	r7, #40	@ 0x28
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40005400 	.word	0x40005400
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40010c00 	.word	0x40010c00
 80016b8:	40010000 	.word	0x40010000

080016bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <NMI_Handler+0x4>

080016c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <HardFault_Handler+0x4>

080016cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <MemManage_Handler+0x4>

080016d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <BusFault_Handler+0x4>

080016dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <UsageFault_Handler+0x4>

080016e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr

080016f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr

08001708 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800170c:	f000 f8b4 	bl	8001878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001710:	bf00      	nop
 8001712:	bd80      	pop	{r7, pc}

08001714 <USART1_IRQHandler>:
/* please refer to the startup file (startup_stm32f1xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void USART1_IRQHandler(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart1);
 8001718:	4802      	ldr	r0, [pc, #8]	@ (8001724 <USART1_IRQHandler+0x10>)
 800171a:	f001 feb3 	bl	8003484 <HAL_UART_IRQHandler>
}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	2000015c 	.word	0x2000015c

08001728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001730:	4a14      	ldr	r2, [pc, #80]	@ (8001784 <_sbrk+0x5c>)
 8001732:	4b15      	ldr	r3, [pc, #84]	@ (8001788 <_sbrk+0x60>)
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800173c:	4b13      	ldr	r3, [pc, #76]	@ (800178c <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d102      	bne.n	800174a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001744:	4b11      	ldr	r3, [pc, #68]	@ (800178c <_sbrk+0x64>)
 8001746:	4a12      	ldr	r2, [pc, #72]	@ (8001790 <_sbrk+0x68>)
 8001748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800174a:	4b10      	ldr	r3, [pc, #64]	@ (800178c <_sbrk+0x64>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	429a      	cmp	r2, r3
 8001756:	d207      	bcs.n	8001768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001758:	f002 fc06 	bl	8003f68 <__errno>
 800175c:	4603      	mov	r3, r0
 800175e:	220c      	movs	r2, #12
 8001760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
 8001766:	e009      	b.n	800177c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001768:	4b08      	ldr	r3, [pc, #32]	@ (800178c <_sbrk+0x64>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800176e:	4b07      	ldr	r3, [pc, #28]	@ (800178c <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	4a05      	ldr	r2, [pc, #20]	@ (800178c <_sbrk+0x64>)
 8001778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800177a:	68fb      	ldr	r3, [r7, #12]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20005000 	.word	0x20005000
 8001788:	00000400 	.word	0x00000400
 800178c:	200005ac 	.word	0x200005ac
 8001790:	20000700 	.word	0x20000700

08001794 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr

080017a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017a0:	f7ff fff8 	bl	8001794 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017a4:	480b      	ldr	r0, [pc, #44]	@ (80017d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017a6:	490c      	ldr	r1, [pc, #48]	@ (80017d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017a8:	4a0c      	ldr	r2, [pc, #48]	@ (80017dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80017aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017ac:	e002      	b.n	80017b4 <LoopCopyDataInit>

080017ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017b2:	3304      	adds	r3, #4

080017b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017b8:	d3f9      	bcc.n	80017ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ba:	4a09      	ldr	r2, [pc, #36]	@ (80017e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017bc:	4c09      	ldr	r4, [pc, #36]	@ (80017e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c0:	e001      	b.n	80017c6 <LoopFillZerobss>

080017c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017c4:	3204      	adds	r2, #4

080017c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017c8:	d3fb      	bcc.n	80017c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017ca:	f002 fbd3 	bl	8003f74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ce:	f7fe ffb1 	bl	8000734 <main>
  bx lr
 80017d2:	4770      	bx	lr
  ldr r0, =_sdata
 80017d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017d8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80017dc:	080050d4 	.word	0x080050d4
  ldr r2, =_sbss
 80017e0:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80017e4:	200006fc 	.word	0x200006fc

080017e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017e8:	e7fe      	b.n	80017e8 <ADC1_2_IRQHandler>
	...

080017ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f0:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <HAL_Init+0x28>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a07      	ldr	r2, [pc, #28]	@ (8001814 <HAL_Init+0x28>)
 80017f6:	f043 0310 	orr.w	r3, r3, #16
 80017fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fc:	2003      	movs	r0, #3
 80017fe:	f000 f947 	bl	8001a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001802:	200f      	movs	r0, #15
 8001804:	f000 f808 	bl	8001818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001808:	f7ff fe74 	bl	80014f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40022000 	.word	0x40022000

08001818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001820:	4b12      	ldr	r3, [pc, #72]	@ (800186c <HAL_InitTick+0x54>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <HAL_InitTick+0x58>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	4619      	mov	r1, r3
 800182a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800182e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001832:	fbb2 f3f3 	udiv	r3, r2, r3
 8001836:	4618      	mov	r0, r3
 8001838:	f000 f95f 	bl	8001afa <HAL_SYSTICK_Config>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e00e      	b.n	8001864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2b0f      	cmp	r3, #15
 800184a:	d80a      	bhi.n	8001862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800184c:	2200      	movs	r2, #0
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	f04f 30ff 	mov.w	r0, #4294967295
 8001854:	f000 f927 	bl	8001aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001858:	4a06      	ldr	r2, [pc, #24]	@ (8001874 <HAL_InitTick+0x5c>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800185e:	2300      	movs	r3, #0
 8001860:	e000      	b.n	8001864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
}
 8001864:	4618      	mov	r0, r3
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000008 	.word	0x20000008
 8001870:	20000010 	.word	0x20000010
 8001874:	2000000c 	.word	0x2000000c

08001878 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800187c:	4b05      	ldr	r3, [pc, #20]	@ (8001894 <HAL_IncTick+0x1c>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	461a      	mov	r2, r3
 8001882:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <HAL_IncTick+0x20>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4413      	add	r3, r2
 8001888:	4a03      	ldr	r2, [pc, #12]	@ (8001898 <HAL_IncTick+0x20>)
 800188a:	6013      	str	r3, [r2, #0]
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr
 8001894:	20000010 	.word	0x20000010
 8001898:	200005b0 	.word	0x200005b0

0800189c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return uwTick;
 80018a0:	4b02      	ldr	r3, [pc, #8]	@ (80018ac <HAL_GetTick+0x10>)
 80018a2:	681b      	ldr	r3, [r3, #0]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr
 80018ac:	200005b0 	.word	0x200005b0

080018b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018b8:	f7ff fff0 	bl	800189c <HAL_GetTick>
 80018bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018c8:	d005      	beq.n	80018d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ca:	4b0a      	ldr	r3, [pc, #40]	@ (80018f4 <HAL_Delay+0x44>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	461a      	mov	r2, r3
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4413      	add	r3, r2
 80018d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018d6:	bf00      	nop
 80018d8:	f7ff ffe0 	bl	800189c <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d8f7      	bhi.n	80018d8 <HAL_Delay+0x28>
  {
  }
}
 80018e8:	bf00      	nop
 80018ea:	bf00      	nop
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000010 	.word	0x20000010

080018f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f003 0307 	and.w	r3, r3, #7
 8001906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001908:	4b0c      	ldr	r3, [pc, #48]	@ (800193c <__NVIC_SetPriorityGrouping+0x44>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800190e:	68ba      	ldr	r2, [r7, #8]
 8001910:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001914:	4013      	ands	r3, r2
 8001916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001920:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001924:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800192a:	4a04      	ldr	r2, [pc, #16]	@ (800193c <__NVIC_SetPriorityGrouping+0x44>)
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	60d3      	str	r3, [r2, #12]
}
 8001930:	bf00      	nop
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	e000ed00 	.word	0xe000ed00

08001940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001944:	4b04      	ldr	r3, [pc, #16]	@ (8001958 <__NVIC_GetPriorityGrouping+0x18>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	0a1b      	lsrs	r3, r3, #8
 800194a:	f003 0307 	and.w	r3, r3, #7
}
 800194e:	4618      	mov	r0, r3
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	2b00      	cmp	r3, #0
 800196c:	db0b      	blt.n	8001986 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	f003 021f 	and.w	r2, r3, #31
 8001974:	4906      	ldr	r1, [pc, #24]	@ (8001990 <__NVIC_EnableIRQ+0x34>)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	095b      	lsrs	r3, r3, #5
 800197c:	2001      	movs	r0, #1
 800197e:	fa00 f202 	lsl.w	r2, r0, r2
 8001982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	e000e100 	.word	0xe000e100

08001994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	6039      	str	r1, [r7, #0]
 800199e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	db0a      	blt.n	80019be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	490c      	ldr	r1, [pc, #48]	@ (80019e0 <__NVIC_SetPriority+0x4c>)
 80019ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b2:	0112      	lsls	r2, r2, #4
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	440b      	add	r3, r1
 80019b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019bc:	e00a      	b.n	80019d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	4908      	ldr	r1, [pc, #32]	@ (80019e4 <__NVIC_SetPriority+0x50>)
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	f003 030f 	and.w	r3, r3, #15
 80019ca:	3b04      	subs	r3, #4
 80019cc:	0112      	lsls	r2, r2, #4
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	440b      	add	r3, r1
 80019d2:	761a      	strb	r2, [r3, #24]
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	e000e100 	.word	0xe000e100
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b089      	sub	sp, #36	@ 0x24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	f1c3 0307 	rsb	r3, r3, #7
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	bf28      	it	cs
 8001a06:	2304      	movcs	r3, #4
 8001a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	2b06      	cmp	r3, #6
 8001a10:	d902      	bls.n	8001a18 <NVIC_EncodePriority+0x30>
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3b03      	subs	r3, #3
 8001a16:	e000      	b.n	8001a1a <NVIC_EncodePriority+0x32>
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43da      	mvns	r2, r3
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a30:	f04f 31ff 	mov.w	r1, #4294967295
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3a:	43d9      	mvns	r1, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a40:	4313      	orrs	r3, r2
         );
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3724      	adds	r7, #36	@ 0x24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr

08001a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a5c:	d301      	bcc.n	8001a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00f      	b.n	8001a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a62:	4a0a      	ldr	r2, [pc, #40]	@ (8001a8c <SysTick_Config+0x40>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6a:	210f      	movs	r1, #15
 8001a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a70:	f7ff ff90 	bl	8001994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a74:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <SysTick_Config+0x40>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7a:	4b04      	ldr	r3, [pc, #16]	@ (8001a8c <SysTick_Config+0x40>)
 8001a7c:	2207      	movs	r2, #7
 8001a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	e000e010 	.word	0xe000e010

08001a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff ff2d 	bl	80018f8 <__NVIC_SetPriorityGrouping>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	4603      	mov	r3, r0
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab8:	f7ff ff42 	bl	8001940 <__NVIC_GetPriorityGrouping>
 8001abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	68b9      	ldr	r1, [r7, #8]
 8001ac2:	6978      	ldr	r0, [r7, #20]
 8001ac4:	f7ff ff90 	bl	80019e8 <NVIC_EncodePriority>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff ff5f 	bl	8001994 <__NVIC_SetPriority>
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff ff35 	bl	800195c <__NVIC_EnableIRQ>
}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff ffa2 	bl	8001a4c <SysTick_Config>
 8001b08:	4603      	mov	r3, r0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b085      	sub	sp, #20
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d008      	beq.n	8001b3c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2204      	movs	r2, #4
 8001b2e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e020      	b.n	8001b7e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f022 020e 	bic.w	r2, r2, #14
 8001b4a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f022 0201 	bic.w	r2, r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b64:	2101      	movs	r1, #1
 8001b66:	fa01 f202 	lsl.w	r2, r1, r2
 8001b6a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2200      	movs	r2, #0
 8001b78:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr

08001b88 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b90:	2300      	movs	r3, #0
 8001b92:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d005      	beq.n	8001bac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2204      	movs	r2, #4
 8001ba4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	73fb      	strb	r3, [r7, #15]
 8001baa:	e051      	b.n	8001c50 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f022 020e 	bic.w	r2, r2, #14
 8001bba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f022 0201 	bic.w	r2, r2, #1
 8001bca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a22      	ldr	r2, [pc, #136]	@ (8001c5c <HAL_DMA_Abort_IT+0xd4>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d029      	beq.n	8001c2a <HAL_DMA_Abort_IT+0xa2>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a21      	ldr	r2, [pc, #132]	@ (8001c60 <HAL_DMA_Abort_IT+0xd8>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d022      	beq.n	8001c26 <HAL_DMA_Abort_IT+0x9e>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a1f      	ldr	r2, [pc, #124]	@ (8001c64 <HAL_DMA_Abort_IT+0xdc>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d01a      	beq.n	8001c20 <HAL_DMA_Abort_IT+0x98>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a1e      	ldr	r2, [pc, #120]	@ (8001c68 <HAL_DMA_Abort_IT+0xe0>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d012      	beq.n	8001c1a <HAL_DMA_Abort_IT+0x92>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a1c      	ldr	r2, [pc, #112]	@ (8001c6c <HAL_DMA_Abort_IT+0xe4>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d00a      	beq.n	8001c14 <HAL_DMA_Abort_IT+0x8c>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a1b      	ldr	r2, [pc, #108]	@ (8001c70 <HAL_DMA_Abort_IT+0xe8>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d102      	bne.n	8001c0e <HAL_DMA_Abort_IT+0x86>
 8001c08:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001c0c:	e00e      	b.n	8001c2c <HAL_DMA_Abort_IT+0xa4>
 8001c0e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c12:	e00b      	b.n	8001c2c <HAL_DMA_Abort_IT+0xa4>
 8001c14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c18:	e008      	b.n	8001c2c <HAL_DMA_Abort_IT+0xa4>
 8001c1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c1e:	e005      	b.n	8001c2c <HAL_DMA_Abort_IT+0xa4>
 8001c20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c24:	e002      	b.n	8001c2c <HAL_DMA_Abort_IT+0xa4>
 8001c26:	2310      	movs	r3, #16
 8001c28:	e000      	b.n	8001c2c <HAL_DMA_Abort_IT+0xa4>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	4a11      	ldr	r2, [pc, #68]	@ (8001c74 <HAL_DMA_Abort_IT+0xec>)
 8001c2e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	4798      	blx	r3
    } 
  }
  return status;
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40020008 	.word	0x40020008
 8001c60:	4002001c 	.word	0x4002001c
 8001c64:	40020030 	.word	0x40020030
 8001c68:	40020044 	.word	0x40020044
 8001c6c:	40020058 	.word	0x40020058
 8001c70:	4002006c 	.word	0x4002006c
 8001c74:	40020000 	.word	0x40020000

08001c78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b08b      	sub	sp, #44	@ 0x2c
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c82:	2300      	movs	r3, #0
 8001c84:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c86:	2300      	movs	r3, #0
 8001c88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8a:	e169      	b.n	8001f60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	69fa      	ldr	r2, [r7, #28]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	f040 8158 	bne.w	8001f5a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	4a9a      	ldr	r2, [pc, #616]	@ (8001f18 <HAL_GPIO_Init+0x2a0>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d05e      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001cb4:	4a98      	ldr	r2, [pc, #608]	@ (8001f18 <HAL_GPIO_Init+0x2a0>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d875      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cba:	4a98      	ldr	r2, [pc, #608]	@ (8001f1c <HAL_GPIO_Init+0x2a4>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d058      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001cc0:	4a96      	ldr	r2, [pc, #600]	@ (8001f1c <HAL_GPIO_Init+0x2a4>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d86f      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cc6:	4a96      	ldr	r2, [pc, #600]	@ (8001f20 <HAL_GPIO_Init+0x2a8>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d052      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001ccc:	4a94      	ldr	r2, [pc, #592]	@ (8001f20 <HAL_GPIO_Init+0x2a8>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d869      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cd2:	4a94      	ldr	r2, [pc, #592]	@ (8001f24 <HAL_GPIO_Init+0x2ac>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d04c      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001cd8:	4a92      	ldr	r2, [pc, #584]	@ (8001f24 <HAL_GPIO_Init+0x2ac>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d863      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cde:	4a92      	ldr	r2, [pc, #584]	@ (8001f28 <HAL_GPIO_Init+0x2b0>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d046      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001ce4:	4a90      	ldr	r2, [pc, #576]	@ (8001f28 <HAL_GPIO_Init+0x2b0>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d85d      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cea:	2b12      	cmp	r3, #18
 8001cec:	d82a      	bhi.n	8001d44 <HAL_GPIO_Init+0xcc>
 8001cee:	2b12      	cmp	r3, #18
 8001cf0:	d859      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cf2:	a201      	add	r2, pc, #4	@ (adr r2, 8001cf8 <HAL_GPIO_Init+0x80>)
 8001cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf8:	08001d73 	.word	0x08001d73
 8001cfc:	08001d4d 	.word	0x08001d4d
 8001d00:	08001d5f 	.word	0x08001d5f
 8001d04:	08001da1 	.word	0x08001da1
 8001d08:	08001da7 	.word	0x08001da7
 8001d0c:	08001da7 	.word	0x08001da7
 8001d10:	08001da7 	.word	0x08001da7
 8001d14:	08001da7 	.word	0x08001da7
 8001d18:	08001da7 	.word	0x08001da7
 8001d1c:	08001da7 	.word	0x08001da7
 8001d20:	08001da7 	.word	0x08001da7
 8001d24:	08001da7 	.word	0x08001da7
 8001d28:	08001da7 	.word	0x08001da7
 8001d2c:	08001da7 	.word	0x08001da7
 8001d30:	08001da7 	.word	0x08001da7
 8001d34:	08001da7 	.word	0x08001da7
 8001d38:	08001da7 	.word	0x08001da7
 8001d3c:	08001d55 	.word	0x08001d55
 8001d40:	08001d69 	.word	0x08001d69
 8001d44:	4a79      	ldr	r2, [pc, #484]	@ (8001f2c <HAL_GPIO_Init+0x2b4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d013      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d4a:	e02c      	b.n	8001da6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	623b      	str	r3, [r7, #32]
          break;
 8001d52:	e029      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	3304      	adds	r3, #4
 8001d5a:	623b      	str	r3, [r7, #32]
          break;
 8001d5c:	e024      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	3308      	adds	r3, #8
 8001d64:	623b      	str	r3, [r7, #32]
          break;
 8001d66:	e01f      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	330c      	adds	r3, #12
 8001d6e:	623b      	str	r3, [r7, #32]
          break;
 8001d70:	e01a      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d102      	bne.n	8001d80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	623b      	str	r3, [r7, #32]
          break;
 8001d7e:	e013      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d105      	bne.n	8001d94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d88:	2308      	movs	r3, #8
 8001d8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69fa      	ldr	r2, [r7, #28]
 8001d90:	611a      	str	r2, [r3, #16]
          break;
 8001d92:	e009      	b.n	8001da8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d94:	2308      	movs	r3, #8
 8001d96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69fa      	ldr	r2, [r7, #28]
 8001d9c:	615a      	str	r2, [r3, #20]
          break;
 8001d9e:	e003      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001da0:	2300      	movs	r3, #0
 8001da2:	623b      	str	r3, [r7, #32]
          break;
 8001da4:	e000      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          break;
 8001da6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	2bff      	cmp	r3, #255	@ 0xff
 8001dac:	d801      	bhi.n	8001db2 <HAL_GPIO_Init+0x13a>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	e001      	b.n	8001db6 <HAL_GPIO_Init+0x13e>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3304      	adds	r3, #4
 8001db6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	2bff      	cmp	r3, #255	@ 0xff
 8001dbc:	d802      	bhi.n	8001dc4 <HAL_GPIO_Init+0x14c>
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	e002      	b.n	8001dca <HAL_GPIO_Init+0x152>
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc6:	3b08      	subs	r3, #8
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	210f      	movs	r1, #15
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	401a      	ands	r2, r3
 8001ddc:	6a39      	ldr	r1, [r7, #32]
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	fa01 f303 	lsl.w	r3, r1, r3
 8001de4:	431a      	orrs	r2, r3
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f000 80b1 	beq.w	8001f5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001df8:	4b4d      	ldr	r3, [pc, #308]	@ (8001f30 <HAL_GPIO_Init+0x2b8>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	4a4c      	ldr	r2, [pc, #304]	@ (8001f30 <HAL_GPIO_Init+0x2b8>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	6193      	str	r3, [r2, #24]
 8001e04:	4b4a      	ldr	r3, [pc, #296]	@ (8001f30 <HAL_GPIO_Init+0x2b8>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	60bb      	str	r3, [r7, #8]
 8001e0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e10:	4a48      	ldr	r2, [pc, #288]	@ (8001f34 <HAL_GPIO_Init+0x2bc>)
 8001e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e14:	089b      	lsrs	r3, r3, #2
 8001e16:	3302      	adds	r3, #2
 8001e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e20:	f003 0303 	and.w	r3, r3, #3
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	220f      	movs	r2, #15
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	4013      	ands	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a40      	ldr	r2, [pc, #256]	@ (8001f38 <HAL_GPIO_Init+0x2c0>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d013      	beq.n	8001e64 <HAL_GPIO_Init+0x1ec>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a3f      	ldr	r2, [pc, #252]	@ (8001f3c <HAL_GPIO_Init+0x2c4>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d00d      	beq.n	8001e60 <HAL_GPIO_Init+0x1e8>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a3e      	ldr	r2, [pc, #248]	@ (8001f40 <HAL_GPIO_Init+0x2c8>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d007      	beq.n	8001e5c <HAL_GPIO_Init+0x1e4>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a3d      	ldr	r2, [pc, #244]	@ (8001f44 <HAL_GPIO_Init+0x2cc>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d101      	bne.n	8001e58 <HAL_GPIO_Init+0x1e0>
 8001e54:	2303      	movs	r3, #3
 8001e56:	e006      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e58:	2304      	movs	r3, #4
 8001e5a:	e004      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e002      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e60:	2301      	movs	r3, #1
 8001e62:	e000      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e64:	2300      	movs	r3, #0
 8001e66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e68:	f002 0203 	and.w	r2, r2, #3
 8001e6c:	0092      	lsls	r2, r2, #2
 8001e6e:	4093      	lsls	r3, r2
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e76:	492f      	ldr	r1, [pc, #188]	@ (8001f34 <HAL_GPIO_Init+0x2bc>)
 8001e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7a:	089b      	lsrs	r3, r3, #2
 8001e7c:	3302      	adds	r3, #2
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d006      	beq.n	8001e9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e90:	4b2d      	ldr	r3, [pc, #180]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	492c      	ldr	r1, [pc, #176]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	608b      	str	r3, [r1, #8]
 8001e9c:	e006      	b.n	8001eac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e9e:	4b2a      	ldr	r3, [pc, #168]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	4928      	ldr	r1, [pc, #160]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d006      	beq.n	8001ec6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001eb8:	4b23      	ldr	r3, [pc, #140]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001eba:	68da      	ldr	r2, [r3, #12]
 8001ebc:	4922      	ldr	r1, [pc, #136]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	60cb      	str	r3, [r1, #12]
 8001ec4:	e006      	b.n	8001ed4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ec6:	4b20      	ldr	r3, [pc, #128]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ec8:	68da      	ldr	r2, [r3, #12]
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	491e      	ldr	r1, [pc, #120]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d006      	beq.n	8001eee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ee0:	4b19      	ldr	r3, [pc, #100]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ee2:	685a      	ldr	r2, [r3, #4]
 8001ee4:	4918      	ldr	r1, [pc, #96]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	604b      	str	r3, [r1, #4]
 8001eec:	e006      	b.n	8001efc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001eee:	4b16      	ldr	r3, [pc, #88]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ef0:	685a      	ldr	r2, [r3, #4]
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	4914      	ldr	r1, [pc, #80]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d021      	beq.n	8001f4c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f08:	4b0f      	ldr	r3, [pc, #60]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	490e      	ldr	r1, [pc, #56]	@ (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	600b      	str	r3, [r1, #0]
 8001f14:	e021      	b.n	8001f5a <HAL_GPIO_Init+0x2e2>
 8001f16:	bf00      	nop
 8001f18:	10320000 	.word	0x10320000
 8001f1c:	10310000 	.word	0x10310000
 8001f20:	10220000 	.word	0x10220000
 8001f24:	10210000 	.word	0x10210000
 8001f28:	10120000 	.word	0x10120000
 8001f2c:	10110000 	.word	0x10110000
 8001f30:	40021000 	.word	0x40021000
 8001f34:	40010000 	.word	0x40010000
 8001f38:	40010800 	.word	0x40010800
 8001f3c:	40010c00 	.word	0x40010c00
 8001f40:	40011000 	.word	0x40011000
 8001f44:	40011400 	.word	0x40011400
 8001f48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f7c <HAL_GPIO_Init+0x304>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	43db      	mvns	r3, r3
 8001f54:	4909      	ldr	r1, [pc, #36]	@ (8001f7c <HAL_GPIO_Init+0x304>)
 8001f56:	4013      	ands	r3, r2
 8001f58:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f66:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f47f ae8e 	bne.w	8001c8c <HAL_GPIO_Init+0x14>
  }
}
 8001f70:	bf00      	nop
 8001f72:	bf00      	nop
 8001f74:	372c      	adds	r7, #44	@ 0x2c
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	40010400 	.word	0x40010400

08001f80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	807b      	strh	r3, [r7, #2]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f90:	787b      	ldrb	r3, [r7, #1]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f96:	887a      	ldrh	r2, [r7, #2]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f9c:	e003      	b.n	8001fa6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f9e:	887b      	ldrh	r3, [r7, #2]
 8001fa0:	041a      	lsls	r2, r3, #16
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	611a      	str	r2, [r3, #16]
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fc2:	887a      	ldrh	r2, [r7, #2]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	041a      	lsls	r2, r3, #16
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	43d9      	mvns	r1, r3
 8001fce:	887b      	ldrh	r3, [r7, #2]
 8001fd0:	400b      	ands	r3, r1
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	611a      	str	r2, [r3, #16]
}
 8001fd8:	bf00      	nop
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr
	...

08001fe4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e12b      	b.n	800224e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d106      	bne.n	8002010 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff fb06 	bl	800161c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2224      	movs	r2, #36	@ 0x24
 8002014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 0201 	bic.w	r2, r2, #1
 8002026:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002036:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002046:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002048:	f001 f960 	bl	800330c <HAL_RCC_GetPCLK1Freq>
 800204c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	4a81      	ldr	r2, [pc, #516]	@ (8002258 <HAL_I2C_Init+0x274>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d807      	bhi.n	8002068 <HAL_I2C_Init+0x84>
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	4a80      	ldr	r2, [pc, #512]	@ (800225c <HAL_I2C_Init+0x278>)
 800205c:	4293      	cmp	r3, r2
 800205e:	bf94      	ite	ls
 8002060:	2301      	movls	r3, #1
 8002062:	2300      	movhi	r3, #0
 8002064:	b2db      	uxtb	r3, r3
 8002066:	e006      	b.n	8002076 <HAL_I2C_Init+0x92>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	4a7d      	ldr	r2, [pc, #500]	@ (8002260 <HAL_I2C_Init+0x27c>)
 800206c:	4293      	cmp	r3, r2
 800206e:	bf94      	ite	ls
 8002070:	2301      	movls	r3, #1
 8002072:	2300      	movhi	r3, #0
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e0e7      	b.n	800224e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	4a78      	ldr	r2, [pc, #480]	@ (8002264 <HAL_I2C_Init+0x280>)
 8002082:	fba2 2303 	umull	r2, r3, r2, r3
 8002086:	0c9b      	lsrs	r3, r3, #18
 8002088:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68ba      	ldr	r2, [r7, #8]
 800209a:	430a      	orrs	r2, r1
 800209c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	6a1b      	ldr	r3, [r3, #32]
 80020a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	4a6a      	ldr	r2, [pc, #424]	@ (8002258 <HAL_I2C_Init+0x274>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d802      	bhi.n	80020b8 <HAL_I2C_Init+0xd4>
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	3301      	adds	r3, #1
 80020b6:	e009      	b.n	80020cc <HAL_I2C_Init+0xe8>
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020be:	fb02 f303 	mul.w	r3, r2, r3
 80020c2:	4a69      	ldr	r2, [pc, #420]	@ (8002268 <HAL_I2C_Init+0x284>)
 80020c4:	fba2 2303 	umull	r2, r3, r2, r3
 80020c8:	099b      	lsrs	r3, r3, #6
 80020ca:	3301      	adds	r3, #1
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	6812      	ldr	r2, [r2, #0]
 80020d0:	430b      	orrs	r3, r1
 80020d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80020de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	495c      	ldr	r1, [pc, #368]	@ (8002258 <HAL_I2C_Init+0x274>)
 80020e8:	428b      	cmp	r3, r1
 80020ea:	d819      	bhi.n	8002120 <HAL_I2C_Init+0x13c>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	1e59      	subs	r1, r3, #1
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80020fa:	1c59      	adds	r1, r3, #1
 80020fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002100:	400b      	ands	r3, r1
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00a      	beq.n	800211c <HAL_I2C_Init+0x138>
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	1e59      	subs	r1, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	fbb1 f3f3 	udiv	r3, r1, r3
 8002114:	3301      	adds	r3, #1
 8002116:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800211a:	e051      	b.n	80021c0 <HAL_I2C_Init+0x1dc>
 800211c:	2304      	movs	r3, #4
 800211e:	e04f      	b.n	80021c0 <HAL_I2C_Init+0x1dc>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d111      	bne.n	800214c <HAL_I2C_Init+0x168>
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	1e58      	subs	r0, r3, #1
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6859      	ldr	r1, [r3, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	440b      	add	r3, r1
 8002136:	fbb0 f3f3 	udiv	r3, r0, r3
 800213a:	3301      	adds	r3, #1
 800213c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002140:	2b00      	cmp	r3, #0
 8002142:	bf0c      	ite	eq
 8002144:	2301      	moveq	r3, #1
 8002146:	2300      	movne	r3, #0
 8002148:	b2db      	uxtb	r3, r3
 800214a:	e012      	b.n	8002172 <HAL_I2C_Init+0x18e>
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	1e58      	subs	r0, r3, #1
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6859      	ldr	r1, [r3, #4]
 8002154:	460b      	mov	r3, r1
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	0099      	lsls	r1, r3, #2
 800215c:	440b      	add	r3, r1
 800215e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002162:	3301      	adds	r3, #1
 8002164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002168:	2b00      	cmp	r3, #0
 800216a:	bf0c      	ite	eq
 800216c:	2301      	moveq	r3, #1
 800216e:	2300      	movne	r3, #0
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <HAL_I2C_Init+0x196>
 8002176:	2301      	movs	r3, #1
 8002178:	e022      	b.n	80021c0 <HAL_I2C_Init+0x1dc>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d10e      	bne.n	80021a0 <HAL_I2C_Init+0x1bc>
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	1e58      	subs	r0, r3, #1
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6859      	ldr	r1, [r3, #4]
 800218a:	460b      	mov	r3, r1
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	440b      	add	r3, r1
 8002190:	fbb0 f3f3 	udiv	r3, r0, r3
 8002194:	3301      	adds	r3, #1
 8002196:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800219a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800219e:	e00f      	b.n	80021c0 <HAL_I2C_Init+0x1dc>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	1e58      	subs	r0, r3, #1
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6859      	ldr	r1, [r3, #4]
 80021a8:	460b      	mov	r3, r1
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	440b      	add	r3, r1
 80021ae:	0099      	lsls	r1, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021b6:	3301      	adds	r3, #1
 80021b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80021c0:	6879      	ldr	r1, [r7, #4]
 80021c2:	6809      	ldr	r1, [r1, #0]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	69da      	ldr	r2, [r3, #28]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a1b      	ldr	r3, [r3, #32]
 80021da:	431a      	orrs	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80021ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	6911      	ldr	r1, [r2, #16]
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	68d2      	ldr	r2, [r2, #12]
 80021fa:	4311      	orrs	r1, r2
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	6812      	ldr	r2, [r2, #0]
 8002200:	430b      	orrs	r3, r1
 8002202:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	695a      	ldr	r2, [r3, #20]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f042 0201 	orr.w	r2, r2, #1
 800222e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2220      	movs	r2, #32
 800223a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	000186a0 	.word	0x000186a0
 800225c:	001e847f 	.word	0x001e847f
 8002260:	003d08ff 	.word	0x003d08ff
 8002264:	431bde83 	.word	0x431bde83
 8002268:	10624dd3 	.word	0x10624dd3

0800226c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af02      	add	r7, sp, #8
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	607a      	str	r2, [r7, #4]
 8002276:	461a      	mov	r2, r3
 8002278:	460b      	mov	r3, r1
 800227a:	817b      	strh	r3, [r7, #10]
 800227c:	4613      	mov	r3, r2
 800227e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002280:	f7ff fb0c 	bl	800189c <HAL_GetTick>
 8002284:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b20      	cmp	r3, #32
 8002290:	f040 80e0 	bne.w	8002454 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	2319      	movs	r3, #25
 800229a:	2201      	movs	r2, #1
 800229c:	4970      	ldr	r1, [pc, #448]	@ (8002460 <HAL_I2C_Master_Transmit+0x1f4>)
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	f000 fa92 	bl	80027c8 <I2C_WaitOnFlagUntilTimeout>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022aa:	2302      	movs	r3, #2
 80022ac:	e0d3      	b.n	8002456 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d101      	bne.n	80022bc <HAL_I2C_Master_Transmit+0x50>
 80022b8:	2302      	movs	r3, #2
 80022ba:	e0cc      	b.n	8002456 <HAL_I2C_Master_Transmit+0x1ea>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d007      	beq.n	80022e2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f042 0201 	orr.w	r2, r2, #1
 80022e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2221      	movs	r2, #33	@ 0x21
 80022f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2210      	movs	r2, #16
 80022fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	893a      	ldrh	r2, [r7, #8]
 8002312:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	4a50      	ldr	r2, [pc, #320]	@ (8002464 <HAL_I2C_Master_Transmit+0x1f8>)
 8002322:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002324:	8979      	ldrh	r1, [r7, #10]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	6a3a      	ldr	r2, [r7, #32]
 800232a:	68f8      	ldr	r0, [r7, #12]
 800232c:	f000 f9ca 	bl	80026c4 <I2C_MasterRequestWrite>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e08d      	b.n	8002456 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	695b      	ldr	r3, [r3, #20]
 8002344:	613b      	str	r3, [r7, #16]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	613b      	str	r3, [r7, #16]
 800234e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002350:	e066      	b.n	8002420 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	6a39      	ldr	r1, [r7, #32]
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f000 fb50 	bl	80029fc <I2C_WaitOnTXEFlagUntilTimeout>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00d      	beq.n	800237e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002366:	2b04      	cmp	r3, #4
 8002368:	d107      	bne.n	800237a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002378:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e06b      	b.n	8002456 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002382:	781a      	ldrb	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238e:	1c5a      	adds	r2, r3, #1
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002398:	b29b      	uxth	r3, r3
 800239a:	3b01      	subs	r3, #1
 800239c:	b29a      	uxth	r2, r3
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023a6:	3b01      	subs	r3, #1
 80023a8:	b29a      	uxth	r2, r3
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	2b04      	cmp	r3, #4
 80023ba:	d11b      	bne.n	80023f4 <HAL_I2C_Master_Transmit+0x188>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d017      	beq.n	80023f4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c8:	781a      	ldrb	r2, [r3, #0]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d4:	1c5a      	adds	r2, r3, #1
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023de:	b29b      	uxth	r3, r3
 80023e0:	3b01      	subs	r3, #1
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ec:	3b01      	subs	r3, #1
 80023ee:	b29a      	uxth	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	6a39      	ldr	r1, [r7, #32]
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	f000 fb47 	bl	8002a8c <I2C_WaitOnBTFFlagUntilTimeout>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00d      	beq.n	8002420 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002408:	2b04      	cmp	r3, #4
 800240a:	d107      	bne.n	800241c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800241a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e01a      	b.n	8002456 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002424:	2b00      	cmp	r3, #0
 8002426:	d194      	bne.n	8002352 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002436:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2220      	movs	r2, #32
 800243c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002450:	2300      	movs	r3, #0
 8002452:	e000      	b.n	8002456 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002454:	2302      	movs	r3, #2
  }
}
 8002456:	4618      	mov	r0, r3
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	00100002 	.word	0x00100002
 8002464:	ffff0000 	.word	0xffff0000

08002468 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b08a      	sub	sp, #40	@ 0x28
 800246c:	af02      	add	r7, sp, #8
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	607a      	str	r2, [r7, #4]
 8002472:	603b      	str	r3, [r7, #0]
 8002474:	460b      	mov	r3, r1
 8002476:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002478:	f7ff fa10 	bl	800189c <HAL_GetTick>
 800247c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800247e:	2300      	movs	r3, #0
 8002480:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b20      	cmp	r3, #32
 800248c:	f040 8111 	bne.w	80026b2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	9300      	str	r3, [sp, #0]
 8002494:	2319      	movs	r3, #25
 8002496:	2201      	movs	r2, #1
 8002498:	4988      	ldr	r1, [pc, #544]	@ (80026bc <HAL_I2C_IsDeviceReady+0x254>)
 800249a:	68f8      	ldr	r0, [r7, #12]
 800249c:	f000 f994 	bl	80027c8 <I2C_WaitOnFlagUntilTimeout>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80024a6:	2302      	movs	r3, #2
 80024a8:	e104      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d101      	bne.n	80024b8 <HAL_I2C_IsDeviceReady+0x50>
 80024b4:	2302      	movs	r3, #2
 80024b6:	e0fd      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x24c>
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d007      	beq.n	80024de <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f042 0201 	orr.w	r2, r2, #1
 80024dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2224      	movs	r2, #36	@ 0x24
 80024f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2200      	movs	r2, #0
 80024fa:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	4a70      	ldr	r2, [pc, #448]	@ (80026c0 <HAL_I2C_IsDeviceReady+0x258>)
 8002500:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002510:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	2200      	movs	r2, #0
 800251a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f000 f952 	bl	80027c8 <I2C_WaitOnFlagUntilTimeout>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d00d      	beq.n	8002546 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002534:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002538:	d103      	bne.n	8002542 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002540:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e0b6      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002546:	897b      	ldrh	r3, [r7, #10]
 8002548:	b2db      	uxtb	r3, r3
 800254a:	461a      	mov	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002554:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002556:	f7ff f9a1 	bl	800189c <HAL_GetTick>
 800255a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b02      	cmp	r3, #2
 8002568:	bf0c      	ite	eq
 800256a:	2301      	moveq	r3, #1
 800256c:	2300      	movne	r3, #0
 800256e:	b2db      	uxtb	r3, r3
 8002570:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800257c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002580:	bf0c      	ite	eq
 8002582:	2301      	moveq	r3, #1
 8002584:	2300      	movne	r3, #0
 8002586:	b2db      	uxtb	r3, r3
 8002588:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800258a:	e025      	b.n	80025d8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800258c:	f7ff f986 	bl	800189c <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	429a      	cmp	r2, r3
 800259a:	d302      	bcc.n	80025a2 <HAL_I2C_IsDeviceReady+0x13a>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d103      	bne.n	80025aa <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	22a0      	movs	r2, #160	@ 0xa0
 80025a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	695b      	ldr	r3, [r3, #20]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	bf0c      	ite	eq
 80025b8:	2301      	moveq	r3, #1
 80025ba:	2300      	movne	r3, #0
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025ce:	bf0c      	ite	eq
 80025d0:	2301      	moveq	r3, #1
 80025d2:	2300      	movne	r3, #0
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2ba0      	cmp	r3, #160	@ 0xa0
 80025e2:	d005      	beq.n	80025f0 <HAL_I2C_IsDeviceReady+0x188>
 80025e4:	7dfb      	ldrb	r3, [r7, #23]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d102      	bne.n	80025f0 <HAL_I2C_IsDeviceReady+0x188>
 80025ea:	7dbb      	ldrb	r3, [r7, #22]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d0cd      	beq.n	800258c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2220      	movs	r2, #32
 80025f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b02      	cmp	r3, #2
 8002604:	d129      	bne.n	800265a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002614:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002616:	2300      	movs	r3, #0
 8002618:	613b      	str	r3, [r7, #16]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	613b      	str	r3, [r7, #16]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	613b      	str	r3, [r7, #16]
 800262a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	2319      	movs	r3, #25
 8002632:	2201      	movs	r2, #1
 8002634:	4921      	ldr	r1, [pc, #132]	@ (80026bc <HAL_I2C_IsDeviceReady+0x254>)
 8002636:	68f8      	ldr	r0, [r7, #12]
 8002638:	f000 f8c6 	bl	80027c8 <I2C_WaitOnFlagUntilTimeout>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e036      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2220      	movs	r2, #32
 800264a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002656:	2300      	movs	r3, #0
 8002658:	e02c      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002668:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002672:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	2319      	movs	r3, #25
 800267a:	2201      	movs	r2, #1
 800267c:	490f      	ldr	r1, [pc, #60]	@ (80026bc <HAL_I2C_IsDeviceReady+0x254>)
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f000 f8a2 	bl	80027c8 <I2C_WaitOnFlagUntilTimeout>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e012      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	3301      	adds	r3, #1
 8002692:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	429a      	cmp	r2, r3
 800269a:	f4ff af32 	bcc.w	8002502 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2220      	movs	r2, #32
 80026a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e000      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80026b2:	2302      	movs	r3, #2
  }
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3720      	adds	r7, #32
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	00100002 	.word	0x00100002
 80026c0:	ffff0000 	.word	0xffff0000

080026c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af02      	add	r7, sp, #8
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	607a      	str	r2, [r7, #4]
 80026ce:	603b      	str	r3, [r7, #0]
 80026d0:	460b      	mov	r3, r1
 80026d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d006      	beq.n	80026ee <I2C_MasterRequestWrite+0x2a>
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d003      	beq.n	80026ee <I2C_MasterRequestWrite+0x2a>
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80026ec:	d108      	bne.n	8002700 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	e00b      	b.n	8002718 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002704:	2b12      	cmp	r3, #18
 8002706:	d107      	bne.n	8002718 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002716:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 f84f 	bl	80027c8 <I2C_WaitOnFlagUntilTimeout>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d00d      	beq.n	800274c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800273a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800273e:	d103      	bne.n	8002748 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002746:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e035      	b.n	80027b8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002754:	d108      	bne.n	8002768 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002756:	897b      	ldrh	r3, [r7, #10]
 8002758:	b2db      	uxtb	r3, r3
 800275a:	461a      	mov	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002764:	611a      	str	r2, [r3, #16]
 8002766:	e01b      	b.n	80027a0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002768:	897b      	ldrh	r3, [r7, #10]
 800276a:	11db      	asrs	r3, r3, #7
 800276c:	b2db      	uxtb	r3, r3
 800276e:	f003 0306 	and.w	r3, r3, #6
 8002772:	b2db      	uxtb	r3, r3
 8002774:	f063 030f 	orn	r3, r3, #15
 8002778:	b2da      	uxtb	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	490e      	ldr	r1, [pc, #56]	@ (80027c0 <I2C_MasterRequestWrite+0xfc>)
 8002786:	68f8      	ldr	r0, [r7, #12]
 8002788:	f000 f898 	bl	80028bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e010      	b.n	80027b8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002796:	897b      	ldrh	r3, [r7, #10]
 8002798:	b2da      	uxtb	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	4907      	ldr	r1, [pc, #28]	@ (80027c4 <I2C_MasterRequestWrite+0x100>)
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f000 f888 	bl	80028bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e000      	b.n	80027b8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	00010008 	.word	0x00010008
 80027c4:	00010002 	.word	0x00010002

080027c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	603b      	str	r3, [r7, #0]
 80027d4:	4613      	mov	r3, r2
 80027d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027d8:	e048      	b.n	800286c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e0:	d044      	beq.n	800286c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027e2:	f7ff f85b 	bl	800189c <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d302      	bcc.n	80027f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d139      	bne.n	800286c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	0c1b      	lsrs	r3, r3, #16
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d10d      	bne.n	800281e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	695b      	ldr	r3, [r3, #20]
 8002808:	43da      	mvns	r2, r3
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	4013      	ands	r3, r2
 800280e:	b29b      	uxth	r3, r3
 8002810:	2b00      	cmp	r3, #0
 8002812:	bf0c      	ite	eq
 8002814:	2301      	moveq	r3, #1
 8002816:	2300      	movne	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	461a      	mov	r2, r3
 800281c:	e00c      	b.n	8002838 <I2C_WaitOnFlagUntilTimeout+0x70>
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	43da      	mvns	r2, r3
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	4013      	ands	r3, r2
 800282a:	b29b      	uxth	r3, r3
 800282c:	2b00      	cmp	r3, #0
 800282e:	bf0c      	ite	eq
 8002830:	2301      	moveq	r3, #1
 8002832:	2300      	movne	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	461a      	mov	r2, r3
 8002838:	79fb      	ldrb	r3, [r7, #7]
 800283a:	429a      	cmp	r2, r3
 800283c:	d116      	bne.n	800286c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2200      	movs	r2, #0
 8002842:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2220      	movs	r2, #32
 8002848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2200      	movs	r2, #0
 8002850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002858:	f043 0220 	orr.w	r2, r3, #32
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e023      	b.n	80028b4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	0c1b      	lsrs	r3, r3, #16
 8002870:	b2db      	uxtb	r3, r3
 8002872:	2b01      	cmp	r3, #1
 8002874:	d10d      	bne.n	8002892 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	43da      	mvns	r2, r3
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	4013      	ands	r3, r2
 8002882:	b29b      	uxth	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	bf0c      	ite	eq
 8002888:	2301      	moveq	r3, #1
 800288a:	2300      	movne	r3, #0
 800288c:	b2db      	uxtb	r3, r3
 800288e:	461a      	mov	r2, r3
 8002890:	e00c      	b.n	80028ac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	43da      	mvns	r2, r3
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	4013      	ands	r3, r2
 800289e:	b29b      	uxth	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	bf0c      	ite	eq
 80028a4:	2301      	moveq	r3, #1
 80028a6:	2300      	movne	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	461a      	mov	r2, r3
 80028ac:	79fb      	ldrb	r3, [r7, #7]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d093      	beq.n	80027da <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
 80028c8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028ca:	e071      	b.n	80029b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028da:	d123      	bne.n	8002924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028ea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80028f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2220      	movs	r2, #32
 8002900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002910:	f043 0204 	orr.w	r2, r3, #4
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e067      	b.n	80029f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292a:	d041      	beq.n	80029b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800292c:	f7fe ffb6 	bl	800189c <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	429a      	cmp	r2, r3
 800293a:	d302      	bcc.n	8002942 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d136      	bne.n	80029b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	0c1b      	lsrs	r3, r3, #16
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b01      	cmp	r3, #1
 800294a:	d10c      	bne.n	8002966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	43da      	mvns	r2, r3
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	4013      	ands	r3, r2
 8002958:	b29b      	uxth	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	bf14      	ite	ne
 800295e:	2301      	movne	r3, #1
 8002960:	2300      	moveq	r3, #0
 8002962:	b2db      	uxtb	r3, r3
 8002964:	e00b      	b.n	800297e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	43da      	mvns	r2, r3
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	4013      	ands	r3, r2
 8002972:	b29b      	uxth	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	bf14      	ite	ne
 8002978:	2301      	movne	r3, #1
 800297a:	2300      	moveq	r3, #0
 800297c:	b2db      	uxtb	r3, r3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d016      	beq.n	80029b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2220      	movs	r2, #32
 800298c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299c:	f043 0220 	orr.w	r2, r3, #32
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e021      	b.n	80029f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	0c1b      	lsrs	r3, r3, #16
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d10c      	bne.n	80029d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	695b      	ldr	r3, [r3, #20]
 80029c0:	43da      	mvns	r2, r3
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	4013      	ands	r3, r2
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	bf14      	ite	ne
 80029cc:	2301      	movne	r3, #1
 80029ce:	2300      	moveq	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	e00b      	b.n	80029ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	43da      	mvns	r2, r3
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	4013      	ands	r3, r2
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	bf14      	ite	ne
 80029e6:	2301      	movne	r3, #1
 80029e8:	2300      	moveq	r3, #0
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f47f af6d 	bne.w	80028cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3710      	adds	r7, #16
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a08:	e034      	b.n	8002a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 f886 	bl	8002b1c <I2C_IsAcknowledgeFailed>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e034      	b.n	8002a84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a20:	d028      	beq.n	8002a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a22:	f7fe ff3b 	bl	800189c <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d302      	bcc.n	8002a38 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d11d      	bne.n	8002a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a42:	2b80      	cmp	r3, #128	@ 0x80
 8002a44:	d016      	beq.n	8002a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a60:	f043 0220 	orr.w	r2, r3, #32
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e007      	b.n	8002a84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	695b      	ldr	r3, [r3, #20]
 8002a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a7e:	2b80      	cmp	r3, #128	@ 0x80
 8002a80:	d1c3      	bne.n	8002a0a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a98:	e034      	b.n	8002b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 f83e 	bl	8002b1c <I2C_IsAcknowledgeFailed>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e034      	b.n	8002b14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab0:	d028      	beq.n	8002b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab2:	f7fe fef3 	bl	800189c <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	68ba      	ldr	r2, [r7, #8]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d302      	bcc.n	8002ac8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d11d      	bne.n	8002b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	f003 0304 	and.w	r3, r3, #4
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	d016      	beq.n	8002b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2220      	movs	r2, #32
 8002ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af0:	f043 0220 	orr.w	r2, r3, #32
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e007      	b.n	8002b14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d1c3      	bne.n	8002a9a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	695b      	ldr	r3, [r3, #20]
 8002b2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b32:	d11b      	bne.n	8002b6c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b3c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2220      	movs	r2, #32
 8002b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b58:	f043 0204 	orr.w	r2, r3, #4
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e000      	b.n	8002b6e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr

08002b78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e272      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f000 8087 	beq.w	8002ca6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b98:	4b92      	ldr	r3, [pc, #584]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f003 030c 	and.w	r3, r3, #12
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d00c      	beq.n	8002bbe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ba4:	4b8f      	ldr	r3, [pc, #572]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 030c 	and.w	r3, r3, #12
 8002bac:	2b08      	cmp	r3, #8
 8002bae:	d112      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x5e>
 8002bb0:	4b8c      	ldr	r3, [pc, #560]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bbc:	d10b      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bbe:	4b89      	ldr	r3, [pc, #548]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d06c      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x12c>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d168      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e24c      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bde:	d106      	bne.n	8002bee <HAL_RCC_OscConfig+0x76>
 8002be0:	4b80      	ldr	r3, [pc, #512]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a7f      	ldr	r2, [pc, #508]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002be6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bea:	6013      	str	r3, [r2, #0]
 8002bec:	e02e      	b.n	8002c4c <HAL_RCC_OscConfig+0xd4>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10c      	bne.n	8002c10 <HAL_RCC_OscConfig+0x98>
 8002bf6:	4b7b      	ldr	r3, [pc, #492]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a7a      	ldr	r2, [pc, #488]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002bfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c00:	6013      	str	r3, [r2, #0]
 8002c02:	4b78      	ldr	r3, [pc, #480]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a77      	ldr	r2, [pc, #476]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c08:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c0c:	6013      	str	r3, [r2, #0]
 8002c0e:	e01d      	b.n	8002c4c <HAL_RCC_OscConfig+0xd4>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c18:	d10c      	bne.n	8002c34 <HAL_RCC_OscConfig+0xbc>
 8002c1a:	4b72      	ldr	r3, [pc, #456]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a71      	ldr	r2, [pc, #452]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c24:	6013      	str	r3, [r2, #0]
 8002c26:	4b6f      	ldr	r3, [pc, #444]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a6e      	ldr	r2, [pc, #440]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c30:	6013      	str	r3, [r2, #0]
 8002c32:	e00b      	b.n	8002c4c <HAL_RCC_OscConfig+0xd4>
 8002c34:	4b6b      	ldr	r3, [pc, #428]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a6a      	ldr	r2, [pc, #424]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c3e:	6013      	str	r3, [r2, #0]
 8002c40:	4b68      	ldr	r3, [pc, #416]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a67      	ldr	r2, [pc, #412]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c4a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d013      	beq.n	8002c7c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c54:	f7fe fe22 	bl	800189c <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c5c:	f7fe fe1e 	bl	800189c <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b64      	cmp	r3, #100	@ 0x64
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e200      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c6e:	4b5d      	ldr	r3, [pc, #372]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d0f0      	beq.n	8002c5c <HAL_RCC_OscConfig+0xe4>
 8002c7a:	e014      	b.n	8002ca6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7c:	f7fe fe0e 	bl	800189c <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c84:	f7fe fe0a 	bl	800189c <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b64      	cmp	r3, #100	@ 0x64
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e1ec      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c96:	4b53      	ldr	r3, [pc, #332]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1f0      	bne.n	8002c84 <HAL_RCC_OscConfig+0x10c>
 8002ca2:	e000      	b.n	8002ca6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ca4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0302 	and.w	r3, r3, #2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d063      	beq.n	8002d7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cb2:	4b4c      	ldr	r3, [pc, #304]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f003 030c 	and.w	r3, r3, #12
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00b      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002cbe:	4b49      	ldr	r3, [pc, #292]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f003 030c 	and.w	r3, r3, #12
 8002cc6:	2b08      	cmp	r3, #8
 8002cc8:	d11c      	bne.n	8002d04 <HAL_RCC_OscConfig+0x18c>
 8002cca:	4b46      	ldr	r3, [pc, #280]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d116      	bne.n	8002d04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cd6:	4b43      	ldr	r3, [pc, #268]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d005      	beq.n	8002cee <HAL_RCC_OscConfig+0x176>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d001      	beq.n	8002cee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e1c0      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cee:	4b3d      	ldr	r3, [pc, #244]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	00db      	lsls	r3, r3, #3
 8002cfc:	4939      	ldr	r1, [pc, #228]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d02:	e03a      	b.n	8002d7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	691b      	ldr	r3, [r3, #16]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d020      	beq.n	8002d4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d0c:	4b36      	ldr	r3, [pc, #216]	@ (8002de8 <HAL_RCC_OscConfig+0x270>)
 8002d0e:	2201      	movs	r2, #1
 8002d10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d12:	f7fe fdc3 	bl	800189c <HAL_GetTick>
 8002d16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d18:	e008      	b.n	8002d2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d1a:	f7fe fdbf 	bl	800189c <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d901      	bls.n	8002d2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e1a1      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d0f0      	beq.n	8002d1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d38:	4b2a      	ldr	r3, [pc, #168]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	00db      	lsls	r3, r3, #3
 8002d46:	4927      	ldr	r1, [pc, #156]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	600b      	str	r3, [r1, #0]
 8002d4c:	e015      	b.n	8002d7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d4e:	4b26      	ldr	r3, [pc, #152]	@ (8002de8 <HAL_RCC_OscConfig+0x270>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d54:	f7fe fda2 	bl	800189c <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d5c:	f7fe fd9e 	bl	800189c <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e180      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f0      	bne.n	8002d5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d03a      	beq.n	8002dfc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d019      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d8e:	4b17      	ldr	r3, [pc, #92]	@ (8002dec <HAL_RCC_OscConfig+0x274>)
 8002d90:	2201      	movs	r2, #1
 8002d92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d94:	f7fe fd82 	bl	800189c <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d9c:	f7fe fd7e 	bl	800189c <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e160      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dae:	4b0d      	ldr	r3, [pc, #52]	@ (8002de4 <HAL_RCC_OscConfig+0x26c>)
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d0f0      	beq.n	8002d9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002dba:	2001      	movs	r0, #1
 8002dbc:	f000 face 	bl	800335c <RCC_Delay>
 8002dc0:	e01c      	b.n	8002dfc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dec <HAL_RCC_OscConfig+0x274>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc8:	f7fe fd68 	bl	800189c <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dce:	e00f      	b.n	8002df0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dd0:	f7fe fd64 	bl	800189c <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d908      	bls.n	8002df0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e146      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
 8002de2:	bf00      	nop
 8002de4:	40021000 	.word	0x40021000
 8002de8:	42420000 	.word	0x42420000
 8002dec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df0:	4b92      	ldr	r3, [pc, #584]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df4:	f003 0302 	and.w	r3, r3, #2
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1e9      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0304 	and.w	r3, r3, #4
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 80a6 	beq.w	8002f56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e0e:	4b8b      	ldr	r3, [pc, #556]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002e10:	69db      	ldr	r3, [r3, #28]
 8002e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10d      	bne.n	8002e36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e1a:	4b88      	ldr	r3, [pc, #544]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002e1c:	69db      	ldr	r3, [r3, #28]
 8002e1e:	4a87      	ldr	r2, [pc, #540]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002e20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e24:	61d3      	str	r3, [r2, #28]
 8002e26:	4b85      	ldr	r3, [pc, #532]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002e28:	69db      	ldr	r3, [r3, #28]
 8002e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e2e:	60bb      	str	r3, [r7, #8]
 8002e30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e32:	2301      	movs	r3, #1
 8002e34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e36:	4b82      	ldr	r3, [pc, #520]	@ (8003040 <HAL_RCC_OscConfig+0x4c8>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d118      	bne.n	8002e74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e42:	4b7f      	ldr	r3, [pc, #508]	@ (8003040 <HAL_RCC_OscConfig+0x4c8>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a7e      	ldr	r2, [pc, #504]	@ (8003040 <HAL_RCC_OscConfig+0x4c8>)
 8002e48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e4e:	f7fe fd25 	bl	800189c <HAL_GetTick>
 8002e52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e54:	e008      	b.n	8002e68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e56:	f7fe fd21 	bl	800189c <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b64      	cmp	r3, #100	@ 0x64
 8002e62:	d901      	bls.n	8002e68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e103      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e68:	4b75      	ldr	r3, [pc, #468]	@ (8003040 <HAL_RCC_OscConfig+0x4c8>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0f0      	beq.n	8002e56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d106      	bne.n	8002e8a <HAL_RCC_OscConfig+0x312>
 8002e7c:	4b6f      	ldr	r3, [pc, #444]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
 8002e80:	4a6e      	ldr	r2, [pc, #440]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002e82:	f043 0301 	orr.w	r3, r3, #1
 8002e86:	6213      	str	r3, [r2, #32]
 8002e88:	e02d      	b.n	8002ee6 <HAL_RCC_OscConfig+0x36e>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10c      	bne.n	8002eac <HAL_RCC_OscConfig+0x334>
 8002e92:	4b6a      	ldr	r3, [pc, #424]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	4a69      	ldr	r2, [pc, #420]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002e98:	f023 0301 	bic.w	r3, r3, #1
 8002e9c:	6213      	str	r3, [r2, #32]
 8002e9e:	4b67      	ldr	r3, [pc, #412]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002ea0:	6a1b      	ldr	r3, [r3, #32]
 8002ea2:	4a66      	ldr	r2, [pc, #408]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002ea4:	f023 0304 	bic.w	r3, r3, #4
 8002ea8:	6213      	str	r3, [r2, #32]
 8002eaa:	e01c      	b.n	8002ee6 <HAL_RCC_OscConfig+0x36e>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	2b05      	cmp	r3, #5
 8002eb2:	d10c      	bne.n	8002ece <HAL_RCC_OscConfig+0x356>
 8002eb4:	4b61      	ldr	r3, [pc, #388]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	4a60      	ldr	r2, [pc, #384]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002eba:	f043 0304 	orr.w	r3, r3, #4
 8002ebe:	6213      	str	r3, [r2, #32]
 8002ec0:	4b5e      	ldr	r3, [pc, #376]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002ec2:	6a1b      	ldr	r3, [r3, #32]
 8002ec4:	4a5d      	ldr	r2, [pc, #372]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002ec6:	f043 0301 	orr.w	r3, r3, #1
 8002eca:	6213      	str	r3, [r2, #32]
 8002ecc:	e00b      	b.n	8002ee6 <HAL_RCC_OscConfig+0x36e>
 8002ece:	4b5b      	ldr	r3, [pc, #364]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
 8002ed2:	4a5a      	ldr	r2, [pc, #360]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002ed4:	f023 0301 	bic.w	r3, r3, #1
 8002ed8:	6213      	str	r3, [r2, #32]
 8002eda:	4b58      	ldr	r3, [pc, #352]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	4a57      	ldr	r2, [pc, #348]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002ee0:	f023 0304 	bic.w	r3, r3, #4
 8002ee4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d015      	beq.n	8002f1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eee:	f7fe fcd5 	bl	800189c <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ef4:	e00a      	b.n	8002f0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ef6:	f7fe fcd1 	bl	800189c <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e0b1      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f0c:	4b4b      	ldr	r3, [pc, #300]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002f0e:	6a1b      	ldr	r3, [r3, #32]
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0ee      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x37e>
 8002f18:	e014      	b.n	8002f44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f1a:	f7fe fcbf 	bl	800189c <HAL_GetTick>
 8002f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f20:	e00a      	b.n	8002f38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f22:	f7fe fcbb 	bl	800189c <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d901      	bls.n	8002f38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e09b      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f38:	4b40      	ldr	r3, [pc, #256]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1ee      	bne.n	8002f22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f44:	7dfb      	ldrb	r3, [r7, #23]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d105      	bne.n	8002f56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f4a:	4b3c      	ldr	r3, [pc, #240]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002f4c:	69db      	ldr	r3, [r3, #28]
 8002f4e:	4a3b      	ldr	r2, [pc, #236]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002f50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f000 8087 	beq.w	800306e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f60:	4b36      	ldr	r3, [pc, #216]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f003 030c 	and.w	r3, r3, #12
 8002f68:	2b08      	cmp	r3, #8
 8002f6a:	d061      	beq.n	8003030 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	69db      	ldr	r3, [r3, #28]
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d146      	bne.n	8003002 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f74:	4b33      	ldr	r3, [pc, #204]	@ (8003044 <HAL_RCC_OscConfig+0x4cc>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7a:	f7fe fc8f 	bl	800189c <HAL_GetTick>
 8002f7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f80:	e008      	b.n	8002f94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f82:	f7fe fc8b 	bl	800189c <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e06d      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f94:	4b29      	ldr	r3, [pc, #164]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d1f0      	bne.n	8002f82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fa8:	d108      	bne.n	8002fbc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002faa:	4b24      	ldr	r3, [pc, #144]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	4921      	ldr	r1, [pc, #132]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a19      	ldr	r1, [r3, #32]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fcc:	430b      	orrs	r3, r1
 8002fce:	491b      	ldr	r1, [pc, #108]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8003044 <HAL_RCC_OscConfig+0x4cc>)
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fda:	f7fe fc5f 	bl	800189c <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002fe0:	e008      	b.n	8002ff4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fe2:	f7fe fc5b 	bl	800189c <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d901      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e03d      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ff4:	4b11      	ldr	r3, [pc, #68]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d0f0      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x46a>
 8003000:	e035      	b.n	800306e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003002:	4b10      	ldr	r3, [pc, #64]	@ (8003044 <HAL_RCC_OscConfig+0x4cc>)
 8003004:	2200      	movs	r2, #0
 8003006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003008:	f7fe fc48 	bl	800189c <HAL_GetTick>
 800300c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800300e:	e008      	b.n	8003022 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003010:	f7fe fc44 	bl	800189c <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e026      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003022:	4b06      	ldr	r3, [pc, #24]	@ (800303c <HAL_RCC_OscConfig+0x4c4>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1f0      	bne.n	8003010 <HAL_RCC_OscConfig+0x498>
 800302e:	e01e      	b.n	800306e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	69db      	ldr	r3, [r3, #28]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d107      	bne.n	8003048 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e019      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
 800303c:	40021000 	.word	0x40021000
 8003040:	40007000 	.word	0x40007000
 8003044:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003048:	4b0b      	ldr	r3, [pc, #44]	@ (8003078 <HAL_RCC_OscConfig+0x500>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	429a      	cmp	r2, r3
 800305a:	d106      	bne.n	800306a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003066:	429a      	cmp	r2, r3
 8003068:	d001      	beq.n	800306e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e000      	b.n	8003070 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800306e:	2300      	movs	r3, #0
}
 8003070:	4618      	mov	r0, r3
 8003072:	3718      	adds	r7, #24
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	40021000 	.word	0x40021000

0800307c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e0d0      	b.n	8003232 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003090:	4b6a      	ldr	r3, [pc, #424]	@ (800323c <HAL_RCC_ClockConfig+0x1c0>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	683a      	ldr	r2, [r7, #0]
 800309a:	429a      	cmp	r2, r3
 800309c:	d910      	bls.n	80030c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800309e:	4b67      	ldr	r3, [pc, #412]	@ (800323c <HAL_RCC_ClockConfig+0x1c0>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f023 0207 	bic.w	r2, r3, #7
 80030a6:	4965      	ldr	r1, [pc, #404]	@ (800323c <HAL_RCC_ClockConfig+0x1c0>)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ae:	4b63      	ldr	r3, [pc, #396]	@ (800323c <HAL_RCC_ClockConfig+0x1c0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0307 	and.w	r3, r3, #7
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d001      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e0b8      	b.n	8003232 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d020      	beq.n	800310e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0304 	and.w	r3, r3, #4
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030d8:	4b59      	ldr	r3, [pc, #356]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	4a58      	ldr	r2, [pc, #352]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 80030de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80030e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0308 	and.w	r3, r3, #8
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d005      	beq.n	80030fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030f0:	4b53      	ldr	r3, [pc, #332]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	4a52      	ldr	r2, [pc, #328]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 80030f6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80030fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030fc:	4b50      	ldr	r3, [pc, #320]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	494d      	ldr	r1, [pc, #308]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 800310a:	4313      	orrs	r3, r2
 800310c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	d040      	beq.n	800319c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	2b01      	cmp	r3, #1
 8003120:	d107      	bne.n	8003132 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003122:	4b47      	ldr	r3, [pc, #284]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d115      	bne.n	800315a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e07f      	b.n	8003232 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	2b02      	cmp	r3, #2
 8003138:	d107      	bne.n	800314a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800313a:	4b41      	ldr	r3, [pc, #260]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d109      	bne.n	800315a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e073      	b.n	8003232 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800314a:	4b3d      	ldr	r3, [pc, #244]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e06b      	b.n	8003232 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800315a:	4b39      	ldr	r3, [pc, #228]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f023 0203 	bic.w	r2, r3, #3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	4936      	ldr	r1, [pc, #216]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 8003168:	4313      	orrs	r3, r2
 800316a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800316c:	f7fe fb96 	bl	800189c <HAL_GetTick>
 8003170:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003172:	e00a      	b.n	800318a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003174:	f7fe fb92 	bl	800189c <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003182:	4293      	cmp	r3, r2
 8003184:	d901      	bls.n	800318a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e053      	b.n	8003232 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800318a:	4b2d      	ldr	r3, [pc, #180]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f003 020c 	and.w	r2, r3, #12
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	429a      	cmp	r2, r3
 800319a:	d1eb      	bne.n	8003174 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800319c:	4b27      	ldr	r3, [pc, #156]	@ (800323c <HAL_RCC_ClockConfig+0x1c0>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0307 	and.w	r3, r3, #7
 80031a4:	683a      	ldr	r2, [r7, #0]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d210      	bcs.n	80031cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031aa:	4b24      	ldr	r3, [pc, #144]	@ (800323c <HAL_RCC_ClockConfig+0x1c0>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f023 0207 	bic.w	r2, r3, #7
 80031b2:	4922      	ldr	r1, [pc, #136]	@ (800323c <HAL_RCC_ClockConfig+0x1c0>)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ba:	4b20      	ldr	r3, [pc, #128]	@ (800323c <HAL_RCC_ClockConfig+0x1c0>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0307 	and.w	r3, r3, #7
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d001      	beq.n	80031cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e032      	b.n	8003232 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0304 	and.w	r3, r3, #4
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d008      	beq.n	80031ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031d8:	4b19      	ldr	r3, [pc, #100]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	4916      	ldr	r1, [pc, #88]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0308 	and.w	r3, r3, #8
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d009      	beq.n	800320a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031f6:	4b12      	ldr	r3, [pc, #72]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	00db      	lsls	r3, r3, #3
 8003204:	490e      	ldr	r1, [pc, #56]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 8003206:	4313      	orrs	r3, r2
 8003208:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800320a:	f000 f821 	bl	8003250 <HAL_RCC_GetSysClockFreq>
 800320e:	4602      	mov	r2, r0
 8003210:	4b0b      	ldr	r3, [pc, #44]	@ (8003240 <HAL_RCC_ClockConfig+0x1c4>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	091b      	lsrs	r3, r3, #4
 8003216:	f003 030f 	and.w	r3, r3, #15
 800321a:	490a      	ldr	r1, [pc, #40]	@ (8003244 <HAL_RCC_ClockConfig+0x1c8>)
 800321c:	5ccb      	ldrb	r3, [r1, r3]
 800321e:	fa22 f303 	lsr.w	r3, r2, r3
 8003222:	4a09      	ldr	r2, [pc, #36]	@ (8003248 <HAL_RCC_ClockConfig+0x1cc>)
 8003224:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003226:	4b09      	ldr	r3, [pc, #36]	@ (800324c <HAL_RCC_ClockConfig+0x1d0>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4618      	mov	r0, r3
 800322c:	f7fe faf4 	bl	8001818 <HAL_InitTick>

  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	40022000 	.word	0x40022000
 8003240:	40021000 	.word	0x40021000
 8003244:	0800506c 	.word	0x0800506c
 8003248:	20000008 	.word	0x20000008
 800324c:	2000000c 	.word	0x2000000c

08003250 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003250:	b480      	push	{r7}
 8003252:	b087      	sub	sp, #28
 8003254:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003256:	2300      	movs	r3, #0
 8003258:	60fb      	str	r3, [r7, #12]
 800325a:	2300      	movs	r3, #0
 800325c:	60bb      	str	r3, [r7, #8]
 800325e:	2300      	movs	r3, #0
 8003260:	617b      	str	r3, [r7, #20]
 8003262:	2300      	movs	r3, #0
 8003264:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003266:	2300      	movs	r3, #0
 8003268:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800326a:	4b1e      	ldr	r3, [pc, #120]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f003 030c 	and.w	r3, r3, #12
 8003276:	2b04      	cmp	r3, #4
 8003278:	d002      	beq.n	8003280 <HAL_RCC_GetSysClockFreq+0x30>
 800327a:	2b08      	cmp	r3, #8
 800327c:	d003      	beq.n	8003286 <HAL_RCC_GetSysClockFreq+0x36>
 800327e:	e027      	b.n	80032d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003280:	4b19      	ldr	r3, [pc, #100]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003282:	613b      	str	r3, [r7, #16]
      break;
 8003284:	e027      	b.n	80032d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	0c9b      	lsrs	r3, r3, #18
 800328a:	f003 030f 	and.w	r3, r3, #15
 800328e:	4a17      	ldr	r2, [pc, #92]	@ (80032ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8003290:	5cd3      	ldrb	r3, [r2, r3]
 8003292:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d010      	beq.n	80032c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800329e:	4b11      	ldr	r3, [pc, #68]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	0c5b      	lsrs	r3, r3, #17
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	4a11      	ldr	r2, [pc, #68]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80032aa:	5cd3      	ldrb	r3, [r2, r3]
 80032ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a0d      	ldr	r2, [pc, #52]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80032b2:	fb03 f202 	mul.w	r2, r3, r2
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032bc:	617b      	str	r3, [r7, #20]
 80032be:	e004      	b.n	80032ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a0c      	ldr	r2, [pc, #48]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80032c4:	fb02 f303 	mul.w	r3, r2, r3
 80032c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	613b      	str	r3, [r7, #16]
      break;
 80032ce:	e002      	b.n	80032d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032d0:	4b05      	ldr	r3, [pc, #20]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80032d2:	613b      	str	r3, [r7, #16]
      break;
 80032d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032d6:	693b      	ldr	r3, [r7, #16]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	371c      	adds	r7, #28
 80032dc:	46bd      	mov	sp, r7
 80032de:	bc80      	pop	{r7}
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	40021000 	.word	0x40021000
 80032e8:	007a1200 	.word	0x007a1200
 80032ec:	08005084 	.word	0x08005084
 80032f0:	08005094 	.word	0x08005094
 80032f4:	003d0900 	.word	0x003d0900

080032f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032fc:	4b02      	ldr	r3, [pc, #8]	@ (8003308 <HAL_RCC_GetHCLKFreq+0x10>)
 80032fe:	681b      	ldr	r3, [r3, #0]
}
 8003300:	4618      	mov	r0, r3
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr
 8003308:	20000008 	.word	0x20000008

0800330c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003310:	f7ff fff2 	bl	80032f8 <HAL_RCC_GetHCLKFreq>
 8003314:	4602      	mov	r2, r0
 8003316:	4b05      	ldr	r3, [pc, #20]	@ (800332c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	0a1b      	lsrs	r3, r3, #8
 800331c:	f003 0307 	and.w	r3, r3, #7
 8003320:	4903      	ldr	r1, [pc, #12]	@ (8003330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003322:	5ccb      	ldrb	r3, [r1, r3]
 8003324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003328:	4618      	mov	r0, r3
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40021000 	.word	0x40021000
 8003330:	0800507c 	.word	0x0800507c

08003334 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003338:	f7ff ffde 	bl	80032f8 <HAL_RCC_GetHCLKFreq>
 800333c:	4602      	mov	r2, r0
 800333e:	4b05      	ldr	r3, [pc, #20]	@ (8003354 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	0adb      	lsrs	r3, r3, #11
 8003344:	f003 0307 	and.w	r3, r3, #7
 8003348:	4903      	ldr	r1, [pc, #12]	@ (8003358 <HAL_RCC_GetPCLK2Freq+0x24>)
 800334a:	5ccb      	ldrb	r3, [r1, r3]
 800334c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003350:	4618      	mov	r0, r3
 8003352:	bd80      	pop	{r7, pc}
 8003354:	40021000 	.word	0x40021000
 8003358:	0800507c 	.word	0x0800507c

0800335c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003364:	4b0a      	ldr	r3, [pc, #40]	@ (8003390 <RCC_Delay+0x34>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a0a      	ldr	r2, [pc, #40]	@ (8003394 <RCC_Delay+0x38>)
 800336a:	fba2 2303 	umull	r2, r3, r2, r3
 800336e:	0a5b      	lsrs	r3, r3, #9
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	fb02 f303 	mul.w	r3, r2, r3
 8003376:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003378:	bf00      	nop
  }
  while (Delay --);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	1e5a      	subs	r2, r3, #1
 800337e:	60fa      	str	r2, [r7, #12]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1f9      	bne.n	8003378 <RCC_Delay+0x1c>
}
 8003384:	bf00      	nop
 8003386:	bf00      	nop
 8003388:	3714      	adds	r7, #20
 800338a:	46bd      	mov	sp, r7
 800338c:	bc80      	pop	{r7}
 800338e:	4770      	bx	lr
 8003390:	20000008 	.word	0x20000008
 8003394:	10624dd3 	.word	0x10624dd3

08003398 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e042      	b.n	8003430 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d106      	bne.n	80033c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f7fe f8ca 	bl	8001558 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2224      	movs	r2, #36	@ 0x24
 80033c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68da      	ldr	r2, [r3, #12]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 fcd5 	bl	8003d8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	691a      	ldr	r2, [r3, #16]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80033f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	695a      	ldr	r2, [r3, #20]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003400:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	68da      	ldr	r2, [r3, #12]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003410:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2220      	movs	r2, #32
 800341c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2220      	movs	r2, #32
 8003424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	4613      	mov	r3, r2
 8003444:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b20      	cmp	r3, #32
 8003450:	d112      	bne.n	8003478 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d002      	beq.n	800345e <HAL_UART_Receive_IT+0x26>
 8003458:	88fb      	ldrh	r3, [r7, #6]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e00b      	b.n	800347a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2200      	movs	r2, #0
 8003466:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003468:	88fb      	ldrh	r3, [r7, #6]
 800346a:	461a      	mov	r2, r3
 800346c:	68b9      	ldr	r1, [r7, #8]
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 fab7 	bl	80039e2 <UART_Start_Receive_IT>
 8003474:	4603      	mov	r3, r0
 8003476:	e000      	b.n	800347a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003478:	2302      	movs	r3, #2
  }
}
 800347a:	4618      	mov	r0, r3
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
	...

08003484 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b0ba      	sub	sp, #232	@ 0xe8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80034b0:	2300      	movs	r3, #0
 80034b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80034b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034ba:	f003 030f 	and.w	r3, r3, #15
 80034be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80034c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10f      	bne.n	80034ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034ce:	f003 0320 	and.w	r3, r3, #32
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d009      	beq.n	80034ea <HAL_UART_IRQHandler+0x66>
 80034d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034da:	f003 0320 	and.w	r3, r3, #32
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 fb93 	bl	8003c0e <UART_Receive_IT>
      return;
 80034e8:	e25b      	b.n	80039a2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80034ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	f000 80de 	beq.w	80036b0 <HAL_UART_IRQHandler+0x22c>
 80034f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d106      	bne.n	800350e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003504:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003508:	2b00      	cmp	r3, #0
 800350a:	f000 80d1 	beq.w	80036b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800350e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00b      	beq.n	8003532 <HAL_UART_IRQHandler+0xae>
 800351a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800351e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003522:	2b00      	cmp	r3, #0
 8003524:	d005      	beq.n	8003532 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352a:	f043 0201 	orr.w	r2, r3, #1
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003536:	f003 0304 	and.w	r3, r3, #4
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00b      	beq.n	8003556 <HAL_UART_IRQHandler+0xd2>
 800353e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d005      	beq.n	8003556 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354e:	f043 0202 	orr.w	r2, r3, #2
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00b      	beq.n	800357a <HAL_UART_IRQHandler+0xf6>
 8003562:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b00      	cmp	r3, #0
 800356c:	d005      	beq.n	800357a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003572:	f043 0204 	orr.w	r2, r3, #4
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800357a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800357e:	f003 0308 	and.w	r3, r3, #8
 8003582:	2b00      	cmp	r3, #0
 8003584:	d011      	beq.n	80035aa <HAL_UART_IRQHandler+0x126>
 8003586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800358a:	f003 0320 	and.w	r3, r3, #32
 800358e:	2b00      	cmp	r3, #0
 8003590:	d105      	bne.n	800359e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003592:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d005      	beq.n	80035aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a2:	f043 0208 	orr.w	r2, r3, #8
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f000 81f2 	beq.w	8003998 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80035b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035b8:	f003 0320 	and.w	r3, r3, #32
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d008      	beq.n	80035d2 <HAL_UART_IRQHandler+0x14e>
 80035c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035c4:	f003 0320 	and.w	r3, r3, #32
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d002      	beq.n	80035d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 fb1e 	bl	8003c0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035dc:	2b00      	cmp	r3, #0
 80035de:	bf14      	ite	ne
 80035e0:	2301      	movne	r3, #1
 80035e2:	2300      	moveq	r3, #0
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ee:	f003 0308 	and.w	r3, r3, #8
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d103      	bne.n	80035fe <HAL_UART_IRQHandler+0x17a>
 80035f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d04f      	beq.n	800369e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f000 fa28 	bl	8003a54 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800360e:	2b00      	cmp	r3, #0
 8003610:	d041      	beq.n	8003696 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	3314      	adds	r3, #20
 8003618:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800361c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003620:	e853 3f00 	ldrex	r3, [r3]
 8003624:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003628:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800362c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003630:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	3314      	adds	r3, #20
 800363a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800363e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003642:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003646:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800364a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800364e:	e841 2300 	strex	r3, r2, [r1]
 8003652:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003656:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1d9      	bne.n	8003612 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003662:	2b00      	cmp	r3, #0
 8003664:	d013      	beq.n	800368e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800366a:	4a7e      	ldr	r2, [pc, #504]	@ (8003864 <HAL_UART_IRQHandler+0x3e0>)
 800366c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003672:	4618      	mov	r0, r3
 8003674:	f7fe fa88 	bl	8001b88 <HAL_DMA_Abort_IT>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d016      	beq.n	80036ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003682:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003688:	4610      	mov	r0, r2
 800368a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800368c:	e00e      	b.n	80036ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f000 f993 	bl	80039ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003694:	e00a      	b.n	80036ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 f98f 	bl	80039ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800369c:	e006      	b.n	80036ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 f98b 	bl	80039ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80036aa:	e175      	b.n	8003998 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ac:	bf00      	nop
    return;
 80036ae:	e173      	b.n	8003998 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	f040 814f 	bne.w	8003958 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80036ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036be:	f003 0310 	and.w	r3, r3, #16
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 8148 	beq.w	8003958 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80036c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036cc:	f003 0310 	and.w	r3, r3, #16
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 8141 	beq.w	8003958 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80036d6:	2300      	movs	r3, #0
 80036d8:	60bb      	str	r3, [r7, #8]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	60bb      	str	r3, [r7, #8]
 80036ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	f000 80b6 	beq.w	8003868 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003708:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800370c:	2b00      	cmp	r3, #0
 800370e:	f000 8145 	beq.w	800399c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003716:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800371a:	429a      	cmp	r2, r3
 800371c:	f080 813e 	bcs.w	800399c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003726:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800372c:	699b      	ldr	r3, [r3, #24]
 800372e:	2b20      	cmp	r3, #32
 8003730:	f000 8088 	beq.w	8003844 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	330c      	adds	r3, #12
 800373a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800373e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003742:	e853 3f00 	ldrex	r3, [r3]
 8003746:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800374a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800374e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003752:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	330c      	adds	r3, #12
 800375c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003760:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003764:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003768:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800376c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003770:	e841 2300 	strex	r3, r2, [r1]
 8003774:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003778:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1d9      	bne.n	8003734 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	3314      	adds	r3, #20
 8003786:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003788:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800378a:	e853 3f00 	ldrex	r3, [r3]
 800378e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003790:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003792:	f023 0301 	bic.w	r3, r3, #1
 8003796:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	3314      	adds	r3, #20
 80037a0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80037a4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80037a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037aa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80037ac:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80037b0:	e841 2300 	strex	r3, r2, [r1]
 80037b4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80037b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1e1      	bne.n	8003780 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	3314      	adds	r3, #20
 80037c2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80037c6:	e853 3f00 	ldrex	r3, [r3]
 80037ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80037cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	3314      	adds	r3, #20
 80037dc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80037e0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80037e2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80037e6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80037e8:	e841 2300 	strex	r3, r2, [r1]
 80037ec:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80037ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d1e3      	bne.n	80037bc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2220      	movs	r2, #32
 80037f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	330c      	adds	r3, #12
 8003808:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800380c:	e853 3f00 	ldrex	r3, [r3]
 8003810:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003812:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003814:	f023 0310 	bic.w	r3, r3, #16
 8003818:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	330c      	adds	r3, #12
 8003822:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003826:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003828:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800382c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800382e:	e841 2300 	strex	r3, r2, [r1]
 8003832:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003834:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1e3      	bne.n	8003802 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800383e:	4618      	mov	r0, r3
 8003840:	f7fe f967 	bl	8001b12 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2202      	movs	r2, #2
 8003848:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003852:	b29b      	uxth	r3, r3
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	b29b      	uxth	r3, r3
 8003858:	4619      	mov	r1, r3
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 f8b6 	bl	80039cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003860:	e09c      	b.n	800399c <HAL_UART_IRQHandler+0x518>
 8003862:	bf00      	nop
 8003864:	08003b19 	.word	0x08003b19
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003870:	b29b      	uxth	r3, r3
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800387c:	b29b      	uxth	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	f000 808e 	beq.w	80039a0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003884:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 8089 	beq.w	80039a0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	330c      	adds	r3, #12
 8003894:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003898:	e853 3f00 	ldrex	r3, [r3]
 800389c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800389e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	330c      	adds	r3, #12
 80038ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80038b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80038b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80038b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038ba:	e841 2300 	strex	r3, r2, [r1]
 80038be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80038c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1e3      	bne.n	800388e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	3314      	adds	r3, #20
 80038cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d0:	e853 3f00 	ldrex	r3, [r3]
 80038d4:	623b      	str	r3, [r7, #32]
   return(result);
 80038d6:	6a3b      	ldr	r3, [r7, #32]
 80038d8:	f023 0301 	bic.w	r3, r3, #1
 80038dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	3314      	adds	r3, #20
 80038e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80038ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80038ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80038f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038f2:	e841 2300 	strex	r3, r2, [r1]
 80038f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80038f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1e3      	bne.n	80038c6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2220      	movs	r2, #32
 8003902:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	330c      	adds	r3, #12
 8003912:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	e853 3f00 	ldrex	r3, [r3]
 800391a:	60fb      	str	r3, [r7, #12]
   return(result);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f023 0310 	bic.w	r3, r3, #16
 8003922:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	330c      	adds	r3, #12
 800392c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003930:	61fa      	str	r2, [r7, #28]
 8003932:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003934:	69b9      	ldr	r1, [r7, #24]
 8003936:	69fa      	ldr	r2, [r7, #28]
 8003938:	e841 2300 	strex	r3, r2, [r1]
 800393c:	617b      	str	r3, [r7, #20]
   return(result);
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1e3      	bne.n	800390c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2202      	movs	r2, #2
 8003948:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800394a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800394e:	4619      	mov	r1, r3
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 f83b 	bl	80039cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003956:	e023      	b.n	80039a0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800395c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003960:	2b00      	cmp	r3, #0
 8003962:	d009      	beq.n	8003978 <HAL_UART_IRQHandler+0x4f4>
 8003964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003968:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800396c:	2b00      	cmp	r3, #0
 800396e:	d003      	beq.n	8003978 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f000 f8e5 	bl	8003b40 <UART_Transmit_IT>
    return;
 8003976:	e014      	b.n	80039a2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800397c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00e      	beq.n	80039a2 <HAL_UART_IRQHandler+0x51e>
 8003984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800398c:	2b00      	cmp	r3, #0
 800398e:	d008      	beq.n	80039a2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f924 	bl	8003bde <UART_EndTransmit_IT>
    return;
 8003996:	e004      	b.n	80039a2 <HAL_UART_IRQHandler+0x51e>
    return;
 8003998:	bf00      	nop
 800399a:	e002      	b.n	80039a2 <HAL_UART_IRQHandler+0x51e>
      return;
 800399c:	bf00      	nop
 800399e:	e000      	b.n	80039a2 <HAL_UART_IRQHandler+0x51e>
      return;
 80039a0:	bf00      	nop
  }
}
 80039a2:	37e8      	adds	r7, #232	@ 0xe8
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr

080039ba <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80039ba:	b480      	push	{r7}
 80039bc:	b083      	sub	sp, #12
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bc80      	pop	{r7}
 80039ca:	4770      	bx	lr

080039cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	460b      	mov	r3, r1
 80039d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80039d8:	bf00      	nop
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	bc80      	pop	{r7}
 80039e0:	4770      	bx	lr

080039e2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b085      	sub	sp, #20
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	60f8      	str	r0, [r7, #12]
 80039ea:	60b9      	str	r1, [r7, #8]
 80039ec:	4613      	mov	r3, r2
 80039ee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	88fa      	ldrh	r2, [r7, #6]
 80039fa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	88fa      	ldrh	r2, [r7, #6]
 8003a00:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2222      	movs	r2, #34	@ 0x22
 8003a0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d007      	beq.n	8003a28 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68da      	ldr	r2, [r3, #12]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a26:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695a      	ldr	r2, [r3, #20]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0201 	orr.w	r2, r2, #1
 8003a36:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f042 0220 	orr.w	r2, r2, #32
 8003a46:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3714      	adds	r7, #20
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bc80      	pop	{r7}
 8003a52:	4770      	bx	lr

08003a54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b095      	sub	sp, #84	@ 0x54
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	330c      	adds	r3, #12
 8003a62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a66:	e853 3f00 	ldrex	r3, [r3]
 8003a6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	330c      	adds	r3, #12
 8003a7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a7c:	643a      	str	r2, [r7, #64]	@ 0x40
 8003a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a84:	e841 2300 	strex	r3, r2, [r1]
 8003a88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1e5      	bne.n	8003a5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	3314      	adds	r3, #20
 8003a96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	e853 3f00 	ldrex	r3, [r3]
 8003a9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	f023 0301 	bic.w	r3, r3, #1
 8003aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	3314      	adds	r3, #20
 8003aae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003ab0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ab4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ab8:	e841 2300 	strex	r3, r2, [r1]
 8003abc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1e5      	bne.n	8003a90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d119      	bne.n	8003b00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	330c      	adds	r3, #12
 8003ad2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	e853 3f00 	ldrex	r3, [r3]
 8003ada:	60bb      	str	r3, [r7, #8]
   return(result);
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	f023 0310 	bic.w	r3, r3, #16
 8003ae2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	330c      	adds	r3, #12
 8003aea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003aec:	61ba      	str	r2, [r7, #24]
 8003aee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003af0:	6979      	ldr	r1, [r7, #20]
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	e841 2300 	strex	r3, r2, [r1]
 8003af8:	613b      	str	r3, [r7, #16]
   return(result);
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1e5      	bne.n	8003acc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2220      	movs	r2, #32
 8003b04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003b0e:	bf00      	nop
 8003b10:	3754      	adds	r7, #84	@ 0x54
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bc80      	pop	{r7}
 8003b16:	4770      	bx	lr

08003b18 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f7ff ff41 	bl	80039ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b38:	bf00      	nop
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b21      	cmp	r3, #33	@ 0x21
 8003b52:	d13e      	bne.n	8003bd2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b5c:	d114      	bne.n	8003b88 <UART_Transmit_IT+0x48>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d110      	bne.n	8003b88 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	881b      	ldrh	r3, [r3, #0]
 8003b70:	461a      	mov	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b7a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	1c9a      	adds	r2, r3, #2
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	621a      	str	r2, [r3, #32]
 8003b86:	e008      	b.n	8003b9a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
 8003b8c:	1c59      	adds	r1, r3, #1
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6211      	str	r1, [r2, #32]
 8003b92:	781a      	ldrb	r2, [r3, #0]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10f      	bne.n	8003bce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68da      	ldr	r2, [r3, #12]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003bbc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68da      	ldr	r2, [r3, #12]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bcc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	e000      	b.n	8003bd4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003bd2:	2302      	movs	r3, #2
  }
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3714      	adds	r7, #20
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr

08003bde <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b082      	sub	sp, #8
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	68da      	ldr	r2, [r3, #12]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bf4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f7ff fed2 	bl	80039a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3708      	adds	r7, #8
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b08c      	sub	sp, #48	@ 0x30
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b22      	cmp	r3, #34	@ 0x22
 8003c20:	f040 80ae 	bne.w	8003d80 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c2c:	d117      	bne.n	8003c5e <UART_Receive_IT+0x50>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d113      	bne.n	8003c5e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003c36:	2300      	movs	r3, #0
 8003c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c56:	1c9a      	adds	r2, r3, #2
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8003c5c:	e026      	b.n	8003cac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003c64:	2300      	movs	r3, #0
 8003c66:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c70:	d007      	beq.n	8003c82 <UART_Receive_IT+0x74>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10a      	bne.n	8003c90 <UART_Receive_IT+0x82>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d106      	bne.n	8003c90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	b2da      	uxtb	r2, r3
 8003c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c8c:	701a      	strb	r2, [r3, #0]
 8003c8e:	e008      	b.n	8003ca2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c9c:	b2da      	uxtb	r2, r3
 8003c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ca0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca6:	1c5a      	adds	r2, r3, #1
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	4619      	mov	r1, r3
 8003cba:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d15d      	bne.n	8003d7c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	68da      	ldr	r2, [r3, #12]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f022 0220 	bic.w	r2, r2, #32
 8003cce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68da      	ldr	r2, [r3, #12]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695a      	ldr	r2, [r3, #20]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f022 0201 	bic.w	r2, r2, #1
 8003cee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2220      	movs	r2, #32
 8003cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d135      	bne.n	8003d72 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	330c      	adds	r3, #12
 8003d12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	e853 3f00 	ldrex	r3, [r3]
 8003d1a:	613b      	str	r3, [r7, #16]
   return(result);
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	f023 0310 	bic.w	r3, r3, #16
 8003d22:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	330c      	adds	r3, #12
 8003d2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d2c:	623a      	str	r2, [r7, #32]
 8003d2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d30:	69f9      	ldr	r1, [r7, #28]
 8003d32:	6a3a      	ldr	r2, [r7, #32]
 8003d34:	e841 2300 	strex	r3, r2, [r1]
 8003d38:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d1e5      	bne.n	8003d0c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0310 	and.w	r3, r3, #16
 8003d4a:	2b10      	cmp	r3, #16
 8003d4c:	d10a      	bne.n	8003d64 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d4e:	2300      	movs	r3, #0
 8003d50:	60fb      	str	r3, [r7, #12]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	60fb      	str	r3, [r7, #12]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003d68:	4619      	mov	r1, r3
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f7ff fe2e 	bl	80039cc <HAL_UARTEx_RxEventCallback>
 8003d70:	e002      	b.n	8003d78 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f7fd f878 	bl	8000e68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	e002      	b.n	8003d82 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	e000      	b.n	8003d82 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003d80:	2302      	movs	r3, #2
  }
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3730      	adds	r7, #48	@ 0x30
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
	...

08003d8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68da      	ldr	r2, [r3, #12]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	430a      	orrs	r2, r1
 8003da8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	689a      	ldr	r2, [r3, #8]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	431a      	orrs	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003dc6:	f023 030c 	bic.w	r3, r3, #12
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	6812      	ldr	r2, [r2, #0]
 8003dce:	68b9      	ldr	r1, [r7, #8]
 8003dd0:	430b      	orrs	r3, r1
 8003dd2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699a      	ldr	r2, [r3, #24]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a2c      	ldr	r2, [pc, #176]	@ (8003ea0 <UART_SetConfig+0x114>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d103      	bne.n	8003dfc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003df4:	f7ff fa9e 	bl	8003334 <HAL_RCC_GetPCLK2Freq>
 8003df8:	60f8      	str	r0, [r7, #12]
 8003dfa:	e002      	b.n	8003e02 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003dfc:	f7ff fa86 	bl	800330c <HAL_RCC_GetPCLK1Freq>
 8003e00:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	4613      	mov	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4413      	add	r3, r2
 8003e0a:	009a      	lsls	r2, r3, #2
 8003e0c:	441a      	add	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e18:	4a22      	ldr	r2, [pc, #136]	@ (8003ea4 <UART_SetConfig+0x118>)
 8003e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1e:	095b      	lsrs	r3, r3, #5
 8003e20:	0119      	lsls	r1, r3, #4
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	4613      	mov	r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	4413      	add	r3, r2
 8003e2a:	009a      	lsls	r2, r3, #2
 8003e2c:	441a      	add	r2, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e38:	4b1a      	ldr	r3, [pc, #104]	@ (8003ea4 <UART_SetConfig+0x118>)
 8003e3a:	fba3 0302 	umull	r0, r3, r3, r2
 8003e3e:	095b      	lsrs	r3, r3, #5
 8003e40:	2064      	movs	r0, #100	@ 0x64
 8003e42:	fb00 f303 	mul.w	r3, r0, r3
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	3332      	adds	r3, #50	@ 0x32
 8003e4c:	4a15      	ldr	r2, [pc, #84]	@ (8003ea4 <UART_SetConfig+0x118>)
 8003e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e52:	095b      	lsrs	r3, r3, #5
 8003e54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e58:	4419      	add	r1, r3
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	4413      	add	r3, r2
 8003e62:	009a      	lsls	r2, r3, #2
 8003e64:	441a      	add	r2, r3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e70:	4b0c      	ldr	r3, [pc, #48]	@ (8003ea4 <UART_SetConfig+0x118>)
 8003e72:	fba3 0302 	umull	r0, r3, r3, r2
 8003e76:	095b      	lsrs	r3, r3, #5
 8003e78:	2064      	movs	r0, #100	@ 0x64
 8003e7a:	fb00 f303 	mul.w	r3, r0, r3
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	3332      	adds	r3, #50	@ 0x32
 8003e84:	4a07      	ldr	r2, [pc, #28]	@ (8003ea4 <UART_SetConfig+0x118>)
 8003e86:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8a:	095b      	lsrs	r3, r3, #5
 8003e8c:	f003 020f 	and.w	r2, r3, #15
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	440a      	add	r2, r1
 8003e96:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003e98:	bf00      	nop
 8003e9a:	3710      	adds	r7, #16
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	40013800 	.word	0x40013800
 8003ea4:	51eb851f 	.word	0x51eb851f

08003ea8 <sniprintf>:
 8003ea8:	b40c      	push	{r2, r3}
 8003eaa:	b530      	push	{r4, r5, lr}
 8003eac:	4b18      	ldr	r3, [pc, #96]	@ (8003f10 <sniprintf+0x68>)
 8003eae:	1e0c      	subs	r4, r1, #0
 8003eb0:	681d      	ldr	r5, [r3, #0]
 8003eb2:	b09d      	sub	sp, #116	@ 0x74
 8003eb4:	da08      	bge.n	8003ec8 <sniprintf+0x20>
 8003eb6:	238b      	movs	r3, #139	@ 0x8b
 8003eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ebc:	602b      	str	r3, [r5, #0]
 8003ebe:	b01d      	add	sp, #116	@ 0x74
 8003ec0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003ec4:	b002      	add	sp, #8
 8003ec6:	4770      	bx	lr
 8003ec8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003ecc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003ed0:	f04f 0300 	mov.w	r3, #0
 8003ed4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003ed6:	bf0c      	ite	eq
 8003ed8:	4623      	moveq	r3, r4
 8003eda:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003ede:	9304      	str	r3, [sp, #16]
 8003ee0:	9307      	str	r3, [sp, #28]
 8003ee2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003ee6:	9002      	str	r0, [sp, #8]
 8003ee8:	9006      	str	r0, [sp, #24]
 8003eea:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003eee:	4628      	mov	r0, r5
 8003ef0:	ab21      	add	r3, sp, #132	@ 0x84
 8003ef2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003ef4:	a902      	add	r1, sp, #8
 8003ef6:	9301      	str	r3, [sp, #4]
 8003ef8:	f000 f9b4 	bl	8004264 <_svfiprintf_r>
 8003efc:	1c43      	adds	r3, r0, #1
 8003efe:	bfbc      	itt	lt
 8003f00:	238b      	movlt	r3, #139	@ 0x8b
 8003f02:	602b      	strlt	r3, [r5, #0]
 8003f04:	2c00      	cmp	r4, #0
 8003f06:	d0da      	beq.n	8003ebe <sniprintf+0x16>
 8003f08:	2200      	movs	r2, #0
 8003f0a:	9b02      	ldr	r3, [sp, #8]
 8003f0c:	701a      	strb	r2, [r3, #0]
 8003f0e:	e7d6      	b.n	8003ebe <sniprintf+0x16>
 8003f10:	20000014 	.word	0x20000014

08003f14 <siprintf>:
 8003f14:	b40e      	push	{r1, r2, r3}
 8003f16:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003f1a:	b510      	push	{r4, lr}
 8003f1c:	2400      	movs	r4, #0
 8003f1e:	b09d      	sub	sp, #116	@ 0x74
 8003f20:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003f22:	9002      	str	r0, [sp, #8]
 8003f24:	9006      	str	r0, [sp, #24]
 8003f26:	9107      	str	r1, [sp, #28]
 8003f28:	9104      	str	r1, [sp, #16]
 8003f2a:	4809      	ldr	r0, [pc, #36]	@ (8003f50 <siprintf+0x3c>)
 8003f2c:	4909      	ldr	r1, [pc, #36]	@ (8003f54 <siprintf+0x40>)
 8003f2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f32:	9105      	str	r1, [sp, #20]
 8003f34:	6800      	ldr	r0, [r0, #0]
 8003f36:	a902      	add	r1, sp, #8
 8003f38:	9301      	str	r3, [sp, #4]
 8003f3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003f3c:	f000 f992 	bl	8004264 <_svfiprintf_r>
 8003f40:	9b02      	ldr	r3, [sp, #8]
 8003f42:	701c      	strb	r4, [r3, #0]
 8003f44:	b01d      	add	sp, #116	@ 0x74
 8003f46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f4a:	b003      	add	sp, #12
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	20000014 	.word	0x20000014
 8003f54:	ffff0208 	.word	0xffff0208

08003f58 <memset>:
 8003f58:	4603      	mov	r3, r0
 8003f5a:	4402      	add	r2, r0
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d100      	bne.n	8003f62 <memset+0xa>
 8003f60:	4770      	bx	lr
 8003f62:	f803 1b01 	strb.w	r1, [r3], #1
 8003f66:	e7f9      	b.n	8003f5c <memset+0x4>

08003f68 <__errno>:
 8003f68:	4b01      	ldr	r3, [pc, #4]	@ (8003f70 <__errno+0x8>)
 8003f6a:	6818      	ldr	r0, [r3, #0]
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	20000014 	.word	0x20000014

08003f74 <__libc_init_array>:
 8003f74:	b570      	push	{r4, r5, r6, lr}
 8003f76:	2600      	movs	r6, #0
 8003f78:	4d0c      	ldr	r5, [pc, #48]	@ (8003fac <__libc_init_array+0x38>)
 8003f7a:	4c0d      	ldr	r4, [pc, #52]	@ (8003fb0 <__libc_init_array+0x3c>)
 8003f7c:	1b64      	subs	r4, r4, r5
 8003f7e:	10a4      	asrs	r4, r4, #2
 8003f80:	42a6      	cmp	r6, r4
 8003f82:	d109      	bne.n	8003f98 <__libc_init_array+0x24>
 8003f84:	f000 fc76 	bl	8004874 <_init>
 8003f88:	2600      	movs	r6, #0
 8003f8a:	4d0a      	ldr	r5, [pc, #40]	@ (8003fb4 <__libc_init_array+0x40>)
 8003f8c:	4c0a      	ldr	r4, [pc, #40]	@ (8003fb8 <__libc_init_array+0x44>)
 8003f8e:	1b64      	subs	r4, r4, r5
 8003f90:	10a4      	asrs	r4, r4, #2
 8003f92:	42a6      	cmp	r6, r4
 8003f94:	d105      	bne.n	8003fa2 <__libc_init_array+0x2e>
 8003f96:	bd70      	pop	{r4, r5, r6, pc}
 8003f98:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f9c:	4798      	blx	r3
 8003f9e:	3601      	adds	r6, #1
 8003fa0:	e7ee      	b.n	8003f80 <__libc_init_array+0xc>
 8003fa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fa6:	4798      	blx	r3
 8003fa8:	3601      	adds	r6, #1
 8003faa:	e7f2      	b.n	8003f92 <__libc_init_array+0x1e>
 8003fac:	080050cc 	.word	0x080050cc
 8003fb0:	080050cc 	.word	0x080050cc
 8003fb4:	080050cc 	.word	0x080050cc
 8003fb8:	080050d0 	.word	0x080050d0

08003fbc <__retarget_lock_acquire_recursive>:
 8003fbc:	4770      	bx	lr

08003fbe <__retarget_lock_release_recursive>:
 8003fbe:	4770      	bx	lr

08003fc0 <_free_r>:
 8003fc0:	b538      	push	{r3, r4, r5, lr}
 8003fc2:	4605      	mov	r5, r0
 8003fc4:	2900      	cmp	r1, #0
 8003fc6:	d040      	beq.n	800404a <_free_r+0x8a>
 8003fc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fcc:	1f0c      	subs	r4, r1, #4
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	bfb8      	it	lt
 8003fd2:	18e4      	addlt	r4, r4, r3
 8003fd4:	f000 f8de 	bl	8004194 <__malloc_lock>
 8003fd8:	4a1c      	ldr	r2, [pc, #112]	@ (800404c <_free_r+0x8c>)
 8003fda:	6813      	ldr	r3, [r2, #0]
 8003fdc:	b933      	cbnz	r3, 8003fec <_free_r+0x2c>
 8003fde:	6063      	str	r3, [r4, #4]
 8003fe0:	6014      	str	r4, [r2, #0]
 8003fe2:	4628      	mov	r0, r5
 8003fe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003fe8:	f000 b8da 	b.w	80041a0 <__malloc_unlock>
 8003fec:	42a3      	cmp	r3, r4
 8003fee:	d908      	bls.n	8004002 <_free_r+0x42>
 8003ff0:	6820      	ldr	r0, [r4, #0]
 8003ff2:	1821      	adds	r1, r4, r0
 8003ff4:	428b      	cmp	r3, r1
 8003ff6:	bf01      	itttt	eq
 8003ff8:	6819      	ldreq	r1, [r3, #0]
 8003ffa:	685b      	ldreq	r3, [r3, #4]
 8003ffc:	1809      	addeq	r1, r1, r0
 8003ffe:	6021      	streq	r1, [r4, #0]
 8004000:	e7ed      	b.n	8003fde <_free_r+0x1e>
 8004002:	461a      	mov	r2, r3
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	b10b      	cbz	r3, 800400c <_free_r+0x4c>
 8004008:	42a3      	cmp	r3, r4
 800400a:	d9fa      	bls.n	8004002 <_free_r+0x42>
 800400c:	6811      	ldr	r1, [r2, #0]
 800400e:	1850      	adds	r0, r2, r1
 8004010:	42a0      	cmp	r0, r4
 8004012:	d10b      	bne.n	800402c <_free_r+0x6c>
 8004014:	6820      	ldr	r0, [r4, #0]
 8004016:	4401      	add	r1, r0
 8004018:	1850      	adds	r0, r2, r1
 800401a:	4283      	cmp	r3, r0
 800401c:	6011      	str	r1, [r2, #0]
 800401e:	d1e0      	bne.n	8003fe2 <_free_r+0x22>
 8004020:	6818      	ldr	r0, [r3, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	4408      	add	r0, r1
 8004026:	6010      	str	r0, [r2, #0]
 8004028:	6053      	str	r3, [r2, #4]
 800402a:	e7da      	b.n	8003fe2 <_free_r+0x22>
 800402c:	d902      	bls.n	8004034 <_free_r+0x74>
 800402e:	230c      	movs	r3, #12
 8004030:	602b      	str	r3, [r5, #0]
 8004032:	e7d6      	b.n	8003fe2 <_free_r+0x22>
 8004034:	6820      	ldr	r0, [r4, #0]
 8004036:	1821      	adds	r1, r4, r0
 8004038:	428b      	cmp	r3, r1
 800403a:	bf01      	itttt	eq
 800403c:	6819      	ldreq	r1, [r3, #0]
 800403e:	685b      	ldreq	r3, [r3, #4]
 8004040:	1809      	addeq	r1, r1, r0
 8004042:	6021      	streq	r1, [r4, #0]
 8004044:	6063      	str	r3, [r4, #4]
 8004046:	6054      	str	r4, [r2, #4]
 8004048:	e7cb      	b.n	8003fe2 <_free_r+0x22>
 800404a:	bd38      	pop	{r3, r4, r5, pc}
 800404c:	200006f8 	.word	0x200006f8

08004050 <sbrk_aligned>:
 8004050:	b570      	push	{r4, r5, r6, lr}
 8004052:	4e0f      	ldr	r6, [pc, #60]	@ (8004090 <sbrk_aligned+0x40>)
 8004054:	460c      	mov	r4, r1
 8004056:	6831      	ldr	r1, [r6, #0]
 8004058:	4605      	mov	r5, r0
 800405a:	b911      	cbnz	r1, 8004062 <sbrk_aligned+0x12>
 800405c:	f000 fba8 	bl	80047b0 <_sbrk_r>
 8004060:	6030      	str	r0, [r6, #0]
 8004062:	4621      	mov	r1, r4
 8004064:	4628      	mov	r0, r5
 8004066:	f000 fba3 	bl	80047b0 <_sbrk_r>
 800406a:	1c43      	adds	r3, r0, #1
 800406c:	d103      	bne.n	8004076 <sbrk_aligned+0x26>
 800406e:	f04f 34ff 	mov.w	r4, #4294967295
 8004072:	4620      	mov	r0, r4
 8004074:	bd70      	pop	{r4, r5, r6, pc}
 8004076:	1cc4      	adds	r4, r0, #3
 8004078:	f024 0403 	bic.w	r4, r4, #3
 800407c:	42a0      	cmp	r0, r4
 800407e:	d0f8      	beq.n	8004072 <sbrk_aligned+0x22>
 8004080:	1a21      	subs	r1, r4, r0
 8004082:	4628      	mov	r0, r5
 8004084:	f000 fb94 	bl	80047b0 <_sbrk_r>
 8004088:	3001      	adds	r0, #1
 800408a:	d1f2      	bne.n	8004072 <sbrk_aligned+0x22>
 800408c:	e7ef      	b.n	800406e <sbrk_aligned+0x1e>
 800408e:	bf00      	nop
 8004090:	200006f4 	.word	0x200006f4

08004094 <_malloc_r>:
 8004094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004098:	1ccd      	adds	r5, r1, #3
 800409a:	f025 0503 	bic.w	r5, r5, #3
 800409e:	3508      	adds	r5, #8
 80040a0:	2d0c      	cmp	r5, #12
 80040a2:	bf38      	it	cc
 80040a4:	250c      	movcc	r5, #12
 80040a6:	2d00      	cmp	r5, #0
 80040a8:	4606      	mov	r6, r0
 80040aa:	db01      	blt.n	80040b0 <_malloc_r+0x1c>
 80040ac:	42a9      	cmp	r1, r5
 80040ae:	d904      	bls.n	80040ba <_malloc_r+0x26>
 80040b0:	230c      	movs	r3, #12
 80040b2:	6033      	str	r3, [r6, #0]
 80040b4:	2000      	movs	r0, #0
 80040b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004190 <_malloc_r+0xfc>
 80040be:	f000 f869 	bl	8004194 <__malloc_lock>
 80040c2:	f8d8 3000 	ldr.w	r3, [r8]
 80040c6:	461c      	mov	r4, r3
 80040c8:	bb44      	cbnz	r4, 800411c <_malloc_r+0x88>
 80040ca:	4629      	mov	r1, r5
 80040cc:	4630      	mov	r0, r6
 80040ce:	f7ff ffbf 	bl	8004050 <sbrk_aligned>
 80040d2:	1c43      	adds	r3, r0, #1
 80040d4:	4604      	mov	r4, r0
 80040d6:	d158      	bne.n	800418a <_malloc_r+0xf6>
 80040d8:	f8d8 4000 	ldr.w	r4, [r8]
 80040dc:	4627      	mov	r7, r4
 80040de:	2f00      	cmp	r7, #0
 80040e0:	d143      	bne.n	800416a <_malloc_r+0xd6>
 80040e2:	2c00      	cmp	r4, #0
 80040e4:	d04b      	beq.n	800417e <_malloc_r+0xea>
 80040e6:	6823      	ldr	r3, [r4, #0]
 80040e8:	4639      	mov	r1, r7
 80040ea:	4630      	mov	r0, r6
 80040ec:	eb04 0903 	add.w	r9, r4, r3
 80040f0:	f000 fb5e 	bl	80047b0 <_sbrk_r>
 80040f4:	4581      	cmp	r9, r0
 80040f6:	d142      	bne.n	800417e <_malloc_r+0xea>
 80040f8:	6821      	ldr	r1, [r4, #0]
 80040fa:	4630      	mov	r0, r6
 80040fc:	1a6d      	subs	r5, r5, r1
 80040fe:	4629      	mov	r1, r5
 8004100:	f7ff ffa6 	bl	8004050 <sbrk_aligned>
 8004104:	3001      	adds	r0, #1
 8004106:	d03a      	beq.n	800417e <_malloc_r+0xea>
 8004108:	6823      	ldr	r3, [r4, #0]
 800410a:	442b      	add	r3, r5
 800410c:	6023      	str	r3, [r4, #0]
 800410e:	f8d8 3000 	ldr.w	r3, [r8]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	bb62      	cbnz	r2, 8004170 <_malloc_r+0xdc>
 8004116:	f8c8 7000 	str.w	r7, [r8]
 800411a:	e00f      	b.n	800413c <_malloc_r+0xa8>
 800411c:	6822      	ldr	r2, [r4, #0]
 800411e:	1b52      	subs	r2, r2, r5
 8004120:	d420      	bmi.n	8004164 <_malloc_r+0xd0>
 8004122:	2a0b      	cmp	r2, #11
 8004124:	d917      	bls.n	8004156 <_malloc_r+0xc2>
 8004126:	1961      	adds	r1, r4, r5
 8004128:	42a3      	cmp	r3, r4
 800412a:	6025      	str	r5, [r4, #0]
 800412c:	bf18      	it	ne
 800412e:	6059      	strne	r1, [r3, #4]
 8004130:	6863      	ldr	r3, [r4, #4]
 8004132:	bf08      	it	eq
 8004134:	f8c8 1000 	streq.w	r1, [r8]
 8004138:	5162      	str	r2, [r4, r5]
 800413a:	604b      	str	r3, [r1, #4]
 800413c:	4630      	mov	r0, r6
 800413e:	f000 f82f 	bl	80041a0 <__malloc_unlock>
 8004142:	f104 000b 	add.w	r0, r4, #11
 8004146:	1d23      	adds	r3, r4, #4
 8004148:	f020 0007 	bic.w	r0, r0, #7
 800414c:	1ac2      	subs	r2, r0, r3
 800414e:	bf1c      	itt	ne
 8004150:	1a1b      	subne	r3, r3, r0
 8004152:	50a3      	strne	r3, [r4, r2]
 8004154:	e7af      	b.n	80040b6 <_malloc_r+0x22>
 8004156:	6862      	ldr	r2, [r4, #4]
 8004158:	42a3      	cmp	r3, r4
 800415a:	bf0c      	ite	eq
 800415c:	f8c8 2000 	streq.w	r2, [r8]
 8004160:	605a      	strne	r2, [r3, #4]
 8004162:	e7eb      	b.n	800413c <_malloc_r+0xa8>
 8004164:	4623      	mov	r3, r4
 8004166:	6864      	ldr	r4, [r4, #4]
 8004168:	e7ae      	b.n	80040c8 <_malloc_r+0x34>
 800416a:	463c      	mov	r4, r7
 800416c:	687f      	ldr	r7, [r7, #4]
 800416e:	e7b6      	b.n	80040de <_malloc_r+0x4a>
 8004170:	461a      	mov	r2, r3
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	42a3      	cmp	r3, r4
 8004176:	d1fb      	bne.n	8004170 <_malloc_r+0xdc>
 8004178:	2300      	movs	r3, #0
 800417a:	6053      	str	r3, [r2, #4]
 800417c:	e7de      	b.n	800413c <_malloc_r+0xa8>
 800417e:	230c      	movs	r3, #12
 8004180:	4630      	mov	r0, r6
 8004182:	6033      	str	r3, [r6, #0]
 8004184:	f000 f80c 	bl	80041a0 <__malloc_unlock>
 8004188:	e794      	b.n	80040b4 <_malloc_r+0x20>
 800418a:	6005      	str	r5, [r0, #0]
 800418c:	e7d6      	b.n	800413c <_malloc_r+0xa8>
 800418e:	bf00      	nop
 8004190:	200006f8 	.word	0x200006f8

08004194 <__malloc_lock>:
 8004194:	4801      	ldr	r0, [pc, #4]	@ (800419c <__malloc_lock+0x8>)
 8004196:	f7ff bf11 	b.w	8003fbc <__retarget_lock_acquire_recursive>
 800419a:	bf00      	nop
 800419c:	200006f0 	.word	0x200006f0

080041a0 <__malloc_unlock>:
 80041a0:	4801      	ldr	r0, [pc, #4]	@ (80041a8 <__malloc_unlock+0x8>)
 80041a2:	f7ff bf0c 	b.w	8003fbe <__retarget_lock_release_recursive>
 80041a6:	bf00      	nop
 80041a8:	200006f0 	.word	0x200006f0

080041ac <__ssputs_r>:
 80041ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041b0:	461f      	mov	r7, r3
 80041b2:	688e      	ldr	r6, [r1, #8]
 80041b4:	4682      	mov	sl, r0
 80041b6:	42be      	cmp	r6, r7
 80041b8:	460c      	mov	r4, r1
 80041ba:	4690      	mov	r8, r2
 80041bc:	680b      	ldr	r3, [r1, #0]
 80041be:	d82d      	bhi.n	800421c <__ssputs_r+0x70>
 80041c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80041c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80041c8:	d026      	beq.n	8004218 <__ssputs_r+0x6c>
 80041ca:	6965      	ldr	r5, [r4, #20]
 80041cc:	6909      	ldr	r1, [r1, #16]
 80041ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041d2:	eba3 0901 	sub.w	r9, r3, r1
 80041d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80041da:	1c7b      	adds	r3, r7, #1
 80041dc:	444b      	add	r3, r9
 80041de:	106d      	asrs	r5, r5, #1
 80041e0:	429d      	cmp	r5, r3
 80041e2:	bf38      	it	cc
 80041e4:	461d      	movcc	r5, r3
 80041e6:	0553      	lsls	r3, r2, #21
 80041e8:	d527      	bpl.n	800423a <__ssputs_r+0x8e>
 80041ea:	4629      	mov	r1, r5
 80041ec:	f7ff ff52 	bl	8004094 <_malloc_r>
 80041f0:	4606      	mov	r6, r0
 80041f2:	b360      	cbz	r0, 800424e <__ssputs_r+0xa2>
 80041f4:	464a      	mov	r2, r9
 80041f6:	6921      	ldr	r1, [r4, #16]
 80041f8:	f000 faf8 	bl	80047ec <memcpy>
 80041fc:	89a3      	ldrh	r3, [r4, #12]
 80041fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004206:	81a3      	strh	r3, [r4, #12]
 8004208:	6126      	str	r6, [r4, #16]
 800420a:	444e      	add	r6, r9
 800420c:	6026      	str	r6, [r4, #0]
 800420e:	463e      	mov	r6, r7
 8004210:	6165      	str	r5, [r4, #20]
 8004212:	eba5 0509 	sub.w	r5, r5, r9
 8004216:	60a5      	str	r5, [r4, #8]
 8004218:	42be      	cmp	r6, r7
 800421a:	d900      	bls.n	800421e <__ssputs_r+0x72>
 800421c:	463e      	mov	r6, r7
 800421e:	4632      	mov	r2, r6
 8004220:	4641      	mov	r1, r8
 8004222:	6820      	ldr	r0, [r4, #0]
 8004224:	f000 faaa 	bl	800477c <memmove>
 8004228:	2000      	movs	r0, #0
 800422a:	68a3      	ldr	r3, [r4, #8]
 800422c:	1b9b      	subs	r3, r3, r6
 800422e:	60a3      	str	r3, [r4, #8]
 8004230:	6823      	ldr	r3, [r4, #0]
 8004232:	4433      	add	r3, r6
 8004234:	6023      	str	r3, [r4, #0]
 8004236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800423a:	462a      	mov	r2, r5
 800423c:	f000 fae4 	bl	8004808 <_realloc_r>
 8004240:	4606      	mov	r6, r0
 8004242:	2800      	cmp	r0, #0
 8004244:	d1e0      	bne.n	8004208 <__ssputs_r+0x5c>
 8004246:	4650      	mov	r0, sl
 8004248:	6921      	ldr	r1, [r4, #16]
 800424a:	f7ff feb9 	bl	8003fc0 <_free_r>
 800424e:	230c      	movs	r3, #12
 8004250:	f8ca 3000 	str.w	r3, [sl]
 8004254:	89a3      	ldrh	r3, [r4, #12]
 8004256:	f04f 30ff 	mov.w	r0, #4294967295
 800425a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800425e:	81a3      	strh	r3, [r4, #12]
 8004260:	e7e9      	b.n	8004236 <__ssputs_r+0x8a>
	...

08004264 <_svfiprintf_r>:
 8004264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004268:	4698      	mov	r8, r3
 800426a:	898b      	ldrh	r3, [r1, #12]
 800426c:	4607      	mov	r7, r0
 800426e:	061b      	lsls	r3, r3, #24
 8004270:	460d      	mov	r5, r1
 8004272:	4614      	mov	r4, r2
 8004274:	b09d      	sub	sp, #116	@ 0x74
 8004276:	d510      	bpl.n	800429a <_svfiprintf_r+0x36>
 8004278:	690b      	ldr	r3, [r1, #16]
 800427a:	b973      	cbnz	r3, 800429a <_svfiprintf_r+0x36>
 800427c:	2140      	movs	r1, #64	@ 0x40
 800427e:	f7ff ff09 	bl	8004094 <_malloc_r>
 8004282:	6028      	str	r0, [r5, #0]
 8004284:	6128      	str	r0, [r5, #16]
 8004286:	b930      	cbnz	r0, 8004296 <_svfiprintf_r+0x32>
 8004288:	230c      	movs	r3, #12
 800428a:	603b      	str	r3, [r7, #0]
 800428c:	f04f 30ff 	mov.w	r0, #4294967295
 8004290:	b01d      	add	sp, #116	@ 0x74
 8004292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004296:	2340      	movs	r3, #64	@ 0x40
 8004298:	616b      	str	r3, [r5, #20]
 800429a:	2300      	movs	r3, #0
 800429c:	9309      	str	r3, [sp, #36]	@ 0x24
 800429e:	2320      	movs	r3, #32
 80042a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80042a4:	2330      	movs	r3, #48	@ 0x30
 80042a6:	f04f 0901 	mov.w	r9, #1
 80042aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80042ae:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004448 <_svfiprintf_r+0x1e4>
 80042b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80042b6:	4623      	mov	r3, r4
 80042b8:	469a      	mov	sl, r3
 80042ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042be:	b10a      	cbz	r2, 80042c4 <_svfiprintf_r+0x60>
 80042c0:	2a25      	cmp	r2, #37	@ 0x25
 80042c2:	d1f9      	bne.n	80042b8 <_svfiprintf_r+0x54>
 80042c4:	ebba 0b04 	subs.w	fp, sl, r4
 80042c8:	d00b      	beq.n	80042e2 <_svfiprintf_r+0x7e>
 80042ca:	465b      	mov	r3, fp
 80042cc:	4622      	mov	r2, r4
 80042ce:	4629      	mov	r1, r5
 80042d0:	4638      	mov	r0, r7
 80042d2:	f7ff ff6b 	bl	80041ac <__ssputs_r>
 80042d6:	3001      	adds	r0, #1
 80042d8:	f000 80a7 	beq.w	800442a <_svfiprintf_r+0x1c6>
 80042dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042de:	445a      	add	r2, fp
 80042e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80042e2:	f89a 3000 	ldrb.w	r3, [sl]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f000 809f 	beq.w	800442a <_svfiprintf_r+0x1c6>
 80042ec:	2300      	movs	r3, #0
 80042ee:	f04f 32ff 	mov.w	r2, #4294967295
 80042f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80042f6:	f10a 0a01 	add.w	sl, sl, #1
 80042fa:	9304      	str	r3, [sp, #16]
 80042fc:	9307      	str	r3, [sp, #28]
 80042fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004302:	931a      	str	r3, [sp, #104]	@ 0x68
 8004304:	4654      	mov	r4, sl
 8004306:	2205      	movs	r2, #5
 8004308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800430c:	484e      	ldr	r0, [pc, #312]	@ (8004448 <_svfiprintf_r+0x1e4>)
 800430e:	f000 fa5f 	bl	80047d0 <memchr>
 8004312:	9a04      	ldr	r2, [sp, #16]
 8004314:	b9d8      	cbnz	r0, 800434e <_svfiprintf_r+0xea>
 8004316:	06d0      	lsls	r0, r2, #27
 8004318:	bf44      	itt	mi
 800431a:	2320      	movmi	r3, #32
 800431c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004320:	0711      	lsls	r1, r2, #28
 8004322:	bf44      	itt	mi
 8004324:	232b      	movmi	r3, #43	@ 0x2b
 8004326:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800432a:	f89a 3000 	ldrb.w	r3, [sl]
 800432e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004330:	d015      	beq.n	800435e <_svfiprintf_r+0xfa>
 8004332:	4654      	mov	r4, sl
 8004334:	2000      	movs	r0, #0
 8004336:	f04f 0c0a 	mov.w	ip, #10
 800433a:	9a07      	ldr	r2, [sp, #28]
 800433c:	4621      	mov	r1, r4
 800433e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004342:	3b30      	subs	r3, #48	@ 0x30
 8004344:	2b09      	cmp	r3, #9
 8004346:	d94b      	bls.n	80043e0 <_svfiprintf_r+0x17c>
 8004348:	b1b0      	cbz	r0, 8004378 <_svfiprintf_r+0x114>
 800434a:	9207      	str	r2, [sp, #28]
 800434c:	e014      	b.n	8004378 <_svfiprintf_r+0x114>
 800434e:	eba0 0308 	sub.w	r3, r0, r8
 8004352:	fa09 f303 	lsl.w	r3, r9, r3
 8004356:	4313      	orrs	r3, r2
 8004358:	46a2      	mov	sl, r4
 800435a:	9304      	str	r3, [sp, #16]
 800435c:	e7d2      	b.n	8004304 <_svfiprintf_r+0xa0>
 800435e:	9b03      	ldr	r3, [sp, #12]
 8004360:	1d19      	adds	r1, r3, #4
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	9103      	str	r1, [sp, #12]
 8004366:	2b00      	cmp	r3, #0
 8004368:	bfbb      	ittet	lt
 800436a:	425b      	neglt	r3, r3
 800436c:	f042 0202 	orrlt.w	r2, r2, #2
 8004370:	9307      	strge	r3, [sp, #28]
 8004372:	9307      	strlt	r3, [sp, #28]
 8004374:	bfb8      	it	lt
 8004376:	9204      	strlt	r2, [sp, #16]
 8004378:	7823      	ldrb	r3, [r4, #0]
 800437a:	2b2e      	cmp	r3, #46	@ 0x2e
 800437c:	d10a      	bne.n	8004394 <_svfiprintf_r+0x130>
 800437e:	7863      	ldrb	r3, [r4, #1]
 8004380:	2b2a      	cmp	r3, #42	@ 0x2a
 8004382:	d132      	bne.n	80043ea <_svfiprintf_r+0x186>
 8004384:	9b03      	ldr	r3, [sp, #12]
 8004386:	3402      	adds	r4, #2
 8004388:	1d1a      	adds	r2, r3, #4
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	9203      	str	r2, [sp, #12]
 800438e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004392:	9305      	str	r3, [sp, #20]
 8004394:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800444c <_svfiprintf_r+0x1e8>
 8004398:	2203      	movs	r2, #3
 800439a:	4650      	mov	r0, sl
 800439c:	7821      	ldrb	r1, [r4, #0]
 800439e:	f000 fa17 	bl	80047d0 <memchr>
 80043a2:	b138      	cbz	r0, 80043b4 <_svfiprintf_r+0x150>
 80043a4:	2240      	movs	r2, #64	@ 0x40
 80043a6:	9b04      	ldr	r3, [sp, #16]
 80043a8:	eba0 000a 	sub.w	r0, r0, sl
 80043ac:	4082      	lsls	r2, r0
 80043ae:	4313      	orrs	r3, r2
 80043b0:	3401      	adds	r4, #1
 80043b2:	9304      	str	r3, [sp, #16]
 80043b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043b8:	2206      	movs	r2, #6
 80043ba:	4825      	ldr	r0, [pc, #148]	@ (8004450 <_svfiprintf_r+0x1ec>)
 80043bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80043c0:	f000 fa06 	bl	80047d0 <memchr>
 80043c4:	2800      	cmp	r0, #0
 80043c6:	d036      	beq.n	8004436 <_svfiprintf_r+0x1d2>
 80043c8:	4b22      	ldr	r3, [pc, #136]	@ (8004454 <_svfiprintf_r+0x1f0>)
 80043ca:	bb1b      	cbnz	r3, 8004414 <_svfiprintf_r+0x1b0>
 80043cc:	9b03      	ldr	r3, [sp, #12]
 80043ce:	3307      	adds	r3, #7
 80043d0:	f023 0307 	bic.w	r3, r3, #7
 80043d4:	3308      	adds	r3, #8
 80043d6:	9303      	str	r3, [sp, #12]
 80043d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043da:	4433      	add	r3, r6
 80043dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80043de:	e76a      	b.n	80042b6 <_svfiprintf_r+0x52>
 80043e0:	460c      	mov	r4, r1
 80043e2:	2001      	movs	r0, #1
 80043e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80043e8:	e7a8      	b.n	800433c <_svfiprintf_r+0xd8>
 80043ea:	2300      	movs	r3, #0
 80043ec:	f04f 0c0a 	mov.w	ip, #10
 80043f0:	4619      	mov	r1, r3
 80043f2:	3401      	adds	r4, #1
 80043f4:	9305      	str	r3, [sp, #20]
 80043f6:	4620      	mov	r0, r4
 80043f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043fc:	3a30      	subs	r2, #48	@ 0x30
 80043fe:	2a09      	cmp	r2, #9
 8004400:	d903      	bls.n	800440a <_svfiprintf_r+0x1a6>
 8004402:	2b00      	cmp	r3, #0
 8004404:	d0c6      	beq.n	8004394 <_svfiprintf_r+0x130>
 8004406:	9105      	str	r1, [sp, #20]
 8004408:	e7c4      	b.n	8004394 <_svfiprintf_r+0x130>
 800440a:	4604      	mov	r4, r0
 800440c:	2301      	movs	r3, #1
 800440e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004412:	e7f0      	b.n	80043f6 <_svfiprintf_r+0x192>
 8004414:	ab03      	add	r3, sp, #12
 8004416:	9300      	str	r3, [sp, #0]
 8004418:	462a      	mov	r2, r5
 800441a:	4638      	mov	r0, r7
 800441c:	4b0e      	ldr	r3, [pc, #56]	@ (8004458 <_svfiprintf_r+0x1f4>)
 800441e:	a904      	add	r1, sp, #16
 8004420:	f3af 8000 	nop.w
 8004424:	1c42      	adds	r2, r0, #1
 8004426:	4606      	mov	r6, r0
 8004428:	d1d6      	bne.n	80043d8 <_svfiprintf_r+0x174>
 800442a:	89ab      	ldrh	r3, [r5, #12]
 800442c:	065b      	lsls	r3, r3, #25
 800442e:	f53f af2d 	bmi.w	800428c <_svfiprintf_r+0x28>
 8004432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004434:	e72c      	b.n	8004290 <_svfiprintf_r+0x2c>
 8004436:	ab03      	add	r3, sp, #12
 8004438:	9300      	str	r3, [sp, #0]
 800443a:	462a      	mov	r2, r5
 800443c:	4638      	mov	r0, r7
 800443e:	4b06      	ldr	r3, [pc, #24]	@ (8004458 <_svfiprintf_r+0x1f4>)
 8004440:	a904      	add	r1, sp, #16
 8004442:	f000 f87d 	bl	8004540 <_printf_i>
 8004446:	e7ed      	b.n	8004424 <_svfiprintf_r+0x1c0>
 8004448:	08005096 	.word	0x08005096
 800444c:	0800509c 	.word	0x0800509c
 8004450:	080050a0 	.word	0x080050a0
 8004454:	00000000 	.word	0x00000000
 8004458:	080041ad 	.word	0x080041ad

0800445c <_printf_common>:
 800445c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004460:	4616      	mov	r6, r2
 8004462:	4698      	mov	r8, r3
 8004464:	688a      	ldr	r2, [r1, #8]
 8004466:	690b      	ldr	r3, [r1, #16]
 8004468:	4607      	mov	r7, r0
 800446a:	4293      	cmp	r3, r2
 800446c:	bfb8      	it	lt
 800446e:	4613      	movlt	r3, r2
 8004470:	6033      	str	r3, [r6, #0]
 8004472:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004476:	460c      	mov	r4, r1
 8004478:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800447c:	b10a      	cbz	r2, 8004482 <_printf_common+0x26>
 800447e:	3301      	adds	r3, #1
 8004480:	6033      	str	r3, [r6, #0]
 8004482:	6823      	ldr	r3, [r4, #0]
 8004484:	0699      	lsls	r1, r3, #26
 8004486:	bf42      	ittt	mi
 8004488:	6833      	ldrmi	r3, [r6, #0]
 800448a:	3302      	addmi	r3, #2
 800448c:	6033      	strmi	r3, [r6, #0]
 800448e:	6825      	ldr	r5, [r4, #0]
 8004490:	f015 0506 	ands.w	r5, r5, #6
 8004494:	d106      	bne.n	80044a4 <_printf_common+0x48>
 8004496:	f104 0a19 	add.w	sl, r4, #25
 800449a:	68e3      	ldr	r3, [r4, #12]
 800449c:	6832      	ldr	r2, [r6, #0]
 800449e:	1a9b      	subs	r3, r3, r2
 80044a0:	42ab      	cmp	r3, r5
 80044a2:	dc2b      	bgt.n	80044fc <_printf_common+0xa0>
 80044a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80044a8:	6822      	ldr	r2, [r4, #0]
 80044aa:	3b00      	subs	r3, #0
 80044ac:	bf18      	it	ne
 80044ae:	2301      	movne	r3, #1
 80044b0:	0692      	lsls	r2, r2, #26
 80044b2:	d430      	bmi.n	8004516 <_printf_common+0xba>
 80044b4:	4641      	mov	r1, r8
 80044b6:	4638      	mov	r0, r7
 80044b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80044bc:	47c8      	blx	r9
 80044be:	3001      	adds	r0, #1
 80044c0:	d023      	beq.n	800450a <_printf_common+0xae>
 80044c2:	6823      	ldr	r3, [r4, #0]
 80044c4:	6922      	ldr	r2, [r4, #16]
 80044c6:	f003 0306 	and.w	r3, r3, #6
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	bf14      	ite	ne
 80044ce:	2500      	movne	r5, #0
 80044d0:	6833      	ldreq	r3, [r6, #0]
 80044d2:	f04f 0600 	mov.w	r6, #0
 80044d6:	bf08      	it	eq
 80044d8:	68e5      	ldreq	r5, [r4, #12]
 80044da:	f104 041a 	add.w	r4, r4, #26
 80044de:	bf08      	it	eq
 80044e0:	1aed      	subeq	r5, r5, r3
 80044e2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80044e6:	bf08      	it	eq
 80044e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044ec:	4293      	cmp	r3, r2
 80044ee:	bfc4      	itt	gt
 80044f0:	1a9b      	subgt	r3, r3, r2
 80044f2:	18ed      	addgt	r5, r5, r3
 80044f4:	42b5      	cmp	r5, r6
 80044f6:	d11a      	bne.n	800452e <_printf_common+0xd2>
 80044f8:	2000      	movs	r0, #0
 80044fa:	e008      	b.n	800450e <_printf_common+0xb2>
 80044fc:	2301      	movs	r3, #1
 80044fe:	4652      	mov	r2, sl
 8004500:	4641      	mov	r1, r8
 8004502:	4638      	mov	r0, r7
 8004504:	47c8      	blx	r9
 8004506:	3001      	adds	r0, #1
 8004508:	d103      	bne.n	8004512 <_printf_common+0xb6>
 800450a:	f04f 30ff 	mov.w	r0, #4294967295
 800450e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004512:	3501      	adds	r5, #1
 8004514:	e7c1      	b.n	800449a <_printf_common+0x3e>
 8004516:	2030      	movs	r0, #48	@ 0x30
 8004518:	18e1      	adds	r1, r4, r3
 800451a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800451e:	1c5a      	adds	r2, r3, #1
 8004520:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004524:	4422      	add	r2, r4
 8004526:	3302      	adds	r3, #2
 8004528:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800452c:	e7c2      	b.n	80044b4 <_printf_common+0x58>
 800452e:	2301      	movs	r3, #1
 8004530:	4622      	mov	r2, r4
 8004532:	4641      	mov	r1, r8
 8004534:	4638      	mov	r0, r7
 8004536:	47c8      	blx	r9
 8004538:	3001      	adds	r0, #1
 800453a:	d0e6      	beq.n	800450a <_printf_common+0xae>
 800453c:	3601      	adds	r6, #1
 800453e:	e7d9      	b.n	80044f4 <_printf_common+0x98>

08004540 <_printf_i>:
 8004540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004544:	7e0f      	ldrb	r7, [r1, #24]
 8004546:	4691      	mov	r9, r2
 8004548:	2f78      	cmp	r7, #120	@ 0x78
 800454a:	4680      	mov	r8, r0
 800454c:	460c      	mov	r4, r1
 800454e:	469a      	mov	sl, r3
 8004550:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004552:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004556:	d807      	bhi.n	8004568 <_printf_i+0x28>
 8004558:	2f62      	cmp	r7, #98	@ 0x62
 800455a:	d80a      	bhi.n	8004572 <_printf_i+0x32>
 800455c:	2f00      	cmp	r7, #0
 800455e:	f000 80d1 	beq.w	8004704 <_printf_i+0x1c4>
 8004562:	2f58      	cmp	r7, #88	@ 0x58
 8004564:	f000 80b8 	beq.w	80046d8 <_printf_i+0x198>
 8004568:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800456c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004570:	e03a      	b.n	80045e8 <_printf_i+0xa8>
 8004572:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004576:	2b15      	cmp	r3, #21
 8004578:	d8f6      	bhi.n	8004568 <_printf_i+0x28>
 800457a:	a101      	add	r1, pc, #4	@ (adr r1, 8004580 <_printf_i+0x40>)
 800457c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004580:	080045d9 	.word	0x080045d9
 8004584:	080045ed 	.word	0x080045ed
 8004588:	08004569 	.word	0x08004569
 800458c:	08004569 	.word	0x08004569
 8004590:	08004569 	.word	0x08004569
 8004594:	08004569 	.word	0x08004569
 8004598:	080045ed 	.word	0x080045ed
 800459c:	08004569 	.word	0x08004569
 80045a0:	08004569 	.word	0x08004569
 80045a4:	08004569 	.word	0x08004569
 80045a8:	08004569 	.word	0x08004569
 80045ac:	080046eb 	.word	0x080046eb
 80045b0:	08004617 	.word	0x08004617
 80045b4:	080046a5 	.word	0x080046a5
 80045b8:	08004569 	.word	0x08004569
 80045bc:	08004569 	.word	0x08004569
 80045c0:	0800470d 	.word	0x0800470d
 80045c4:	08004569 	.word	0x08004569
 80045c8:	08004617 	.word	0x08004617
 80045cc:	08004569 	.word	0x08004569
 80045d0:	08004569 	.word	0x08004569
 80045d4:	080046ad 	.word	0x080046ad
 80045d8:	6833      	ldr	r3, [r6, #0]
 80045da:	1d1a      	adds	r2, r3, #4
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6032      	str	r2, [r6, #0]
 80045e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80045e8:	2301      	movs	r3, #1
 80045ea:	e09c      	b.n	8004726 <_printf_i+0x1e6>
 80045ec:	6833      	ldr	r3, [r6, #0]
 80045ee:	6820      	ldr	r0, [r4, #0]
 80045f0:	1d19      	adds	r1, r3, #4
 80045f2:	6031      	str	r1, [r6, #0]
 80045f4:	0606      	lsls	r6, r0, #24
 80045f6:	d501      	bpl.n	80045fc <_printf_i+0xbc>
 80045f8:	681d      	ldr	r5, [r3, #0]
 80045fa:	e003      	b.n	8004604 <_printf_i+0xc4>
 80045fc:	0645      	lsls	r5, r0, #25
 80045fe:	d5fb      	bpl.n	80045f8 <_printf_i+0xb8>
 8004600:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004604:	2d00      	cmp	r5, #0
 8004606:	da03      	bge.n	8004610 <_printf_i+0xd0>
 8004608:	232d      	movs	r3, #45	@ 0x2d
 800460a:	426d      	negs	r5, r5
 800460c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004610:	230a      	movs	r3, #10
 8004612:	4858      	ldr	r0, [pc, #352]	@ (8004774 <_printf_i+0x234>)
 8004614:	e011      	b.n	800463a <_printf_i+0xfa>
 8004616:	6821      	ldr	r1, [r4, #0]
 8004618:	6833      	ldr	r3, [r6, #0]
 800461a:	0608      	lsls	r0, r1, #24
 800461c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004620:	d402      	bmi.n	8004628 <_printf_i+0xe8>
 8004622:	0649      	lsls	r1, r1, #25
 8004624:	bf48      	it	mi
 8004626:	b2ad      	uxthmi	r5, r5
 8004628:	2f6f      	cmp	r7, #111	@ 0x6f
 800462a:	6033      	str	r3, [r6, #0]
 800462c:	bf14      	ite	ne
 800462e:	230a      	movne	r3, #10
 8004630:	2308      	moveq	r3, #8
 8004632:	4850      	ldr	r0, [pc, #320]	@ (8004774 <_printf_i+0x234>)
 8004634:	2100      	movs	r1, #0
 8004636:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800463a:	6866      	ldr	r6, [r4, #4]
 800463c:	2e00      	cmp	r6, #0
 800463e:	60a6      	str	r6, [r4, #8]
 8004640:	db05      	blt.n	800464e <_printf_i+0x10e>
 8004642:	6821      	ldr	r1, [r4, #0]
 8004644:	432e      	orrs	r6, r5
 8004646:	f021 0104 	bic.w	r1, r1, #4
 800464a:	6021      	str	r1, [r4, #0]
 800464c:	d04b      	beq.n	80046e6 <_printf_i+0x1a6>
 800464e:	4616      	mov	r6, r2
 8004650:	fbb5 f1f3 	udiv	r1, r5, r3
 8004654:	fb03 5711 	mls	r7, r3, r1, r5
 8004658:	5dc7      	ldrb	r7, [r0, r7]
 800465a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800465e:	462f      	mov	r7, r5
 8004660:	42bb      	cmp	r3, r7
 8004662:	460d      	mov	r5, r1
 8004664:	d9f4      	bls.n	8004650 <_printf_i+0x110>
 8004666:	2b08      	cmp	r3, #8
 8004668:	d10b      	bne.n	8004682 <_printf_i+0x142>
 800466a:	6823      	ldr	r3, [r4, #0]
 800466c:	07df      	lsls	r7, r3, #31
 800466e:	d508      	bpl.n	8004682 <_printf_i+0x142>
 8004670:	6923      	ldr	r3, [r4, #16]
 8004672:	6861      	ldr	r1, [r4, #4]
 8004674:	4299      	cmp	r1, r3
 8004676:	bfde      	ittt	le
 8004678:	2330      	movle	r3, #48	@ 0x30
 800467a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800467e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004682:	1b92      	subs	r2, r2, r6
 8004684:	6122      	str	r2, [r4, #16]
 8004686:	464b      	mov	r3, r9
 8004688:	4621      	mov	r1, r4
 800468a:	4640      	mov	r0, r8
 800468c:	f8cd a000 	str.w	sl, [sp]
 8004690:	aa03      	add	r2, sp, #12
 8004692:	f7ff fee3 	bl	800445c <_printf_common>
 8004696:	3001      	adds	r0, #1
 8004698:	d14a      	bne.n	8004730 <_printf_i+0x1f0>
 800469a:	f04f 30ff 	mov.w	r0, #4294967295
 800469e:	b004      	add	sp, #16
 80046a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046a4:	6823      	ldr	r3, [r4, #0]
 80046a6:	f043 0320 	orr.w	r3, r3, #32
 80046aa:	6023      	str	r3, [r4, #0]
 80046ac:	2778      	movs	r7, #120	@ 0x78
 80046ae:	4832      	ldr	r0, [pc, #200]	@ (8004778 <_printf_i+0x238>)
 80046b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80046b4:	6823      	ldr	r3, [r4, #0]
 80046b6:	6831      	ldr	r1, [r6, #0]
 80046b8:	061f      	lsls	r7, r3, #24
 80046ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80046be:	d402      	bmi.n	80046c6 <_printf_i+0x186>
 80046c0:	065f      	lsls	r7, r3, #25
 80046c2:	bf48      	it	mi
 80046c4:	b2ad      	uxthmi	r5, r5
 80046c6:	6031      	str	r1, [r6, #0]
 80046c8:	07d9      	lsls	r1, r3, #31
 80046ca:	bf44      	itt	mi
 80046cc:	f043 0320 	orrmi.w	r3, r3, #32
 80046d0:	6023      	strmi	r3, [r4, #0]
 80046d2:	b11d      	cbz	r5, 80046dc <_printf_i+0x19c>
 80046d4:	2310      	movs	r3, #16
 80046d6:	e7ad      	b.n	8004634 <_printf_i+0xf4>
 80046d8:	4826      	ldr	r0, [pc, #152]	@ (8004774 <_printf_i+0x234>)
 80046da:	e7e9      	b.n	80046b0 <_printf_i+0x170>
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	f023 0320 	bic.w	r3, r3, #32
 80046e2:	6023      	str	r3, [r4, #0]
 80046e4:	e7f6      	b.n	80046d4 <_printf_i+0x194>
 80046e6:	4616      	mov	r6, r2
 80046e8:	e7bd      	b.n	8004666 <_printf_i+0x126>
 80046ea:	6833      	ldr	r3, [r6, #0]
 80046ec:	6825      	ldr	r5, [r4, #0]
 80046ee:	1d18      	adds	r0, r3, #4
 80046f0:	6961      	ldr	r1, [r4, #20]
 80046f2:	6030      	str	r0, [r6, #0]
 80046f4:	062e      	lsls	r6, r5, #24
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	d501      	bpl.n	80046fe <_printf_i+0x1be>
 80046fa:	6019      	str	r1, [r3, #0]
 80046fc:	e002      	b.n	8004704 <_printf_i+0x1c4>
 80046fe:	0668      	lsls	r0, r5, #25
 8004700:	d5fb      	bpl.n	80046fa <_printf_i+0x1ba>
 8004702:	8019      	strh	r1, [r3, #0]
 8004704:	2300      	movs	r3, #0
 8004706:	4616      	mov	r6, r2
 8004708:	6123      	str	r3, [r4, #16]
 800470a:	e7bc      	b.n	8004686 <_printf_i+0x146>
 800470c:	6833      	ldr	r3, [r6, #0]
 800470e:	2100      	movs	r1, #0
 8004710:	1d1a      	adds	r2, r3, #4
 8004712:	6032      	str	r2, [r6, #0]
 8004714:	681e      	ldr	r6, [r3, #0]
 8004716:	6862      	ldr	r2, [r4, #4]
 8004718:	4630      	mov	r0, r6
 800471a:	f000 f859 	bl	80047d0 <memchr>
 800471e:	b108      	cbz	r0, 8004724 <_printf_i+0x1e4>
 8004720:	1b80      	subs	r0, r0, r6
 8004722:	6060      	str	r0, [r4, #4]
 8004724:	6863      	ldr	r3, [r4, #4]
 8004726:	6123      	str	r3, [r4, #16]
 8004728:	2300      	movs	r3, #0
 800472a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800472e:	e7aa      	b.n	8004686 <_printf_i+0x146>
 8004730:	4632      	mov	r2, r6
 8004732:	4649      	mov	r1, r9
 8004734:	4640      	mov	r0, r8
 8004736:	6923      	ldr	r3, [r4, #16]
 8004738:	47d0      	blx	sl
 800473a:	3001      	adds	r0, #1
 800473c:	d0ad      	beq.n	800469a <_printf_i+0x15a>
 800473e:	6823      	ldr	r3, [r4, #0]
 8004740:	079b      	lsls	r3, r3, #30
 8004742:	d413      	bmi.n	800476c <_printf_i+0x22c>
 8004744:	68e0      	ldr	r0, [r4, #12]
 8004746:	9b03      	ldr	r3, [sp, #12]
 8004748:	4298      	cmp	r0, r3
 800474a:	bfb8      	it	lt
 800474c:	4618      	movlt	r0, r3
 800474e:	e7a6      	b.n	800469e <_printf_i+0x15e>
 8004750:	2301      	movs	r3, #1
 8004752:	4632      	mov	r2, r6
 8004754:	4649      	mov	r1, r9
 8004756:	4640      	mov	r0, r8
 8004758:	47d0      	blx	sl
 800475a:	3001      	adds	r0, #1
 800475c:	d09d      	beq.n	800469a <_printf_i+0x15a>
 800475e:	3501      	adds	r5, #1
 8004760:	68e3      	ldr	r3, [r4, #12]
 8004762:	9903      	ldr	r1, [sp, #12]
 8004764:	1a5b      	subs	r3, r3, r1
 8004766:	42ab      	cmp	r3, r5
 8004768:	dcf2      	bgt.n	8004750 <_printf_i+0x210>
 800476a:	e7eb      	b.n	8004744 <_printf_i+0x204>
 800476c:	2500      	movs	r5, #0
 800476e:	f104 0619 	add.w	r6, r4, #25
 8004772:	e7f5      	b.n	8004760 <_printf_i+0x220>
 8004774:	080050a7 	.word	0x080050a7
 8004778:	080050b8 	.word	0x080050b8

0800477c <memmove>:
 800477c:	4288      	cmp	r0, r1
 800477e:	b510      	push	{r4, lr}
 8004780:	eb01 0402 	add.w	r4, r1, r2
 8004784:	d902      	bls.n	800478c <memmove+0x10>
 8004786:	4284      	cmp	r4, r0
 8004788:	4623      	mov	r3, r4
 800478a:	d807      	bhi.n	800479c <memmove+0x20>
 800478c:	1e43      	subs	r3, r0, #1
 800478e:	42a1      	cmp	r1, r4
 8004790:	d008      	beq.n	80047a4 <memmove+0x28>
 8004792:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004796:	f803 2f01 	strb.w	r2, [r3, #1]!
 800479a:	e7f8      	b.n	800478e <memmove+0x12>
 800479c:	4601      	mov	r1, r0
 800479e:	4402      	add	r2, r0
 80047a0:	428a      	cmp	r2, r1
 80047a2:	d100      	bne.n	80047a6 <memmove+0x2a>
 80047a4:	bd10      	pop	{r4, pc}
 80047a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80047aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80047ae:	e7f7      	b.n	80047a0 <memmove+0x24>

080047b0 <_sbrk_r>:
 80047b0:	b538      	push	{r3, r4, r5, lr}
 80047b2:	2300      	movs	r3, #0
 80047b4:	4d05      	ldr	r5, [pc, #20]	@ (80047cc <_sbrk_r+0x1c>)
 80047b6:	4604      	mov	r4, r0
 80047b8:	4608      	mov	r0, r1
 80047ba:	602b      	str	r3, [r5, #0]
 80047bc:	f7fc ffb4 	bl	8001728 <_sbrk>
 80047c0:	1c43      	adds	r3, r0, #1
 80047c2:	d102      	bne.n	80047ca <_sbrk_r+0x1a>
 80047c4:	682b      	ldr	r3, [r5, #0]
 80047c6:	b103      	cbz	r3, 80047ca <_sbrk_r+0x1a>
 80047c8:	6023      	str	r3, [r4, #0]
 80047ca:	bd38      	pop	{r3, r4, r5, pc}
 80047cc:	200006ec 	.word	0x200006ec

080047d0 <memchr>:
 80047d0:	4603      	mov	r3, r0
 80047d2:	b510      	push	{r4, lr}
 80047d4:	b2c9      	uxtb	r1, r1
 80047d6:	4402      	add	r2, r0
 80047d8:	4293      	cmp	r3, r2
 80047da:	4618      	mov	r0, r3
 80047dc:	d101      	bne.n	80047e2 <memchr+0x12>
 80047de:	2000      	movs	r0, #0
 80047e0:	e003      	b.n	80047ea <memchr+0x1a>
 80047e2:	7804      	ldrb	r4, [r0, #0]
 80047e4:	3301      	adds	r3, #1
 80047e6:	428c      	cmp	r4, r1
 80047e8:	d1f6      	bne.n	80047d8 <memchr+0x8>
 80047ea:	bd10      	pop	{r4, pc}

080047ec <memcpy>:
 80047ec:	440a      	add	r2, r1
 80047ee:	4291      	cmp	r1, r2
 80047f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80047f4:	d100      	bne.n	80047f8 <memcpy+0xc>
 80047f6:	4770      	bx	lr
 80047f8:	b510      	push	{r4, lr}
 80047fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047fe:	4291      	cmp	r1, r2
 8004800:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004804:	d1f9      	bne.n	80047fa <memcpy+0xe>
 8004806:	bd10      	pop	{r4, pc}

08004808 <_realloc_r>:
 8004808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800480c:	4607      	mov	r7, r0
 800480e:	4614      	mov	r4, r2
 8004810:	460d      	mov	r5, r1
 8004812:	b921      	cbnz	r1, 800481e <_realloc_r+0x16>
 8004814:	4611      	mov	r1, r2
 8004816:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800481a:	f7ff bc3b 	b.w	8004094 <_malloc_r>
 800481e:	b92a      	cbnz	r2, 800482c <_realloc_r+0x24>
 8004820:	f7ff fbce 	bl	8003fc0 <_free_r>
 8004824:	4625      	mov	r5, r4
 8004826:	4628      	mov	r0, r5
 8004828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800482c:	f000 f81a 	bl	8004864 <_malloc_usable_size_r>
 8004830:	4284      	cmp	r4, r0
 8004832:	4606      	mov	r6, r0
 8004834:	d802      	bhi.n	800483c <_realloc_r+0x34>
 8004836:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800483a:	d8f4      	bhi.n	8004826 <_realloc_r+0x1e>
 800483c:	4621      	mov	r1, r4
 800483e:	4638      	mov	r0, r7
 8004840:	f7ff fc28 	bl	8004094 <_malloc_r>
 8004844:	4680      	mov	r8, r0
 8004846:	b908      	cbnz	r0, 800484c <_realloc_r+0x44>
 8004848:	4645      	mov	r5, r8
 800484a:	e7ec      	b.n	8004826 <_realloc_r+0x1e>
 800484c:	42b4      	cmp	r4, r6
 800484e:	4622      	mov	r2, r4
 8004850:	4629      	mov	r1, r5
 8004852:	bf28      	it	cs
 8004854:	4632      	movcs	r2, r6
 8004856:	f7ff ffc9 	bl	80047ec <memcpy>
 800485a:	4629      	mov	r1, r5
 800485c:	4638      	mov	r0, r7
 800485e:	f7ff fbaf 	bl	8003fc0 <_free_r>
 8004862:	e7f1      	b.n	8004848 <_realloc_r+0x40>

08004864 <_malloc_usable_size_r>:
 8004864:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004868:	1f18      	subs	r0, r3, #4
 800486a:	2b00      	cmp	r3, #0
 800486c:	bfbc      	itt	lt
 800486e:	580b      	ldrlt	r3, [r1, r0]
 8004870:	18c0      	addlt	r0, r0, r3
 8004872:	4770      	bx	lr

08004874 <_init>:
 8004874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004876:	bf00      	nop
 8004878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800487a:	bc08      	pop	{r3}
 800487c:	469e      	mov	lr, r3
 800487e:	4770      	bx	lr

08004880 <_fini>:
 8004880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004882:	bf00      	nop
 8004884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004886:	bc08      	pop	{r3}
 8004888:	469e      	mov	lr, r3
 800488a:	4770      	bx	lr
