// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="RLWE_enc2,hls_ip_2017_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.634000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=17,HLS_SYN_DSP=192,HLS_SYN_FF=7987,HLS_SYN_LUT=9209}" *)

module RLWE_enc2 (
        ap_clk,
        ap_rst_n,
        s_axi_S_AXI_BUNDLE_AWVALID,
        s_axi_S_AXI_BUNDLE_AWREADY,
        s_axi_S_AXI_BUNDLE_AWADDR,
        s_axi_S_AXI_BUNDLE_WVALID,
        s_axi_S_AXI_BUNDLE_WREADY,
        s_axi_S_AXI_BUNDLE_WDATA,
        s_axi_S_AXI_BUNDLE_WSTRB,
        s_axi_S_AXI_BUNDLE_ARVALID,
        s_axi_S_AXI_BUNDLE_ARREADY,
        s_axi_S_AXI_BUNDLE_ARADDR,
        s_axi_S_AXI_BUNDLE_RVALID,
        s_axi_S_AXI_BUNDLE_RREADY,
        s_axi_S_AXI_BUNDLE_RDATA,
        s_axi_S_AXI_BUNDLE_RRESP,
        s_axi_S_AXI_BUNDLE_BVALID,
        s_axi_S_AXI_BUNDLE_BREADY,
        s_axi_S_AXI_BUNDLE_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 31'd1;
parameter    ap_ST_fsm_state2 = 31'd2;
parameter    ap_ST_fsm_state3 = 31'd4;
parameter    ap_ST_fsm_state4 = 31'd8;
parameter    ap_ST_fsm_state5 = 31'd16;
parameter    ap_ST_fsm_state6 = 31'd32;
parameter    ap_ST_fsm_state7 = 31'd64;
parameter    ap_ST_fsm_state8 = 31'd128;
parameter    ap_ST_fsm_state9 = 31'd256;
parameter    ap_ST_fsm_state10 = 31'd512;
parameter    ap_ST_fsm_state11 = 31'd1024;
parameter    ap_ST_fsm_state12 = 31'd2048;
parameter    ap_ST_fsm_state13 = 31'd4096;
parameter    ap_ST_fsm_state14 = 31'd8192;
parameter    ap_ST_fsm_state15 = 31'd16384;
parameter    ap_ST_fsm_state16 = 31'd32768;
parameter    ap_ST_fsm_state17 = 31'd65536;
parameter    ap_ST_fsm_state18 = 31'd131072;
parameter    ap_ST_fsm_state19 = 31'd262144;
parameter    ap_ST_fsm_state20 = 31'd524288;
parameter    ap_ST_fsm_state21 = 31'd1048576;
parameter    ap_ST_fsm_state22 = 31'd2097152;
parameter    ap_ST_fsm_state23 = 31'd4194304;
parameter    ap_ST_fsm_state24 = 31'd8388608;
parameter    ap_ST_fsm_state25 = 31'd16777216;
parameter    ap_ST_fsm_state26 = 31'd33554432;
parameter    ap_ST_fsm_state27 = 31'd67108864;
parameter    ap_ST_fsm_state28 = 31'd134217728;
parameter    ap_ST_fsm_state29 = 31'd268435456;
parameter    ap_ST_fsm_state30 = 31'd536870912;
parameter    ap_ST_fsm_state31 = 31'd1073741824;
parameter    C_S_AXI_S_AXI_BUNDLE_DATA_WIDTH = 32;
parameter    C_S_AXI_S_AXI_BUNDLE_ADDR_WIDTH = 12;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_S_AXI_BUNDLE_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_S_AXI_BUNDLE_AWVALID;
output   s_axi_S_AXI_BUNDLE_AWREADY;
input  [C_S_AXI_S_AXI_BUNDLE_ADDR_WIDTH - 1:0] s_axi_S_AXI_BUNDLE_AWADDR;
input   s_axi_S_AXI_BUNDLE_WVALID;
output   s_axi_S_AXI_BUNDLE_WREADY;
input  [C_S_AXI_S_AXI_BUNDLE_DATA_WIDTH - 1:0] s_axi_S_AXI_BUNDLE_WDATA;
input  [C_S_AXI_S_AXI_BUNDLE_WSTRB_WIDTH - 1:0] s_axi_S_AXI_BUNDLE_WSTRB;
input   s_axi_S_AXI_BUNDLE_ARVALID;
output   s_axi_S_AXI_BUNDLE_ARREADY;
input  [C_S_AXI_S_AXI_BUNDLE_ADDR_WIDTH - 1:0] s_axi_S_AXI_BUNDLE_ARADDR;
output   s_axi_S_AXI_BUNDLE_RVALID;
input   s_axi_S_AXI_BUNDLE_RREADY;
output  [C_S_AXI_S_AXI_BUNDLE_DATA_WIDTH - 1:0] s_axi_S_AXI_BUNDLE_RDATA;
output  [1:0] s_axi_S_AXI_BUNDLE_RRESP;
output   s_axi_S_AXI_BUNDLE_BVALID;
input   s_axi_S_AXI_BUNDLE_BREADY;
output  [1:0] s_axi_S_AXI_BUNDLE_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [30:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg    a_ce0;
wire   [15:0] a_q0;
reg   [7:0] c1_address0;
reg    c1_ce0;
reg    c1_we0;
reg   [15:0] c1_d0;
wire   [15:0] c1_q0;
reg   [7:0] c2_address0;
reg    c2_ce0;
reg    c2_we0;
reg   [15:0] c2_d0;
wire   [15:0] c2_q0;
wire   [7:0] m_address0;
reg    m_ce0;
wire   [15:0] m_q0;
reg    p_ce0;
wire   [15:0] p_q0;
wire   [8:0] i_4_fu_295_p2;
reg   [8:0] i_4_reg_646;
wire    ap_CS_fsm_state2;
wire   [63:0] tmp_fu_301_p1;
reg   [63:0] tmp_reg_651;
wire   [0:0] exitcond_fu_289_p2;
wire   [8:0] j_fu_331_p2;
reg   [8:0] j_reg_664;
wire    ap_CS_fsm_state9;
reg   [7:0] e3_addr_reg_669;
wire   [0:0] exitcond_i_fu_325_p2;
wire   [16:0] a_1_fu_351_p2;
reg   [16:0] a_1_reg_679;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire   [31:0] lowbits_r_fu_366_p1;
reg   [31:0] lowbits_r_reg_689;
wire    ap_CS_fsm_state12;
reg   [31:0] lowbits_l_reg_694;
wire   [44:0] pp2_fu_392_p2;
reg   [44:0] pp2_reg_699;
wire    ap_CS_fsm_state13;
reg   [12:0] tmp_60_reg_704;
wire   [8:0] j_5_fu_437_p2;
reg   [8:0] j_5_reg_712;
wire    ap_CS_fsm_state18;
wire   [0:0] exitcond_i2_fu_431_p2;
reg   [7:0] c1_addr_reg_722;
wire   [16:0] a_2_fu_457_p2;
reg   [16:0] a_2_reg_727;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire   [31:0] lowbits_r_1_fu_472_p1;
reg   [31:0] lowbits_r_1_reg_737;
wire    ap_CS_fsm_state21;
reg   [31:0] lowbits_l_1_reg_742;
wire   [44:0] pp2_4_fu_498_p2;
reg   [44:0] pp2_4_reg_747;
wire    ap_CS_fsm_state22;
reg   [12:0] tmp_62_reg_752;
wire   [8:0] j_6_fu_543_p2;
reg   [8:0] j_6_reg_760;
wire    ap_CS_fsm_state25;
wire   [0:0] exitcond_i1_fu_537_p2;
reg   [7:0] c2_addr_reg_770;
wire   [16:0] a_3_fu_563_p2;
reg   [16:0] a_3_reg_775;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire   [31:0] lowbits_r_2_fu_578_p1;
reg   [31:0] lowbits_r_2_reg_785;
wire    ap_CS_fsm_state28;
reg   [31:0] lowbits_l_2_reg_790;
wire   [44:0] pp2_6_fu_604_p2;
reg   [44:0] pp2_6_reg_795;
wire    ap_CS_fsm_state29;
reg   [12:0] tmp_64_reg_800;
reg   [7:0] e1_address0;
reg    e1_ce0;
reg    e1_we0;
reg   [15:0] e1_d0;
wire   [15:0] e1_q0;
reg    e1_ce1;
reg    e1_we1;
wire   [15:0] e1_q1;
reg   [7:0] e2_address0;
reg    e2_ce0;
reg    e2_we0;
reg   [15:0] e2_d0;
wire   [15:0] e2_q0;
reg    e2_ce1;
reg    e2_we1;
wire   [15:0] e2_q1;
reg   [7:0] e3_address0;
reg    e3_ce0;
reg    e3_we0;
reg   [15:0] e3_d0;
wire   [15:0] e3_q0;
reg    e3_ce1;
reg    e3_we1;
wire   [15:0] e3_q1;
reg   [7:0] encoded_m_address0;
reg    encoded_m_ce0;
reg    encoded_m_we0;
wire   [15:0] encoded_m_d0;
wire   [15:0] encoded_m_q0;
wire    grp_fwd_ntt2_fu_237_ap_start;
wire    grp_fwd_ntt2_fu_237_ap_done;
wire    grp_fwd_ntt2_fu_237_ap_idle;
wire    grp_fwd_ntt2_fu_237_ap_ready;
wire   [7:0] grp_fwd_ntt2_fu_237_a_address0;
wire    grp_fwd_ntt2_fu_237_a_ce0;
wire    grp_fwd_ntt2_fu_237_a_we0;
wire   [15:0] grp_fwd_ntt2_fu_237_a_d0;
reg   [15:0] grp_fwd_ntt2_fu_237_a_q0;
wire   [7:0] grp_fwd_ntt2_fu_237_a_address1;
wire    grp_fwd_ntt2_fu_237_a_ce1;
wire    grp_fwd_ntt2_fu_237_a_we1;
wire   [15:0] grp_fwd_ntt2_fu_237_a_d1;
reg   [15:0] grp_fwd_ntt2_fu_237_a_q1;
wire    grp_fwd_ntt2_fu_244_ap_start;
wire    grp_fwd_ntt2_fu_244_ap_done;
wire    grp_fwd_ntt2_fu_244_ap_idle;
wire    grp_fwd_ntt2_fu_244_ap_ready;
wire   [7:0] grp_fwd_ntt2_fu_244_a_address0;
wire    grp_fwd_ntt2_fu_244_a_ce0;
wire    grp_fwd_ntt2_fu_244_a_we0;
wire   [15:0] grp_fwd_ntt2_fu_244_a_d0;
wire   [7:0] grp_fwd_ntt2_fu_244_a_address1;
wire    grp_fwd_ntt2_fu_244_a_ce1;
wire    grp_fwd_ntt2_fu_244_a_we1;
wire   [15:0] grp_fwd_ntt2_fu_244_a_d1;
wire    grp_knuth_yao2_fu_251_ap_start;
wire    grp_knuth_yao2_fu_251_ap_done;
wire    grp_knuth_yao2_fu_251_ap_idle;
wire    grp_knuth_yao2_fu_251_ap_ready;
wire   [7:0] grp_knuth_yao2_fu_251_a_address0;
wire    grp_knuth_yao2_fu_251_a_ce0;
wire    grp_knuth_yao2_fu_251_a_we0;
wire   [15:0] grp_knuth_yao2_fu_251_a_d0;
wire    grp_coefficient_mul2_fu_266_ap_start;
wire    grp_coefficient_mul2_fu_266_ap_done;
wire    grp_coefficient_mul2_fu_266_ap_idle;
wire    grp_coefficient_mul2_fu_266_ap_ready;
wire   [7:0] grp_coefficient_mul2_fu_266_out_r_address0;
wire    grp_coefficient_mul2_fu_266_out_r_ce0;
wire    grp_coefficient_mul2_fu_266_out_r_we0;
wire   [15:0] grp_coefficient_mul2_fu_266_out_r_d0;
wire   [7:0] grp_coefficient_mul2_fu_266_b_address0;
wire    grp_coefficient_mul2_fu_266_b_ce0;
reg   [15:0] grp_coefficient_mul2_fu_266_b_q0;
wire   [7:0] grp_coefficient_mul2_fu_266_c_address0;
wire    grp_coefficient_mul2_fu_266_c_ce0;
wire    grp_rearrange2_fu_277_ap_start;
wire    grp_rearrange2_fu_277_ap_done;
wire    grp_rearrange2_fu_277_ap_idle;
wire    grp_rearrange2_fu_277_ap_ready;
wire   [7:0] grp_rearrange2_fu_277_a_address0;
wire    grp_rearrange2_fu_277_a_ce0;
wire    grp_rearrange2_fu_277_a_we0;
wire   [15:0] grp_rearrange2_fu_277_a_d0;
wire    grp_rearrange2_fu_283_ap_start;
wire    grp_rearrange2_fu_283_ap_done;
wire    grp_rearrange2_fu_283_ap_idle;
wire    grp_rearrange2_fu_283_ap_ready;
wire   [7:0] grp_rearrange2_fu_283_a_address0;
wire    grp_rearrange2_fu_283_a_ce0;
wire    grp_rearrange2_fu_283_a_we0;
wire   [15:0] grp_rearrange2_fu_283_a_d0;
reg   [8:0] i_reg_193;
wire    ap_CS_fsm_state3;
reg   [8:0] j_i_reg_204;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state14;
reg   [8:0] j_i1_reg_215;
wire    ap_CS_fsm_state17;
reg    ap_block_state17_on_subcall_done;
wire    ap_CS_fsm_state23;
reg   [8:0] j_i2_reg_226;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state30;
reg    ap_reg_grp_fwd_ntt2_fu_237_ap_start;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state15;
reg    ap_reg_grp_fwd_ntt2_fu_244_ap_start;
reg    ap_reg_grp_knuth_yao2_fu_251_ap_start;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
reg    ap_reg_grp_coefficient_mul2_fu_266_ap_start;
reg    ap_reg_grp_rearrange2_fu_277_ap_start;
wire    ap_CS_fsm_state31;
reg    ap_reg_grp_rearrange2_fu_283_ap_start;
wire   [63:0] tmp_i_fu_337_p1;
wire   [63:0] tmp_i3_fu_443_p1;
wire   [63:0] tmp_i4_fu_549_p1;
wire   [15:0] tmp_3_i_i_fu_426_p1;
wire   [15:0] tmp_3_i_i1_fu_532_p1;
wire   [15:0] tmp_3_i_i2_fu_638_p1;
wire   [15:0] tmp_108_fu_306_p2;
wire   [15:0] tmp_109_fu_312_p2;
wire   [16:0] tmp_118_i_cast_fu_347_p1;
wire   [16:0] tmp_i_cast_fu_343_p1;
wire   [52:0] grp_fu_360_p0;
wire   [16:0] grp_fu_360_p1;
wire   [63:0] grp_fu_360_p2;
wire   [31:0] pp1_fu_383_p1;
wire   [31:0] pp2_fu_392_p1;
wire   [44:0] pp1_fu_383_p2;
wire   [44:0] pp1_4_cast_fu_408_p1;
wire   [44:0] pp2_3_fu_411_p2;
wire   [12:0] tmp_61_fu_416_p4;
wire   [16:0] tmp_116_i_cast_fu_453_p1;
wire   [16:0] tmp_i4_cast_fu_449_p1;
wire   [52:0] grp_fu_466_p0;
wire   [16:0] grp_fu_466_p1;
wire   [63:0] grp_fu_466_p2;
wire   [31:0] pp1_1_fu_489_p1;
wire   [31:0] pp2_4_fu_498_p1;
wire   [44:0] pp1_1_fu_489_p2;
wire   [44:0] pp1_3_i_cast_fu_514_p1;
wire   [44:0] pp2_5_fu_517_p2;
wire   [12:0] tmp_63_fu_522_p4;
wire   [16:0] tmp_116_i20_cast_fu_559_p1;
wire   [16:0] tmp_i17_cast_fu_555_p1;
wire   [52:0] grp_fu_572_p0;
wire   [16:0] grp_fu_572_p1;
wire   [63:0] grp_fu_572_p2;
wire   [31:0] pp1_2_fu_595_p1;
wire   [31:0] pp2_6_fu_604_p1;
wire   [44:0] pp1_2_fu_595_p2;
wire   [44:0] pp1_3_i33_cast_fu_620_p1;
wire   [44:0] pp2_7_fu_623_p2;
wire   [12:0] tmp_65_fu_628_p4;
reg    ap_block_state31_on_subcall_done;
reg   [30:0] ap_NS_fsm;
wire   [63:0] grp_fu_360_p10;
wire   [63:0] grp_fu_466_p10;
wire   [63:0] grp_fu_572_p10;
wire   [44:0] pp1_1_fu_489_p10;
wire   [44:0] pp1_2_fu_595_p10;
wire   [44:0] pp1_fu_383_p10;
wire   [44:0] pp2_4_fu_498_p10;
wire   [44:0] pp2_6_fu_604_p10;
wire   [44:0] pp2_fu_392_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 31'd1;
#0 ap_reg_grp_fwd_ntt2_fu_237_ap_start = 1'b0;
#0 ap_reg_grp_fwd_ntt2_fu_244_ap_start = 1'b0;
#0 ap_reg_grp_knuth_yao2_fu_251_ap_start = 1'b0;
#0 ap_reg_grp_coefficient_mul2_fu_266_ap_start = 1'b0;
#0 ap_reg_grp_rearrange2_fu_277_ap_start = 1'b0;
#0 ap_reg_grp_rearrange2_fu_283_ap_start = 1'b0;
end

RLWE_enc2_S_AXI_BUNDLE_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_S_AXI_BUNDLE_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_S_AXI_BUNDLE_DATA_WIDTH ))
RLWE_enc2_S_AXI_BUNDLE_s_axi_U(
    .AWVALID(s_axi_S_AXI_BUNDLE_AWVALID),
    .AWREADY(s_axi_S_AXI_BUNDLE_AWREADY),
    .AWADDR(s_axi_S_AXI_BUNDLE_AWADDR),
    .WVALID(s_axi_S_AXI_BUNDLE_WVALID),
    .WREADY(s_axi_S_AXI_BUNDLE_WREADY),
    .WDATA(s_axi_S_AXI_BUNDLE_WDATA),
    .WSTRB(s_axi_S_AXI_BUNDLE_WSTRB),
    .ARVALID(s_axi_S_AXI_BUNDLE_ARVALID),
    .ARREADY(s_axi_S_AXI_BUNDLE_ARREADY),
    .ARADDR(s_axi_S_AXI_BUNDLE_ARADDR),
    .RVALID(s_axi_S_AXI_BUNDLE_RVALID),
    .RREADY(s_axi_S_AXI_BUNDLE_RREADY),
    .RDATA(s_axi_S_AXI_BUNDLE_RDATA),
    .RRESP(s_axi_S_AXI_BUNDLE_RRESP),
    .BVALID(s_axi_S_AXI_BUNDLE_BVALID),
    .BREADY(s_axi_S_AXI_BUNDLE_BREADY),
    .BRESP(s_axi_S_AXI_BUNDLE_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .a_address0(grp_coefficient_mul2_fu_266_b_address0),
    .a_ce0(a_ce0),
    .a_q0(a_q0),
    .c1_address0(c1_address0),
    .c1_ce0(c1_ce0),
    .c1_we0(c1_we0),
    .c1_d0(c1_d0),
    .c1_q0(c1_q0),
    .c2_address0(c2_address0),
    .c2_ce0(c2_ce0),
    .c2_we0(c2_we0),
    .c2_d0(c2_d0),
    .c2_q0(c2_q0),
    .m_address0(m_address0),
    .m_ce0(m_ce0),
    .m_q0(m_q0),
    .p_address0(grp_coefficient_mul2_fu_266_b_address0),
    .p_ce0(p_ce0),
    .p_q0(p_q0)
);

RLWE_enc2_e1 #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
e1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(e1_address0),
    .ce0(e1_ce0),
    .we0(e1_we0),
    .d0(e1_d0),
    .q0(e1_q0),
    .address1(grp_fwd_ntt2_fu_237_a_address1),
    .ce1(e1_ce1),
    .we1(e1_we1),
    .d1(grp_fwd_ntt2_fu_237_a_d1),
    .q1(e1_q1)
);

RLWE_enc2_e1 #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
e2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(e2_address0),
    .ce0(e2_ce0),
    .we0(e2_we0),
    .d0(e2_d0),
    .q0(e2_q0),
    .address1(grp_fwd_ntt2_fu_237_a_address1),
    .ce1(e2_ce1),
    .we1(e2_we1),
    .d1(grp_fwd_ntt2_fu_237_a_d1),
    .q1(e2_q1)
);

RLWE_enc2_e1 #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
e3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(e3_address0),
    .ce0(e3_ce0),
    .we0(e3_we0),
    .d0(e3_d0),
    .q0(e3_q0),
    .address1(grp_fwd_ntt2_fu_244_a_address1),
    .ce1(e3_ce1),
    .we1(e3_we1),
    .d1(grp_fwd_ntt2_fu_244_a_d1),
    .q1(e3_q1)
);

RLWE_enc2_encoded_m #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
encoded_m_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(encoded_m_address0),
    .ce0(encoded_m_ce0),
    .we0(encoded_m_we0),
    .d0(encoded_m_d0),
    .q0(encoded_m_q0)
);

fwd_ntt2 grp_fwd_ntt2_fu_237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fwd_ntt2_fu_237_ap_start),
    .ap_done(grp_fwd_ntt2_fu_237_ap_done),
    .ap_idle(grp_fwd_ntt2_fu_237_ap_idle),
    .ap_ready(grp_fwd_ntt2_fu_237_ap_ready),
    .a_address0(grp_fwd_ntt2_fu_237_a_address0),
    .a_ce0(grp_fwd_ntt2_fu_237_a_ce0),
    .a_we0(grp_fwd_ntt2_fu_237_a_we0),
    .a_d0(grp_fwd_ntt2_fu_237_a_d0),
    .a_q0(grp_fwd_ntt2_fu_237_a_q0),
    .a_address1(grp_fwd_ntt2_fu_237_a_address1),
    .a_ce1(grp_fwd_ntt2_fu_237_a_ce1),
    .a_we1(grp_fwd_ntt2_fu_237_a_we1),
    .a_d1(grp_fwd_ntt2_fu_237_a_d1),
    .a_q1(grp_fwd_ntt2_fu_237_a_q1)
);

fwd_ntt2 grp_fwd_ntt2_fu_244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fwd_ntt2_fu_244_ap_start),
    .ap_done(grp_fwd_ntt2_fu_244_ap_done),
    .ap_idle(grp_fwd_ntt2_fu_244_ap_idle),
    .ap_ready(grp_fwd_ntt2_fu_244_ap_ready),
    .a_address0(grp_fwd_ntt2_fu_244_a_address0),
    .a_ce0(grp_fwd_ntt2_fu_244_a_ce0),
    .a_we0(grp_fwd_ntt2_fu_244_a_we0),
    .a_d0(grp_fwd_ntt2_fu_244_a_d0),
    .a_q0(e3_q0),
    .a_address1(grp_fwd_ntt2_fu_244_a_address1),
    .a_ce1(grp_fwd_ntt2_fu_244_a_ce1),
    .a_we1(grp_fwd_ntt2_fu_244_a_we1),
    .a_d1(grp_fwd_ntt2_fu_244_a_d1),
    .a_q1(e3_q1)
);

knuth_yao2 grp_knuth_yao2_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_knuth_yao2_fu_251_ap_start),
    .ap_done(grp_knuth_yao2_fu_251_ap_done),
    .ap_idle(grp_knuth_yao2_fu_251_ap_idle),
    .ap_ready(grp_knuth_yao2_fu_251_ap_ready),
    .a_address0(grp_knuth_yao2_fu_251_a_address0),
    .a_ce0(grp_knuth_yao2_fu_251_a_ce0),
    .a_we0(grp_knuth_yao2_fu_251_a_we0),
    .a_d0(grp_knuth_yao2_fu_251_a_d0)
);

coefficient_mul2 grp_coefficient_mul2_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_coefficient_mul2_fu_266_ap_start),
    .ap_done(grp_coefficient_mul2_fu_266_ap_done),
    .ap_idle(grp_coefficient_mul2_fu_266_ap_idle),
    .ap_ready(grp_coefficient_mul2_fu_266_ap_ready),
    .out_r_address0(grp_coefficient_mul2_fu_266_out_r_address0),
    .out_r_ce0(grp_coefficient_mul2_fu_266_out_r_ce0),
    .out_r_we0(grp_coefficient_mul2_fu_266_out_r_we0),
    .out_r_d0(grp_coefficient_mul2_fu_266_out_r_d0),
    .b_address0(grp_coefficient_mul2_fu_266_b_address0),
    .b_ce0(grp_coefficient_mul2_fu_266_b_ce0),
    .b_q0(grp_coefficient_mul2_fu_266_b_q0),
    .c_address0(grp_coefficient_mul2_fu_266_c_address0),
    .c_ce0(grp_coefficient_mul2_fu_266_c_ce0),
    .c_q0(e1_q0)
);

rearrange2 grp_rearrange2_fu_277(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_rearrange2_fu_277_ap_start),
    .ap_done(grp_rearrange2_fu_277_ap_done),
    .ap_idle(grp_rearrange2_fu_277_ap_idle),
    .ap_ready(grp_rearrange2_fu_277_ap_ready),
    .a_address0(grp_rearrange2_fu_277_a_address0),
    .a_ce0(grp_rearrange2_fu_277_a_ce0),
    .a_we0(grp_rearrange2_fu_277_a_we0),
    .a_d0(grp_rearrange2_fu_277_a_d0),
    .a_q0(c1_q0)
);

rearrange2 grp_rearrange2_fu_283(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_rearrange2_fu_283_ap_start),
    .ap_done(grp_rearrange2_fu_283_ap_done),
    .ap_idle(grp_rearrange2_fu_283_ap_idle),
    .ap_ready(grp_rearrange2_fu_283_ap_ready),
    .a_address0(grp_rearrange2_fu_283_a_address0),
    .a_ce0(grp_rearrange2_fu_283_a_ce0),
    .a_we0(grp_rearrange2_fu_283_a_we0),
    .a_d0(grp_rearrange2_fu_283_a_d0),
    .a_q0(c2_q0)
);

RLWE_enc2_mul_53nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 53 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 64 ))
RLWE_enc2_mul_53nkbM_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_360_p0),
    .din1(grp_fu_360_p1),
    .ce(1'b1),
    .dout(grp_fu_360_p2)
);

RLWE_enc2_mul_53nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 53 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 64 ))
RLWE_enc2_mul_53nkbM_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_466_p0),
    .din1(grp_fu_466_p1),
    .ce(1'b1),
    .dout(grp_fu_466_p2)
);

RLWE_enc2_mul_53nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 53 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 64 ))
RLWE_enc2_mul_53nkbM_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_572_p0),
    .din1(grp_fu_572_p1),
    .ce(1'b1),
    .dout(grp_fu_572_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_coefficient_mul2_fu_266_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state18) & (exitcond_i2_fu_431_p2 == 1'd1)))) begin
            ap_reg_grp_coefficient_mul2_fu_266_ap_start <= 1'b1;
        end else if ((grp_coefficient_mul2_fu_266_ap_ready == 1'b1)) begin
            ap_reg_grp_coefficient_mul2_fu_266_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_fwd_ntt2_fu_237_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state9) & (exitcond_i_fu_325_p2 == 1'd1)))) begin
            ap_reg_grp_fwd_ntt2_fu_237_ap_start <= 1'b1;
        end else if ((grp_fwd_ntt2_fu_237_ap_ready == 1'b1)) begin
            ap_reg_grp_fwd_ntt2_fu_237_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_fwd_ntt2_fu_244_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_reg_grp_fwd_ntt2_fu_244_ap_start <= 1'b1;
        end else if ((grp_fwd_ntt2_fu_244_ap_ready == 1'b1)) begin
            ap_reg_grp_fwd_ntt2_fu_244_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_knuth_yao2_fu_251_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state2) & (exitcond_fu_289_p2 == 1'd1)))) begin
            ap_reg_grp_knuth_yao2_fu_251_ap_start <= 1'b1;
        end else if ((grp_knuth_yao2_fu_251_ap_ready == 1'b1)) begin
            ap_reg_grp_knuth_yao2_fu_251_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_rearrange2_fu_277_ap_start <= 1'b0;
    end else begin
        if (((exitcond_i1_fu_537_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
            ap_reg_grp_rearrange2_fu_277_ap_start <= 1'b1;
        end else if ((grp_rearrange2_fu_277_ap_ready == 1'b1)) begin
            ap_reg_grp_rearrange2_fu_277_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_rearrange2_fu_283_ap_start <= 1'b0;
    end else begin
        if (((exitcond_i1_fu_537_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
            ap_reg_grp_rearrange2_fu_283_ap_start <= 1'b1;
        end else if ((grp_rearrange2_fu_283_ap_ready == 1'b1)) begin
            ap_reg_grp_rearrange2_fu_283_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_193 <= i_4_reg_646;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_193 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        j_i1_reg_215 <= j_5_reg_712;
    end else if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
        j_i1_reg_215 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        j_i2_reg_226 <= j_6_reg_760;
    end else if (((grp_coefficient_mul2_fu_266_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        j_i2_reg_226 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        j_i_reg_204 <= j_reg_664;
    end else if (((grp_knuth_yao2_fu_251_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        j_i_reg_204 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_1_reg_679 <= a_1_fu_351_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        a_2_reg_727 <= a_2_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        a_3_reg_775 <= a_3_fu_563_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (exitcond_i2_fu_431_p2 == 1'd0))) begin
        c1_addr_reg_722 <= tmp_i3_fu_443_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (exitcond_i1_fu_537_p2 == 1'd0))) begin
        c2_addr_reg_770 <= tmp_i4_fu_549_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (exitcond_i_fu_325_p2 == 1'd0))) begin
        e3_addr_reg_669 <= tmp_i_fu_337_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_4_reg_646 <= i_4_fu_295_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        j_5_reg_712 <= j_5_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        j_6_reg_760 <= j_6_fu_543_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j_reg_664 <= j_fu_331_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        lowbits_l_1_reg_742 <= {{grp_fu_466_p2[63:32]}};
        lowbits_r_1_reg_737 <= lowbits_r_1_fu_472_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        lowbits_l_2_reg_790 <= {{grp_fu_572_p2[63:32]}};
        lowbits_r_2_reg_785 <= lowbits_r_2_fu_578_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        lowbits_l_reg_694 <= {{grp_fu_360_p2[63:32]}};
        lowbits_r_reg_689 <= lowbits_r_fu_366_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        pp2_4_reg_747 <= pp2_4_fu_498_p2;
        tmp_62_reg_752 <= {{pp1_1_fu_489_p2[44:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        pp2_6_reg_795 <= pp2_6_fu_604_p2;
        tmp_64_reg_800 <= {{pp1_2_fu_595_p2[44:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pp2_reg_699 <= pp2_fu_392_p2;
        tmp_60_reg_704 <= {{pp1_fu_383_p2[44:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond_fu_289_p2 == 1'd0))) begin
        tmp_reg_651[8 : 0] <= tmp_fu_301_p1[8 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        a_ce0 = grp_coefficient_mul2_fu_266_b_ce0;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state31_on_subcall_done) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state31_on_subcall_done) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        c1_address0 = c1_addr_reg_722;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        c1_address0 = tmp_i3_fu_443_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c1_address0 = grp_rearrange2_fu_277_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        c1_address0 = grp_coefficient_mul2_fu_266_out_r_address0;
    end else begin
        c1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18))) begin
        c1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c1_ce0 = grp_rearrange2_fu_277_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        c1_ce0 = grp_coefficient_mul2_fu_266_out_r_ce0;
    end else begin
        c1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        c1_d0 = tmp_3_i_i1_fu_532_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c1_d0 = grp_rearrange2_fu_277_a_d0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        c1_d0 = grp_coefficient_mul2_fu_266_out_r_d0;
    end else begin
        c1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        c1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c1_we0 = grp_rearrange2_fu_277_a_we0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        c1_we0 = grp_coefficient_mul2_fu_266_out_r_we0;
    end else begin
        c1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        c2_address0 = c2_addr_reg_770;
    end else if (((1'b1 == ap_CS_fsm_state25) & (exitcond_i1_fu_537_p2 == 1'd0))) begin
        c2_address0 = tmp_i4_fu_549_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c2_address0 = grp_rearrange2_fu_283_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        c2_address0 = grp_coefficient_mul2_fu_266_out_r_address0;
    end else begin
        c2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((1'b1 == ap_CS_fsm_state25) & (exitcond_i1_fu_537_p2 == 1'd0)))) begin
        c2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c2_ce0 = grp_rearrange2_fu_283_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        c2_ce0 = grp_coefficient_mul2_fu_266_out_r_ce0;
    end else begin
        c2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        c2_d0 = tmp_3_i_i2_fu_638_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c2_d0 = grp_rearrange2_fu_283_a_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        c2_d0 = grp_coefficient_mul2_fu_266_out_r_d0;
    end else begin
        c2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        c2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c2_we0 = grp_rearrange2_fu_283_a_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        c2_we0 = grp_coefficient_mul2_fu_266_out_r_we0;
    end else begin
        c2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state17))) begin
        e1_address0 = grp_coefficient_mul2_fu_266_c_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e1_address0 = grp_knuth_yao2_fu_251_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        e1_address0 = grp_fwd_ntt2_fu_237_a_address0;
    end else begin
        e1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state17))) begin
        e1_ce0 = grp_coefficient_mul2_fu_266_c_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e1_ce0 = grp_knuth_yao2_fu_251_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        e1_ce0 = grp_fwd_ntt2_fu_237_a_ce0;
    end else begin
        e1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e1_ce1 = grp_fwd_ntt2_fu_237_a_ce1;
    end else begin
        e1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e1_d0 = grp_knuth_yao2_fu_251_a_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        e1_d0 = grp_fwd_ntt2_fu_237_a_d0;
    end else begin
        e1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e1_we0 = grp_knuth_yao2_fu_251_a_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        e1_we0 = grp_fwd_ntt2_fu_237_a_we0;
    end else begin
        e1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e1_we1 = grp_fwd_ntt2_fu_237_a_we1;
    end else begin
        e1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        e2_address0 = tmp_i3_fu_443_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        e2_address0 = grp_knuth_yao2_fu_251_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        e2_address0 = grp_fwd_ntt2_fu_237_a_address0;
    end else begin
        e2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        e2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        e2_ce0 = grp_knuth_yao2_fu_251_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        e2_ce0 = grp_fwd_ntt2_fu_237_a_ce0;
    end else begin
        e2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        e2_ce1 = grp_fwd_ntt2_fu_237_a_ce1;
    end else begin
        e2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        e2_d0 = grp_knuth_yao2_fu_251_a_d0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        e2_d0 = grp_fwd_ntt2_fu_237_a_d0;
    end else begin
        e2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        e2_we0 = grp_knuth_yao2_fu_251_a_we0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        e2_we0 = grp_fwd_ntt2_fu_237_a_we0;
    end else begin
        e2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        e2_we1 = grp_fwd_ntt2_fu_237_a_we1;
    end else begin
        e2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        e3_address0 = tmp_i4_fu_549_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        e3_address0 = e3_addr_reg_669;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        e3_address0 = tmp_i_fu_337_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        e3_address0 = grp_knuth_yao2_fu_251_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        e3_address0 = grp_fwd_ntt2_fu_244_a_address0;
    end else begin
        e3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9))) begin
        e3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        e3_ce0 = grp_knuth_yao2_fu_251_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        e3_ce0 = grp_fwd_ntt2_fu_244_a_ce0;
    end else begin
        e3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        e3_ce1 = grp_fwd_ntt2_fu_244_a_ce1;
    end else begin
        e3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        e3_d0 = tmp_3_i_i_fu_426_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        e3_d0 = grp_knuth_yao2_fu_251_a_d0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        e3_d0 = grp_fwd_ntt2_fu_244_a_d0;
    end else begin
        e3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        e3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        e3_we0 = grp_knuth_yao2_fu_251_a_we0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        e3_we0 = grp_fwd_ntt2_fu_244_a_we0;
    end else begin
        e3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        e3_we1 = grp_fwd_ntt2_fu_244_a_we1;
    end else begin
        e3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        encoded_m_address0 = tmp_i_fu_337_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        encoded_m_address0 = tmp_reg_651;
    end else begin
        encoded_m_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state9))) begin
        encoded_m_ce0 = 1'b1;
    end else begin
        encoded_m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        encoded_m_we0 = 1'b1;
    end else begin
        encoded_m_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_coefficient_mul2_fu_266_b_q0 = p_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_coefficient_mul2_fu_266_b_q0 = a_q0;
    end else begin
        grp_coefficient_mul2_fu_266_b_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fwd_ntt2_fu_237_a_q0 = e2_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fwd_ntt2_fu_237_a_q0 = e1_q0;
    end else begin
        grp_fwd_ntt2_fu_237_a_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fwd_ntt2_fu_237_a_q1 = e2_q1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fwd_ntt2_fu_237_a_q1 = e1_q1;
    end else begin
        grp_fwd_ntt2_fu_237_a_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        m_ce0 = 1'b1;
    end else begin
        m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_ce0 = grp_coefficient_mul2_fu_266_b_ce0;
    end else begin
        p_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond_fu_289_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_knuth_yao2_fu_251_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_knuth_yao2_fu_251_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_knuth_yao2_fu_251_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond_i_fu_325_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fwd_ntt2_fu_237_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (exitcond_i2_fu_431_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_coefficient_mul2_fu_266_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((exitcond_i1_fu_537_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b0 == ap_block_state31_on_subcall_done) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_1_fu_351_p2 = (tmp_118_i_cast_fu_347_p1 + tmp_i_cast_fu_343_p1);

assign a_2_fu_457_p2 = (tmp_116_i_cast_fu_453_p1 + tmp_i4_cast_fu_449_p1);

assign a_3_fu_563_p2 = (tmp_116_i20_cast_fu_559_p1 + tmp_i17_cast_fu_555_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state17_on_subcall_done = ((grp_coefficient_mul2_fu_266_ap_done == 1'b0) | (grp_fwd_ntt2_fu_244_ap_done == 1'b0) | (grp_fwd_ntt2_fu_237_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state31_on_subcall_done = ((grp_rearrange2_fu_283_ap_done == 1'b0) | (grp_rearrange2_fu_277_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign encoded_m_d0 = (tmp_108_fu_306_p2 - tmp_109_fu_312_p2);

assign exitcond_fu_289_p2 = ((i_reg_193 == 9'd256) ? 1'b1 : 1'b0);

assign exitcond_i1_fu_537_p2 = ((j_i2_reg_226 == 9'd256) ? 1'b1 : 1'b0);

assign exitcond_i2_fu_431_p2 = ((j_i1_reg_215 == 9'd256) ? 1'b1 : 1'b0);

assign exitcond_i_fu_325_p2 = ((j_i_reg_204 == 9'd256) ? 1'b1 : 1'b0);

assign grp_coefficient_mul2_fu_266_ap_start = ap_reg_grp_coefficient_mul2_fu_266_ap_start;

assign grp_fu_360_p0 = 64'd2401607092007494;

assign grp_fu_360_p1 = grp_fu_360_p10;

assign grp_fu_360_p10 = a_1_reg_679;

assign grp_fu_466_p0 = 64'd2401607092007494;

assign grp_fu_466_p1 = grp_fu_466_p10;

assign grp_fu_466_p10 = a_2_reg_727;

assign grp_fu_572_p0 = 64'd2401607092007494;

assign grp_fu_572_p1 = grp_fu_572_p10;

assign grp_fu_572_p10 = a_3_reg_775;

assign grp_fwd_ntt2_fu_237_ap_start = ap_reg_grp_fwd_ntt2_fu_237_ap_start;

assign grp_fwd_ntt2_fu_244_ap_start = ap_reg_grp_fwd_ntt2_fu_244_ap_start;

assign grp_knuth_yao2_fu_251_ap_start = ap_reg_grp_knuth_yao2_fu_251_ap_start;

assign grp_rearrange2_fu_277_ap_start = ap_reg_grp_rearrange2_fu_277_ap_start;

assign grp_rearrange2_fu_283_ap_start = ap_reg_grp_rearrange2_fu_283_ap_start;

assign i_4_fu_295_p2 = (i_reg_193 + 9'd1);

assign j_5_fu_437_p2 = (j_i1_reg_215 + 9'd1);

assign j_6_fu_543_p2 = (j_i2_reg_226 + 9'd1);

assign j_fu_331_p2 = (j_i_reg_204 + 9'd1);

assign lowbits_r_1_fu_472_p1 = grp_fu_466_p2[31:0];

assign lowbits_r_2_fu_578_p1 = grp_fu_572_p2[31:0];

assign lowbits_r_fu_366_p1 = grp_fu_360_p2[31:0];

assign m_address0 = tmp_fu_301_p1;

assign pp1_1_fu_489_p1 = pp1_1_fu_489_p10;

assign pp1_1_fu_489_p10 = lowbits_r_1_reg_737;

assign pp1_1_fu_489_p2 = (45'd7681 * pp1_1_fu_489_p1);

assign pp1_2_fu_595_p1 = pp1_2_fu_595_p10;

assign pp1_2_fu_595_p10 = lowbits_r_2_reg_785;

assign pp1_2_fu_595_p2 = (45'd7681 * pp1_2_fu_595_p1);

assign pp1_3_i33_cast_fu_620_p1 = tmp_64_reg_800;

assign pp1_3_i_cast_fu_514_p1 = tmp_62_reg_752;

assign pp1_4_cast_fu_408_p1 = tmp_60_reg_704;

assign pp1_fu_383_p1 = pp1_fu_383_p10;

assign pp1_fu_383_p10 = lowbits_r_reg_689;

assign pp1_fu_383_p2 = (45'd7681 * pp1_fu_383_p1);

assign pp2_3_fu_411_p2 = (pp1_4_cast_fu_408_p1 + pp2_reg_699);

assign pp2_4_fu_498_p1 = pp2_4_fu_498_p10;

assign pp2_4_fu_498_p10 = lowbits_l_1_reg_742;

assign pp2_4_fu_498_p2 = (45'd7681 * pp2_4_fu_498_p1);

assign pp2_5_fu_517_p2 = (pp1_3_i_cast_fu_514_p1 + pp2_4_reg_747);

assign pp2_6_fu_604_p1 = pp2_6_fu_604_p10;

assign pp2_6_fu_604_p10 = lowbits_l_2_reg_790;

assign pp2_6_fu_604_p2 = (45'd7681 * pp2_6_fu_604_p1);

assign pp2_7_fu_623_p2 = (pp1_3_i33_cast_fu_620_p1 + pp2_6_reg_795);

assign pp2_fu_392_p1 = pp2_fu_392_p10;

assign pp2_fu_392_p10 = lowbits_l_reg_694;

assign pp2_fu_392_p2 = (45'd7681 * pp2_fu_392_p1);

assign tmp_108_fu_306_p2 = m_q0 << 16'd12;

assign tmp_109_fu_312_p2 = m_q0 << 16'd8;

assign tmp_116_i20_cast_fu_559_p1 = c2_q0;

assign tmp_116_i_cast_fu_453_p1 = c1_q0;

assign tmp_118_i_cast_fu_347_p1 = encoded_m_q0;

assign tmp_3_i_i1_fu_532_p1 = tmp_63_fu_522_p4;

assign tmp_3_i_i2_fu_638_p1 = tmp_65_fu_628_p4;

assign tmp_3_i_i_fu_426_p1 = tmp_61_fu_416_p4;

assign tmp_61_fu_416_p4 = {{pp2_3_fu_411_p2[44:32]}};

assign tmp_63_fu_522_p4 = {{pp2_5_fu_517_p2[44:32]}};

assign tmp_65_fu_628_p4 = {{pp2_7_fu_623_p2[44:32]}};

assign tmp_fu_301_p1 = i_reg_193;

assign tmp_i17_cast_fu_555_p1 = e3_q0;

assign tmp_i3_fu_443_p1 = j_i1_reg_215;

assign tmp_i4_cast_fu_449_p1 = e2_q0;

assign tmp_i4_fu_549_p1 = j_i2_reg_226;

assign tmp_i_cast_fu_343_p1 = e3_q0;

assign tmp_i_fu_337_p1 = j_i_reg_204;

always @ (posedge ap_clk) begin
    tmp_reg_651[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //RLWE_enc2
