* Z:\mnt\design.r\spice\examples\4242.asc
XU1 N019 0 N015 N014 OUT3p3_1 N011 N005 N004 N013 N010 N028 N034 N035 N029 OUT3p3_2 N027 N026 0 N022 N025 N024 N023 N037 N038 N031 OUT12_2 OUTAUX2 0 OUTAUX_1 OUT12_1 N008 N002 N001 N018 N017 N016 N020 N021 LTC4242
V1 N010 0 3.3
M1 N002 N003 OUT12_1 OUT12_1 Si7336ADP
R1 N002 N001 8m
V2 N013 0 3.3
V4 N001 0 12
M2 N005 N006 OUT3p3_1 OUT3p3_1 Si7336ADP
R2 N005 N004 13m
V5 N004 0 3.3
R3 0 OUT3p3_1 10
R4 0 OUT12_1 10
R5 0 OUTAUX_1 8.8
V7 N022 0 PWL(0 3.3 1m 3.3 +100n 0)
R6 N008 N007 47
C1 N007 0 15n
R7 N012 N011 18
C2 N012 0 47n
R8 N003 N008 10
R9 N006 N011 10
R10 0 OUTAUX2 8.8
R11 N033 N032 18
C3 N033 0 47n
R12 N029 N032 10
M3 N035 N032 OUT3p3_2 OUT3p3_2 Si7336ADP
R13 0 OUT3p3_2 10
R14 N035 N034 13m
V9 N034 0 3.3
R15 N031 N030 47
C4 N030 0 15n
M4 N038 N031 OUT12_2 OUT12_2 Si7336ADP
R16 0 OUT12_2 10
V10 N037 0 12
R17 N038 N037 8m
V11 N028 0 3.3
V3 N014 0 3.3
V6 N015 0 3.3
V12 N027 0 3.3
V13 N026 0 3.3
C5 OUT12_1 0 2n
C6 OUT3p3_1 0 1n
C7 OUT12_2 0 2n
C8 OUT3p3_2 0 1n
C9 OUTAUX_1 0 100µ
C10 OUTAUX2 0 100µ
S1 OUT3p3_1 0 N009 0 SOVRLD
V14 N009 0 PULSE(0 1 60m 100n 100n 100u 10)
V8 N019 0 PWL(0 3.3 10m 3.3 +100n 0)
S2 OUT3p3_2 0 N036 0 SOVRLD
V15 N036 0 PULSE(0 1 80m 100n 100n 100u 10)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 200m
.model SOVRLD SW(level=2 Ron=10m Roff=1K Vt=.5 Vh=-.2 Ilimit=20)
.lib LTC4242.sub
.backanno
.end
