Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 21:36:15 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/fpga-median/post_place_timing_summary.rpt
| Design       : median
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 97 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.742        0.000                      0                  100        0.219        0.000                      0                  100        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.742        0.000                      0                  100        0.219        0.000                      0                  100        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 dff_c3_pipe/q1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_out_pipe/q0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 3.339ns (36.074%)  route 5.917ns (63.926%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.704     0.704    dff_c3_pipe/clk
    SLICE_X26Y40         FDCE                                         r  dff_c3_pipe/q1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.393     1.097 r  dff_c3_pipe/q1_reg[0]/Q
                         net (fo=13, estimated)       0.767     1.864    common_network_u0/node_u3/q1[0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.097     1.961 r  common_network_u0/node_u3/sel01_carry_i_4__14/O
                         net (fo=1, estimated)        0.319     2.280    pixel_network_u0/node_u4/sel01_carry_i_8__15[0]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     2.672 r  pixel_network_u0/node_u4/sel01_carry/CO[3]
                         net (fo=24, estimated)       0.609     3.281    common_network_u0/node_u3/q0_reg[7]_0[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I4_O)        0.097     3.378 r  common_network_u0/node_u3/sel01_carry_i_20__6/O
                         net (fo=1, estimated)        0.310     3.688    common_network_u0/node_u3/sel01_carry_i_20__6_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.097     3.785 r  common_network_u0/node_u3/sel01_carry_i_4__15/O
                         net (fo=1, estimated)        0.597     4.382    pixel_network_u0/node_u6/q0[0]_i_4[0]
    SLICE_X26Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     4.793 r  pixel_network_u0/node_u6/sel01_carry/CO[3]
                         net (fo=8, estimated)        0.335     5.128    common_network_u0/node_u3/q0_reg[7]_6[0]
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.097     5.225 r  common_network_u0/node_u3/q0[0]_i_4/O
                         net (fo=8, estimated)        0.539     5.764    common_network_u0/node_u3/pixel_network_u0/data_b[0]
    SLICE_X24Y39         LUT4 (Prop_lut4_I0_O)        0.097     5.861 r  common_network_u0/node_u3/sel01_carry_i_8__18/O
                         net (fo=1, routed)           0.000     5.861    pixel_network_u0/node_u7/q0_reg[7]_0[0]
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.256 r  pixel_network_u0/node_u7/sel01_carry/CO[3]
                         net (fo=44, estimated)       0.470     6.726    common_network_u0/node_u3/q0_reg[7]_2[0]
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.097     6.823 f  common_network_u0/node_u3/sel01_carry_i_12__14/O
                         net (fo=2, estimated)        0.380     7.203    common_network_u0/node_u3/sel01_carry_i_12__14_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I4_O)        0.097     7.300 r  common_network_u0/node_u3/sel01_carry_i_4__48/O
                         net (fo=1, estimated)        0.216     7.516    pixel_network_u0/node_u8/q0_reg[7][0]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     7.908 r  pixel_network_u0/node_u8/sel01_carry/CO[3]
                         net (fo=24, estimated)       0.471     8.379    common_network_u0/node_u3/q0_reg[7]_3[0]
    SLICE_X21Y39         LUT5 (Prop_lut5_I4_O)        0.097     8.476 r  common_network_u0/node_u3/sel01_carry_i_17__5/O
                         net (fo=1, estimated)        0.318     8.794    common_network_u0/node_u3/sel01_carry_i_17__5_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.097     8.891 r  common_network_u0/node_u3/sel01_carry_i_3__47/O
                         net (fo=1, estimated)        0.216     9.107    pixel_network_u0/node_u9/q0_reg[7][1]
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     9.493 r  pixel_network_u0/node_u9/sel01_carry/CO[3]
                         net (fo=8, estimated)        0.370     9.863    common_network_u0/node_u3/q0_reg[7]_5[0]
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.097     9.960 r  common_network_u0/node_u3/q0[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.960    dff_out_pipe/D[3]
    SLICE_X20Y40         FDCE                                         r  dff_out_pipe/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=124, unset)          0.669    10.669    dff_out_pipe/clk
    SLICE_X20Y40         FDCE                                         r  dff_out_pipe/q0_reg[3]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X20Y40         FDCE (Setup_fdce_C_D)        0.069    10.702    dff_out_pipe/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 window_contol/waddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_contol/waddr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.852%)  route 0.147ns (44.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.411     0.411    window_contol/clk
    SLICE_X27Y32         FDCE                                         r  window_contol/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDCE (Prop_fdce_C_Q)         0.141     0.552 f  window_contol/waddr_reg[0]/Q
                         net (fo=7, estimated)        0.147     0.699    window_contol/waddr[0]
    SLICE_X27Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.744 r  window_contol/waddr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.744    window_contol/p_0_in__3[0]
    SLICE_X27Y32         FDCE                                         r  window_contol/waddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=124, unset)          0.432     0.432    window_contol/clk
    SLICE_X27Y32         FDCE                                         r  window_contol/waddr_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y32         FDCE (Hold_fdce_C_D)         0.092     0.524    window_contol/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X16Y42  dff_c2_pipe/q2_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y42  dff_c2_pipe/q2_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y42  dff_c2_pipe/q2_reg[6]/C



