--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml mig_36_1.twx mig_36_1.ncd -o mig_36_1.twr mig_36_1.pcf

Design file:              mig_36_1.ncd
Physical constraint file: mig_36_1.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY 
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO        TIMEGRP "RAMS" TS_SYS_CLK * 
   4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y302.DATAOUT            ILOGIC_X0Y302.SR                      0.838  
IODELAY_X0Y302.DATAOUT            ILOGIC_X0Y302.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y151.DQ                   IODELAY_X0Y302.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y300.DATAOUT            ILOGIC_X0Y300.SR                      0.838  
IODELAY_X0Y300.DATAOUT            ILOGIC_X0Y300.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y150.DQ                   IODELAY_X0Y300.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y298.DATAOUT            ILOGIC_X0Y298.SR                      0.835  
IODELAY_X0Y298.DATAOUT            ILOGIC_X0Y298.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y149.DQ                   IODELAY_X0Y298.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.803  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y262.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y258.DATAOUT            ILOGIC_X0Y258.SR                      0.805  
IODELAY_X0Y258.DATAOUT            ILOGIC_X0Y258.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y129.DQ                   IODELAY_X0Y258.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.SR                      0.803  
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y111.DQ                   IODELAY_X0Y222.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.SR                      0.803  
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y110.DQ                   IODELAY_X0Y220.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.416ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 1.167ns (Tdcmpw_CLKIN_250_300)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: u_ddr2_infrastructure/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 1.416ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.167ns (Tdcmpw_CLKIN_250_300)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: u_ddr2_infrastructure/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 3.750ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: u_ddr2_infrastructure/clk0_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X28Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.540 - 0.551)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_19 to u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.DQ     Tcko                  0.471   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X28Y110.AX     net (fanout=1)        1.034   u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X28Y110.CLK    Tdick                -0.012   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (0.459ns logic, 1.034ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X27Y114.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.592 - 0.582)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_23 to u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y110.DQ     Tcko                  0.471   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X27Y114.AX     net (fanout=1)        0.842   u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X27Y114.CLK    Tdick                -0.008   u_ddr2_infrastructure/rst200_sync_r<24>
                                                       u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      1.305ns (0.463ns logic, 0.842ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X28Y110.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_21 to u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y110.BQ     Tcko                  0.471   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X28Y110.CX     net (fanout=1)        0.821   u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X28Y110.CLK    Tdick                -0.005   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.466ns logic, 0.821ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X40Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (1.377 - 1.192)
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_11 to u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y99.DQ      Tcko                  0.433   u_ddr2_infrastructure/rst200_sync_r<11>
                                                       u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X40Y101.AX     net (fanout=1)        0.447   u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X40Y101.CLK    Tckdi       (-Th)     0.236   u_ddr2_infrastructure/rst200_sync_r<15>
                                                       u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.197ns logic, 0.447ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X28Y110.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_20 to u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y110.AQ     Tcko                  0.433   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X28Y110.BX     net (fanout=1)        0.285   u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X28Y110.CLK    Tckdi       (-Th)     0.242   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X36Y104.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_16 to u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.AQ     Tcko                  0.433   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X36Y104.BX     net (fanout=1)        0.285   u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X36Y104.CLK    Tckdi       (-Th)     0.242   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0
  Logical resource: u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: u_ddr2_infrastructure/clk200_ibufg
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X27Y114.SR
  Clock network: u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X27Y114.SR
  Clock network: u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.724ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_1 (SLICE_X5Y147.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_1 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (3.669 - 3.820)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y130.AQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X0Y147.B3      net (fanout=16)       2.184   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X0Y147.B       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_fall1
    SLICE_X5Y147.BX      net (fanout=2)        0.643   u_ddr2_top_0/u_mem_if_top/rd_data_fall<1>
    SLICE_X5Y147.CLK     Tdick                -0.011   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.554ns logic, 2.827ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0 (SLICE_X5Y145.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 1)
  Clock Path Skew:      -0.142ns (3.678 - 3.820)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y130.AQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X2Y147.A3      net (fanout=16)       2.013   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X2Y147.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_rise1
    SLICE_X5Y145.AX      net (fanout=2)        0.775   u_ddr2_top_0/u_mem_if_top/rd_data_rise<0>
    SLICE_X5Y145.CLK     Tdick                -0.008   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (0.557ns logic, 2.788ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1 (SLICE_X6Y146.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (1.602 - 1.558)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y130.AQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X0Y147.B3      net (fanout=16)       2.184   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X0Y147.B       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_fall1
    SLICE_X6Y146.BX      net (fanout=2)        0.812   u_ddr2_top_0/u_mem_if_top/rd_data_fall<1>
    SLICE_X6Y146.CLK     Tdick                -0.011   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (0.554ns logic, 2.996ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52 (SLICE_X8Y111.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.248ns (3.778 - 3.530)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y111.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y111.A3      net (fanout=16)       0.602   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y111.CLK     Tah         (-Th)     0.227   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<55>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_52_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.187ns logic, 0.602ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53 (SLICE_X8Y111.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.248ns (3.778 - 3.530)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y111.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y111.B3      net (fanout=16)       0.597   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y111.CLK     Tah         (-Th)     0.220   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<55>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_53_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.194ns logic, 0.597ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_54 (SLICE_X8Y111.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.248ns (3.778 - 3.530)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y111.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y111.C3      net (fanout=16)       0.655   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y111.CLK     Tah         (-Th)     0.226   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<55>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_54_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_54
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.188ns logic, 0.655ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.280ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7 (SLICE_X3Y148.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.206ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (1.582 - 1.591)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y122.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X3Y148.D1      net (fanout=16)       2.717   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X3Y148.CLK     Tas                   0.039   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_7_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (0.489ns logic, 2.717ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_6 (SLICE_X3Y148.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_6 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.204ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (1.582 - 1.591)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y122.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X3Y148.C1      net (fanout=16)       2.714   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X3Y148.CLK     Tas                   0.040   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_6_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_6
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (0.490ns logic, 2.714ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_3 (SLICE_X2Y147.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (1.615 - 1.591)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y122.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X2Y147.D2      net (fanout=16)       2.698   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X2Y147.CLK     Tas                   0.036   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_3_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_3
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.486ns logic, 2.698ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48 (SLICE_X13Y107.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.066ns (0.677 - 0.611)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X13Y107.A2     net (fanout=16)       1.039   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X13Y107.CLK    Tah         (-Th)     0.188   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<51>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_48_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.226ns logic, 1.039ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49 (SLICE_X13Y107.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.267ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.066ns (0.677 - 0.611)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X13Y107.B2     net (fanout=16)       1.036   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X13Y107.CLK    Tah         (-Th)     0.183   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<51>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_49_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49
    -------------------------------------------------  ---------------------------
    Total                                      1.267ns (0.231ns logic, 1.036ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_56 (SLICE_X8Y109.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.060ns (0.671 - 0.611)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.DQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X8Y109.A2      net (fanout=16)       1.073   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X8Y109.CLK     Tah         (-Th)     0.212   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<59>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_56_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_56
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.202ns logic, 1.073ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 295 paths analyzed, 295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.627ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13 (SLICE_X33Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 1)
  Clock Path Skew:      -0.334ns (3.445 - 3.779)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y104.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X22Y123.A2     net (fanout=154)      1.908   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X22Y123.A      Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X33Y118.SR     net (fanout=4)        1.102   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X33Y118.CLK    Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.091ns logic, 3.010ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14 (SLICE_X33Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 1)
  Clock Path Skew:      -0.334ns (3.445 - 3.779)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y104.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X22Y123.A2     net (fanout=154)      1.908   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X22Y123.A      Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X33Y118.SR     net (fanout=4)        1.102   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X33Y118.CLK    Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.091ns logic, 3.010ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15 (SLICE_X33Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 1)
  Clock Path Skew:      -0.334ns (3.445 - 3.779)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y104.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X22Y123.A2     net (fanout=154)      1.908   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X22Y123.A      Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X33Y118.SR     net (fanout=4)        1.102   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X33Y118.CLK    Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.091ns logic, 3.010ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_89 (SLICE_X11Y121.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_89 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.376ns (3.891 - 3.515)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at -2.813ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y104.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X11Y121.A6     net (fanout=154)      1.123   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X11Y121.CLK    Tah         (-Th)     0.197   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<91>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<89>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_89
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.217ns logic, 1.123ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_90 (SLICE_X11Y121.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.343ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.376ns (3.891 - 3.515)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at -2.813ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y104.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X11Y121.B6     net (fanout=154)      1.125   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X11Y121.CLK    Tah         (-Th)     0.196   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<91>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<90>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_90
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (0.218ns logic, 1.125ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_27 (SLICE_X10Y124.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.513ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.394ns (3.909 - 3.515)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at -2.813ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y104.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y124.C6     net (fanout=154)      1.294   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y124.CLK    Tah         (-Th)     0.195   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<27>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_27
    -------------------------------------------------  ---------------------------
    Total                                      1.513ns (0.219ns logic, 1.294ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.032ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y109.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Clock Path Skew:      -0.266ns (3.499 - 3.765)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y110.CQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly
    SLICE_X12Y109.B2     net (fanout=1)        1.100   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<30>
    SLICE_X12Y109.CLK    Tas                   0.003   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.474ns logic, 1.100ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y111.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.549ns (Levels of Logic = 1)
  Clock Path Skew:      -0.283ns (3.506 - 3.789)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y110.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly
    SLICE_X12Y111.B2     net (fanout=1)        1.096   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<20>
    SLICE_X12Y111.CLK    Tas                   0.003   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.453ns logic, 1.096ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y114.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.440ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (3.519 - 3.778)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y112.CQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly
    SLICE_X12Y114.A2     net (fanout=1)        0.962   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<10>
    SLICE_X12Y114.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.478ns logic, 0.962ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y111.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.264ns (3.769 - 3.505)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y111.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly
    SLICE_X12Y111.B6     net (fanout=1)        0.272   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<24>
    SLICE_X12Y111.CLK    Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.192ns logic, 0.272ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y111.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.261ns (3.769 - 3.508)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y111.DQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly
    SLICE_X12Y111.C6     net (fanout=1)        0.274   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
    SLICE_X12Y111.CLK    Tah         (-Th)     0.217   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.197ns logic, 0.274ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y109.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.253ns (3.762 - 3.509)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y108.CQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly
    SLICE_X12Y109.B6     net (fanout=1)        0.279   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<34>
    SLICE_X12Y109.CLK    Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.211ns logic, 0.279ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.907ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X36Y109.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.421ns (Levels of Logic = 1)
  Clock Path Skew:      -0.294ns (3.376 - 3.670)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y109.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X36Y109.A2     net (fanout=1)        0.964   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X36Y109.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.421ns (0.457ns logic, 0.964ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X36Y109.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 1)
  Clock Path Skew:      -0.294ns (3.376 - 3.670)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y109.BQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X36Y109.A3     net (fanout=1)        0.786   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X36Y109.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.457ns logic, 0.786ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X36Y109.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.294ns (3.376 - 3.670)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y109.CQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X36Y109.A4     net (fanout=1)        0.688   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X36Y109.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.457ns logic, 0.688ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X36Y109.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.255ns (3.630 - 3.375)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y109.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X36Y109.A6     net (fanout=1)        0.268   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X36Y109.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X36Y109.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.217ns (3.630 - 3.413)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y109.DQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X36Y109.A5     net (fanout=1)        0.366   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X36Y109.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.195ns logic, 0.366ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X36Y109.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.217ns (3.630 - 3.413)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y109.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X36Y109.A4     net (fanout=1)        0.633   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X36Y109.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.195ns logic, 0.633ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.880ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X44Y106.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.429ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (3.363 - 3.622)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y105.AQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X44Y106.A2     net (fanout=1)        0.951   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X44Y106.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.478ns logic, 0.951ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X44Y106.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (3.363 - 3.622)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y105.BQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X44Y106.A3     net (fanout=1)        0.612   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X44Y106.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.478ns logic, 0.612ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X44Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.046ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (3.363 - 3.622)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y105.DQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X44Y106.A5     net (fanout=1)        0.568   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X44Y106.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.478ns logic, 0.568ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X44Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.250ns (3.615 - 3.365)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X44Y106.A6     net (fanout=1)        0.268   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X44Y106.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X44Y106.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.246ns (3.615 - 3.369)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y105.CQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X44Y106.A4     net (fanout=1)        0.490   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X44Y106.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.214ns logic, 0.490ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X44Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.246ns (3.615 - 3.369)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y105.DQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X44Y106.A5     net (fanout=1)        0.523   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X44Y106.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.214ns logic, 0.523ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.690ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y300.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y150.DQ        Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y300.DATAIN  net (fanout=1)        0.529   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y300.DATAOUT Tioddo_DATAIN         1.338   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y300.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y300.CLK      Tidockd               0.352   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.DQ        Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.529   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.338   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tidockd               0.352   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y300.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y150.DQ        Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y300.DATAIN  net (fanout=1)        0.487   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y300.DATAOUT Tioddo_DATAIN         1.728   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y300.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y300.CLK      Tiockdd     (-Th)    -0.115   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.DQ        Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.487   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.728   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tiockdd     (-Th)    -0.115   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.710ns.
 Maximum delay is   1.879ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y242.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y258.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y242.CE1    net (fanout=8)        0.846   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X0Y242.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.098ns logic, 0.846ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.920ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y258.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y242.CE1    net (fanout=8)        0.846   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X0Y242.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (1.074ns logic, 0.846ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y213.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.872ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y213.CE1    net (fanout=8)        0.774   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y213.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (1.098ns logic, 0.774ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.848ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y213.CE1    net (fanout=8)        0.774   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y213.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.848ns (1.074ns logic, 0.774ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y212.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.872ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y212.CE1    net (fanout=8)        0.774   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y212.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (1.098ns logic, 0.774ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.848ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y212.CE1    net (fanout=8)        0.774   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y212.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.848ns (1.074ns logic, 0.774ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         1.9 ns;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y224.CE1    net (fanout=8)        0.327   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y224.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.737ns logic, 0.327ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y224.CE1    net (fanout=8)        0.327   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y224.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.763ns logic, 0.327ns route)
                                                       (70.0% logic, 30.0% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y307.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y300.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y307.CE1    net (fanout=8)        0.348   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y307.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y307.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y300.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y307.CE1    net (fanout=8)        0.348   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y307.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y306.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y300.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y306.CE1    net (fanout=8)        0.348   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y306.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y306.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y300.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y306.CE1    net (fanout=8)        0.348   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y306.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP       
  "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3179 paths analyzed, 1819 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.517ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_48 (SLICE_X14Y73.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_5 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_48 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (1.340 - 1.433)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_5 to u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y86.BQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<5>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_5
    SLICE_X14Y73.A1      net (fanout=77)       2.883   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<5>
    SLICE_X14Y73.CLK     Tas                   0.026   u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r<51>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_48_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_48
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (0.476ns logic, 2.883ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_49 (SLICE_X14Y73.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_5 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_49 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (1.340 - 1.433)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_5 to u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y86.BQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<5>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_5
    SLICE_X14Y73.B1      net (fanout=77)       2.877   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<5>
    SLICE_X14Y73.CLK     Tas                   0.027   u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r<51>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_49_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_49
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (0.477ns logic, 2.877ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2 (SLICE_X9Y95.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.336ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.139 - 0.168)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.BQ       Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X10Y95.A5      net (fanout=31)       1.787   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X10Y95.AMUX    Tilo                  0.242   u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X9Y95.SR       net (fanout=1)        0.289   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X9Y95.CLK      Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.260ns logic, 2.076ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.139 - 0.162)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y83.DQ       Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X10Y95.A3      net (fanout=33)       1.722   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X10Y95.AMUX    Tilo                  0.224   u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X9Y95.SR       net (fanout=1)        0.289   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X9Y95.CLK      Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.221ns logic, 2.011ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.139 - 0.162)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y83.AQ       Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X10Y95.A4      net (fanout=30)       1.351   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X10Y95.AMUX    Tilo                  0.234   u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X9Y95.SR       net (fanout=1)        0.289   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X9Y95.CLK      Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.231ns logic, 1.640ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux (SLICE_X22Y109.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_5 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.254ns (3.757 - 3.503)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_5 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.BQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_5
    SLICE_X22Y109.BX     net (fanout=1)        0.297   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<5>
    SLICE_X22Y109.CLK    Tckdi       (-Th)     0.231   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.183ns logic, 0.297ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (SLICE_X22Y109.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.254ns (3.757 - 3.503)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.DQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7
    SLICE_X22Y109.DX     net (fanout=1)        0.296   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
    SLICE_X22Y109.CLK    Tckdi       (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.195ns logic, 0.296ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (SLICE_X22Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.254ns (3.757 - 3.503)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6
    SLICE_X22Y109.CX     net (fanout=1)        0.296   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<6>
    SLICE_X22Y109.CLK    Tckdi       (-Th)     0.218   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.196ns logic, 0.296ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_0_OBUF/REV
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y197.REV
  Clock network: u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y303.SR
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y301.SR
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP      
   "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 650 paths analyzed, 636 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.636ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 (SLICE_X1Y129.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 (FF)
  Requirement:          2.812ns
  Data Path Delay:      2.332ns (Levels of Logic = 0)
  Clock Path Skew:      -0.210ns (3.598 - 3.808)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk90 falling at 2.812ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y109.BQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2
    SLICE_X1Y129.SR      net (fanout=5)        1.311   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<2>
    SLICE_X1Y129.CLK     Tsrck                 0.550   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (1.021ns logic, 1.311ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (SLICE_X4Y128.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (FF)
  Requirement:          2.812ns
  Data Path Delay:      2.333ns (Levels of Logic = 0)
  Clock Path Skew:      -0.207ns (3.601 - 3.808)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk90 falling at 2.812ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y109.BQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2
    SLICE_X4Y128.SR      net (fanout=5)        1.318   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<2>
    SLICE_X4Y128.CLK     Tsrck                 0.544   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (1.015ns logic, 1.318ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270 (SLICE_X2Y128.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270 (FF)
  Requirement:          2.812ns
  Data Path Delay:      2.292ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (3.626 - 3.808)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk90 falling at 2.812ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y109.AQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1
    SLICE_X2Y128.SR      net (fanout=5)        1.271   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<1>
    SLICE_X2Y128.CLK     Tsrck                 0.550   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (1.021ns logic, 1.271ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst90_sync_r_24_6 (SLICE_X7Y142.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          u_ddr2_infrastructure/rst90_sync_r_24_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.151 - 0.165)
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst90_sync_r_23 to u_ddr2_infrastructure/rst90_sync_r_24_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y142.AQ      Tcko                  0.414   u_ddr2_infrastructure/rst90_sync_r<24>
                                                       u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X7Y142.BX      net (fanout=7)        0.165   u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X7Y142.CLK     Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rst90_sync_r_24_6
                                                       u_ddr2_infrastructure/rst90_sync_r_24_6
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.183ns logic, 0.165ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (SLICE_X7Y120.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (1.632 - 1.442)
  Source Clock:         clk90 falling at 6.562ns
  Destination Clock:    clk90 falling at 6.562ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y116.AQ      Tcko                  0.409   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X7Y120.AX      net (fanout=1)        0.454   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X7Y120.CLK     Tckdi       (-Th)     0.224   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      0.639ns (0.185ns logic, 0.454ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X17Y137.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst_tmp_shift17 (FF)
  Destination:          u_ddr2_infrastructure/rst_tmp_shift18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst_tmp_shift17 to u_ddr2_infrastructure/rst_tmp_shift18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y137.AQ     Tcko                  0.414   u_ddr2_infrastructure/rst_tmp_shift20
                                                       u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X17Y137.BX     net (fanout=1)        0.282   u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X17Y137.CLK    Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rst_tmp_shift20
                                                       u_ddr2_infrastructure/rst_tmp_shift18
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y319.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y318.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y317.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r_24_5
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP    
     "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11194 paths analyzed, 4006 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.890ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13 (SLICE_X3Y129.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.846ns (Levels of Logic = 1)
  Clock Path Skew:      -0.407ns (3.600 - 4.007)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y146.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_rise
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X0Y128.B3      net (fanout=1)        1.872   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_rise
    SLICE_X0Y128.B       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/rd_data_rise1
    SLICE_X3Y129.BX      net (fanout=2)        0.441   u_ddr2_top_0/u_mem_if_top/rd_data_rise<13>
    SLICE_X3Y129.CLK     Tdick                -0.011   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.533ns logic, 2.313ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.407ns (3.600 - 4.007)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y146.BQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_rise
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X0Y128.B5      net (fanout=1)        1.173   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg2a_out_rise
    SLICE_X0Y128.B       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/rd_data_rise1
    SLICE_X3Y129.BX      net (fanout=2)        0.441   u_ddr2_top_0/u_mem_if_top/rd_data_rise<13>
    SLICE_X3Y129.CLK     Tdick                -0.011   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.533ns logic, 1.614ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_34 (SLICE_X4Y111.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_34 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.684ns (Levels of Logic = 1)
  Clock Path Skew:      -0.407ns (3.537 - 3.944)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg3b_out_rise
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X3Y111.C5      net (fanout=1)        1.654   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg3b_out_rise
    SLICE_X3Y111.C       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/rd_data_rise1
    SLICE_X4Y111.CX      net (fanout=2)        0.491   u_ddr2_top_0/u_mem_if_top/rd_data_rise<34>
    SLICE_X4Y111.CLK     Tdick                -0.005   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_34
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.539ns logic, 2.145ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_34 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.371ns (Levels of Logic = 1)
  Clock Path Skew:      -0.407ns (3.537 - 3.944)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.BQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg3b_out_rise
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X3Y111.C4      net (fanout=1)        1.341   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg2a_out_rise
    SLICE_X3Y111.C       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/rd_data_rise1
    SLICE_X4Y111.CX      net (fanout=2)        0.491   u_ddr2_top_0/u_mem_if_top/rd_data_rise<34>
    SLICE_X4Y111.CLK     Tdick                -0.005   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_34
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (0.539ns logic, 1.832ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14 (SLICE_X3Y129.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.636ns (Levels of Logic = 1)
  Clock Path Skew:      -0.407ns (3.600 - 4.007)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y146.CQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_rise
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X0Y128.C4      net (fanout=1)        1.595   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg3b_out_rise
    SLICE_X0Y128.C       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/rd_data_rise1
    SLICE_X3Y129.CX      net (fanout=2)        0.493   u_ddr2_top_0/u_mem_if_top/rd_data_rise<14>
    SLICE_X3Y129.CLK     Tdick                 0.004   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14
    -------------------------------------------------  ---------------------------
    Total                                      2.636ns (0.548ns logic, 2.088ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Clock Path Skew:      -0.407ns (3.600 - 4.007)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y146.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_rise
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X0Y128.C5      net (fanout=1)        1.577   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg2a_out_rise
    SLICE_X0Y128.C       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/rd_data_rise1
    SLICE_X3Y129.CX      net (fanout=2)        0.493   u_ddr2_top_0/u_mem_if_top/rd_data_rise<14>
    SLICE_X3Y129.CLK     Tdick                 0.004   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (0.548ns logic, 2.070ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_4 (SLICE_X11Y127.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_33 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (3.854 - 3.590)
  Source Clock:         clk0_tb_OBUF rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_33 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y127.BQ      Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_33
    SLICE_X11Y127.AX     net (fanout=2)        0.295   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<33>
    SLICE_X11Y127.CLK    Tckdi       (-Th)     0.229   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.204ns logic, 0.295ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X22Y97.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.282ns (3.686 - 3.404)
  Source Clock:         clk0_tb_OBUF rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y97.AQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X22Y97.A5      net (fanout=1)        0.356   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X22Y97.CLK     Tah         (-Th)     0.197   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r_rstpot
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.217ns logic, 0.356ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3 (SLICE_X8Y133.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_24 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 0)
  Clock Path Skew:      0.276ns (3.866 - 3.590)
  Source Clock:         clk0_tb_OBUF rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_24 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y132.AQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<27>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_24
    SLICE_X8Y133.DX      net (fanout=2)        0.455   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<24>
    SLICE_X8Y133.CLK     Tckdi       (-Th)     0.230   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.639ns (0.184ns logic, 0.455ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y227.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y300.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y261.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      3.750ns|      2.334ns|      3.636ns|            0|            0|            0|        15880|
| TS_MC_RD_DATA_SEL             |     15.000ns|      3.724ns|          N/A|            0|            0|          384|            0|
| TS_MC_RDEN_SEL_MUX            |     15.000ns|      3.280ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     15.000ns|      4.627ns|          N/A|            0|            0|          295|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     15.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_GATE_DLY                |     15.000ns|      2.032ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     15.000ns|      1.907ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     15.000ns|      1.880ns|          N/A|            0|            0|            5|            0|
| TS_u_ddr2_infrastructure_clk0_|      3.750ns|      3.517ns|          N/A|            0|            0|         3179|            0|
| bufg_in                       |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_clk90|      3.750ns|      3.636ns|          N/A|            0|            0|          650|            0|
| _bufg_in                      |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_clkdi|      7.500ns|      6.890ns|          N/A|            0|            0|        11194|            0|
| v0_bufg_in                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200_n       |    1.539|         |         |         |
clk200_p       |    1.539|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200_n       |    1.539|         |         |         |
clk200_p       |    1.539|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    1.790|         |    1.814|
ddr2_dqs_n<0>  |         |    1.790|         |    1.814|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.784|         |    1.808|
ddr2_dqs_n<1>  |         |    1.784|         |    1.808|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.828|         |    1.852|
ddr2_dqs_n<2>  |         |    1.828|         |    1.852|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.809|         |    1.833|
ddr2_dqs_n<3>  |         |    1.809|         |    1.833|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<4>    |         |    1.792|         |    1.816|
ddr2_dqs_n<4>  |         |    1.792|         |    1.816|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<5>    |         |    1.855|         |    1.879|
ddr2_dqs_n<5>  |         |    1.855|         |    1.879|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<6>    |         |    1.823|         |    1.847|
ddr2_dqs_n<6>  |         |    1.823|         |    1.847|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<7>    |         |    1.834|         |    1.858|
ddr2_dqs_n<7>  |         |    1.834|         |    1.858|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    1.790|         |    1.814|
ddr2_dqs_n<0>  |         |    1.790|         |    1.814|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.784|         |    1.808|
ddr2_dqs_n<1>  |         |    1.784|         |    1.808|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.828|         |    1.852|
ddr2_dqs_n<2>  |         |    1.828|         |    1.852|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.809|         |    1.833|
ddr2_dqs_n<3>  |         |    1.809|         |    1.833|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<4>    |         |    1.792|         |    1.816|
ddr2_dqs_n<4>  |         |    1.792|         |    1.816|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<5>    |         |    1.855|         |    1.879|
ddr2_dqs_n<5>  |         |    1.855|         |    1.879|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<6>    |         |    1.823|         |    1.847|
ddr2_dqs_n<6>  |         |    1.823|         |    1.847|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<7>    |         |    1.834|         |    1.858|
ddr2_dqs_n<7>  |         |    1.834|         |    1.858|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    6.413|    1.709|    3.149|    2.702|
sys_clk_p      |    6.413|    1.709|    3.149|    2.702|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    6.413|    1.709|    3.149|    2.702|
sys_clk_p      |    6.413|    1.709|    3.149|    2.702|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16040 paths, 16 nets, and 9965 connections

Design statistics:
   Minimum period:   6.890ns{1}   (Maximum frequency: 145.138MHz)
   Maximum path delay from/to any node:   4.627ns
   Maximum net delay:   0.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 08 16:46:35 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 481 MB



