

================================================================
== Vivado HLS Report for 'load64_3'
================================================================
* Date:           Thu Apr 13 22:44:11 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.582 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4| 40.000 ns | 40.000 ns |    4|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     147|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      96|    -|
|Register         |        -|      -|     131|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     131|     243|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln31_1_fu_119_p2  |     +    |      0|  0|  21|           2|          14|
    |add_ln31_2_fu_129_p2  |     +    |      0|  0|  21|           2|          14|
    |add_ln31_3_fu_139_p2  |     +    |      0|  0|  21|           3|          14|
    |add_ln31_4_fu_149_p2  |     +    |      0|  0|  21|           3|          14|
    |add_ln31_5_fu_159_p2  |     +    |      0|  0|  21|           3|          14|
    |add_ln31_6_fu_169_p2  |     +    |      0|  0|  21|           3|          14|
    |add_ln31_fu_108_p2    |     +    |      0|  0|  21|           1|          14|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 147|          17|          98|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |ap_return   |   9|          2|   64|        128|
    |x_address0  |  27|          5|   13|         65|
    |x_address1  |  27|          5|   13|         65|
    +------------+----+-----------+-----+-----------+
    |Total       |  96|         18|   91|        264|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |ap_return_preg      |  64|   0|   64|          0|
    |trunc_ln31_reg_198  |  14|   0|   14|          0|
    |x_load_1_reg_218    |   8|   0|    8|          0|
    |x_load_2_reg_233    |   8|   0|    8|          0|
    |x_load_3_reg_238    |   8|   0|    8|          0|
    |x_load_4_reg_253    |   8|   0|    8|          0|
    |x_load_5_reg_258    |   8|   0|    8|          0|
    |x_load_reg_213      |   8|   0|    8|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 131|   0|  131|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_return   | out |   64| ap_ctrl_hs |   load64.3   | return value |
|x_address0  | out |   13|  ap_memory |       x      |     array    |
|x_ce0       | out |    1|  ap_memory |       x      |     array    |
|x_q0        |  in |    8|  ap_memory |       x      |     array    |
|x_address1  | out |   13|  ap_memory |       x      |     array    |
|x_ce1       | out |    1|  ap_memory |       x      |     array    |
|x_q1        |  in |    8|  ap_memory |       x      |     array    |
|x_offset    |  in |   64|   ap_none  |   x_offset   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %x_offset)" [dilithium2/fips202.c:26]   --->   Operation 6 'read' 'x_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [5720 x i8]* %x, i64 0, i64 %x_offset_read" [dilithium2/fips202.c:31]   --->   Operation 7 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.77ns)   --->   "%x_load = load i8* %x_addr, align 1" [dilithium2/fips202.c:31]   --->   Operation 8 'load' 'x_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %x_offset_read to i14" [dilithium2/fips202.c:31]   --->   Operation 9 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.80ns)   --->   "%add_ln31 = add i14 1, %trunc_ln31" [dilithium2/fips202.c:31]   --->   Operation 10 'add' 'add_ln31' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i14 %add_ln31 to i64" [dilithium2/fips202.c:31]   --->   Operation 11 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [5720 x i8]* %x, i64 0, i64 %zext_ln31" [dilithium2/fips202.c:31]   --->   Operation 12 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.77ns)   --->   "%x_load_1 = load i8* %x_addr_1, align 1" [dilithium2/fips202.c:31]   --->   Operation 13 'load' 'x_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 14 [1/2] (2.77ns)   --->   "%x_load = load i8* %x_addr, align 1" [dilithium2/fips202.c:31]   --->   Operation 14 'load' 'x_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 15 [1/2] (2.77ns)   --->   "%x_load_1 = load i8* %x_addr_1, align 1" [dilithium2/fips202.c:31]   --->   Operation 15 'load' 'x_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 16 [1/1] (1.80ns)   --->   "%add_ln31_1 = add i14 2, %trunc_ln31" [dilithium2/fips202.c:31]   --->   Operation 16 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln31_25 = zext i14 %add_ln31_1 to i64" [dilithium2/fips202.c:31]   --->   Operation 17 'zext' 'zext_ln31_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr [5720 x i8]* %x, i64 0, i64 %zext_ln31_25" [dilithium2/fips202.c:31]   --->   Operation 18 'getelementptr' 'x_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.77ns)   --->   "%x_load_2 = load i8* %x_addr_2, align 1" [dilithium2/fips202.c:31]   --->   Operation 19 'load' 'x_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 20 [1/1] (1.80ns)   --->   "%add_ln31_2 = add i14 3, %trunc_ln31" [dilithium2/fips202.c:31]   --->   Operation 20 'add' 'add_ln31_2' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln31_26 = zext i14 %add_ln31_2 to i64" [dilithium2/fips202.c:31]   --->   Operation 21 'zext' 'zext_ln31_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr [5720 x i8]* %x, i64 0, i64 %zext_ln31_26" [dilithium2/fips202.c:31]   --->   Operation 22 'getelementptr' 'x_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%x_load_3 = load i8* %x_addr_3, align 1" [dilithium2/fips202.c:31]   --->   Operation 23 'load' 'x_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 4.58>
ST_3 : Operation 24 [1/2] (2.77ns)   --->   "%x_load_2 = load i8* %x_addr_2, align 1" [dilithium2/fips202.c:31]   --->   Operation 24 'load' 'x_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 25 [1/2] (2.77ns)   --->   "%x_load_3 = load i8* %x_addr_3, align 1" [dilithium2/fips202.c:31]   --->   Operation 25 'load' 'x_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 26 [1/1] (1.80ns)   --->   "%add_ln31_3 = add i14 4, %trunc_ln31" [dilithium2/fips202.c:31]   --->   Operation 26 'add' 'add_ln31_3' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln31_27 = zext i14 %add_ln31_3 to i64" [dilithium2/fips202.c:31]   --->   Operation 27 'zext' 'zext_ln31_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr [5720 x i8]* %x, i64 0, i64 %zext_ln31_27" [dilithium2/fips202.c:31]   --->   Operation 28 'getelementptr' 'x_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.77ns)   --->   "%x_load_4 = load i8* %x_addr_4, align 1" [dilithium2/fips202.c:31]   --->   Operation 29 'load' 'x_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 30 [1/1] (1.80ns)   --->   "%add_ln31_4 = add i14 5, %trunc_ln31" [dilithium2/fips202.c:31]   --->   Operation 30 'add' 'add_ln31_4' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln31_28 = zext i14 %add_ln31_4 to i64" [dilithium2/fips202.c:31]   --->   Operation 31 'zext' 'zext_ln31_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr [5720 x i8]* %x, i64 0, i64 %zext_ln31_28" [dilithium2/fips202.c:31]   --->   Operation 32 'getelementptr' 'x_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.77ns)   --->   "%x_load_5 = load i8* %x_addr_5, align 1" [dilithium2/fips202.c:31]   --->   Operation 33 'load' 'x_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 4.58>
ST_4 : Operation 34 [1/2] (2.77ns)   --->   "%x_load_4 = load i8* %x_addr_4, align 1" [dilithium2/fips202.c:31]   --->   Operation 34 'load' 'x_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 35 [1/2] (2.77ns)   --->   "%x_load_5 = load i8* %x_addr_5, align 1" [dilithium2/fips202.c:31]   --->   Operation 35 'load' 'x_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 36 [1/1] (1.80ns)   --->   "%add_ln31_5 = add i14 6, %trunc_ln31" [dilithium2/fips202.c:31]   --->   Operation 36 'add' 'add_ln31_5' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31_29 = zext i14 %add_ln31_5 to i64" [dilithium2/fips202.c:31]   --->   Operation 37 'zext' 'zext_ln31_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%x_addr_6 = getelementptr [5720 x i8]* %x, i64 0, i64 %zext_ln31_29" [dilithium2/fips202.c:31]   --->   Operation 38 'getelementptr' 'x_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (2.77ns)   --->   "%x_load_6 = load i8* %x_addr_6, align 1" [dilithium2/fips202.c:31]   --->   Operation 39 'load' 'x_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 40 [1/1] (1.80ns)   --->   "%add_ln31_6 = add i14 7, %trunc_ln31" [dilithium2/fips202.c:31]   --->   Operation 40 'add' 'add_ln31_6' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln31_30 = zext i14 %add_ln31_6 to i64" [dilithium2/fips202.c:31]   --->   Operation 41 'zext' 'zext_ln31_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr [5720 x i8]* %x, i64 0, i64 %zext_ln31_30" [dilithium2/fips202.c:31]   --->   Operation 42 'getelementptr' 'x_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (2.77ns)   --->   "%x_load_7 = load i8* %x_addr_7, align 1" [dilithium2/fips202.c:31]   --->   Operation 43 'load' 'x_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 44 [1/2] (2.77ns)   --->   "%x_load_6 = load i8* %x_addr_6, align 1" [dilithium2/fips202.c:31]   --->   Operation 44 'load' 'x_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 45 [1/2] (2.77ns)   --->   "%x_load_7 = load i8* %x_addr_7, align 1" [dilithium2/fips202.c:31]   --->   Operation 45 'load' 'x_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%r_7 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %x_load_7, i8 %x_load_6, i8 %x_load_5, i8 %x_load_4, i8 %x_load_3, i8 %x_load_2, i8 %x_load_1, i8 %x_load)" [dilithium2/fips202.c:31]   --->   Operation 46 'bitconcatenate' 'r_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "ret i64 %r_7" [dilithium2/fips202.c:33]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_offset_read (read          ) [ 000000]
x_addr        (getelementptr ) [ 001000]
trunc_ln31    (trunc         ) [ 001110]
add_ln31      (add           ) [ 000000]
zext_ln31     (zext          ) [ 000000]
x_addr_1      (getelementptr ) [ 001000]
x_load        (load          ) [ 000111]
x_load_1      (load          ) [ 000111]
add_ln31_1    (add           ) [ 000000]
zext_ln31_25  (zext          ) [ 000000]
x_addr_2      (getelementptr ) [ 000100]
add_ln31_2    (add           ) [ 000000]
zext_ln31_26  (zext          ) [ 000000]
x_addr_3      (getelementptr ) [ 000100]
x_load_2      (load          ) [ 000011]
x_load_3      (load          ) [ 000011]
add_ln31_3    (add           ) [ 000000]
zext_ln31_27  (zext          ) [ 000000]
x_addr_4      (getelementptr ) [ 000010]
add_ln31_4    (add           ) [ 000000]
zext_ln31_28  (zext          ) [ 000000]
x_addr_5      (getelementptr ) [ 000010]
x_load_4      (load          ) [ 000001]
x_load_5      (load          ) [ 000001]
add_ln31_5    (add           ) [ 000000]
zext_ln31_29  (zext          ) [ 000000]
x_addr_6      (getelementptr ) [ 000001]
add_ln31_6    (add           ) [ 000000]
zext_ln31_30  (zext          ) [ 000000]
x_addr_7      (getelementptr ) [ 000001]
x_load_6      (load          ) [ 000000]
x_load_7      (load          ) [ 000000]
r_7           (bitconcatenate) [ 000000]
ret_ln33      (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="x_offset_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="64" slack="0"/>
<pin id="26" dir="0" index="1" bw="64" slack="0"/>
<pin id="27" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_offset_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="x_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="64" slack="0"/>
<pin id="34" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_access_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="13" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="41" dir="0" index="2" bw="0" slack="0"/>
<pin id="51" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="52" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="53" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="3" bw="8" slack="0"/>
<pin id="54" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 x_load_1/1 x_load_2/2 x_load_3/2 x_load_4/3 x_load_5/3 x_load_6/4 x_load_7/4 "/>
</bind>
</comp>

<comp id="44" class="1004" name="x_addr_1_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="14" slack="0"/>
<pin id="48" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_addr_2_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="14" slack="0"/>
<pin id="60" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_addr_3_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="14" slack="0"/>
<pin id="68" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_3/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_addr_4_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="14" slack="0"/>
<pin id="76" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_4/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_addr_5_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="14" slack="0"/>
<pin id="84" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_5/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_addr_6_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="14" slack="0"/>
<pin id="92" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_6/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_addr_7_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_7/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln31_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln31_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="14" slack="0"/>
<pin id="111" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln31_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln31_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="14" slack="1"/>
<pin id="122" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln31_25_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_25/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln31_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="14" slack="1"/>
<pin id="132" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln31_26_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_26/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln31_3_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="14" slack="2"/>
<pin id="142" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_3/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln31_27_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_27/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln31_4_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="14" slack="2"/>
<pin id="152" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_4/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln31_28_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_28/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln31_5_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="14" slack="3"/>
<pin id="162" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_5/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln31_29_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="14" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_29/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln31_6_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="14" slack="3"/>
<pin id="172" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_6/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln31_30_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_30/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="r_7_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="0" index="3" bw="8" slack="1"/>
<pin id="184" dir="0" index="4" bw="8" slack="1"/>
<pin id="185" dir="0" index="5" bw="8" slack="2"/>
<pin id="186" dir="0" index="6" bw="8" slack="2"/>
<pin id="187" dir="0" index="7" bw="8" slack="3"/>
<pin id="188" dir="0" index="8" bw="8" slack="3"/>
<pin id="189" dir="1" index="9" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_7/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="x_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="1"/>
<pin id="195" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="198" class="1005" name="trunc_ln31_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="1"/>
<pin id="200" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="208" class="1005" name="x_addr_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="1"/>
<pin id="210" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="x_load_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="3"/>
<pin id="215" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="218" class="1005" name="x_load_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="3"/>
<pin id="220" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="x_load_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="x_addr_2_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="13" slack="1"/>
<pin id="225" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="x_addr_3_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="1"/>
<pin id="230" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="x_load_2_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="2"/>
<pin id="235" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_load_2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="x_load_3_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="2"/>
<pin id="240" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_load_3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="x_addr_4_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="1"/>
<pin id="245" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="x_addr_5_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="1"/>
<pin id="250" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_5 "/>
</bind>
</comp>

<comp id="253" class="1005" name="x_load_4_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="1"/>
<pin id="255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_load_4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="x_load_5_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_load_5 "/>
</bind>
</comp>

<comp id="263" class="1005" name="x_addr_6_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="1"/>
<pin id="265" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="x_addr_7_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="1"/>
<pin id="270" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="24" pin="2"/><net_sink comp="30" pin=2"/></net>

<net id="43"><net_src comp="30" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="44" pin="3"/><net_sink comp="38" pin=2"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="56" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="64" pin="3"/><net_sink comp="38" pin=2"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="72" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="38" pin=2"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="38" pin=2"/></net>

<net id="107"><net_src comp="24" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="38" pin="7"/><net_sink comp="179" pin=1"/></net>

<net id="192"><net_src comp="38" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="196"><net_src comp="30" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="201"><net_src comp="104" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="211"><net_src comp="44" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="216"><net_src comp="38" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="179" pin=8"/></net>

<net id="221"><net_src comp="38" pin="7"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="179" pin=7"/></net>

<net id="226"><net_src comp="56" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="231"><net_src comp="64" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="236"><net_src comp="38" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="179" pin=6"/></net>

<net id="241"><net_src comp="38" pin="7"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="179" pin=5"/></net>

<net id="246"><net_src comp="72" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="251"><net_src comp="80" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="256"><net_src comp="38" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="261"><net_src comp="38" pin="7"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="266"><net_src comp="88" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="271"><net_src comp="96" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="38" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
 - Input state : 
	Port: load64.3 : x | {1 2 3 4 5 }
	Port: load64.3 : x_offset | {1 }
  - Chain level:
	State 1
		x_load : 1
		add_ln31 : 1
		zext_ln31 : 2
		x_addr_1 : 3
		x_load_1 : 4
	State 2
		zext_ln31_25 : 1
		x_addr_2 : 2
		x_load_2 : 3
		zext_ln31_26 : 1
		x_addr_3 : 2
		x_load_3 : 3
	State 3
		zext_ln31_27 : 1
		x_addr_4 : 2
		x_load_4 : 3
		zext_ln31_28 : 1
		x_addr_5 : 2
		x_load_5 : 3
	State 4
		zext_ln31_29 : 1
		x_addr_6 : 2
		x_load_6 : 3
		zext_ln31_30 : 1
		x_addr_7 : 2
		x_load_7 : 3
	State 5
		r_7 : 1
		ret_ln33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      add_ln31_fu_108     |    0    |    21   |
|          |     add_ln31_1_fu_119    |    0    |    21   |
|          |     add_ln31_2_fu_129    |    0    |    21   |
|    add   |     add_ln31_3_fu_139    |    0    |    21   |
|          |     add_ln31_4_fu_149    |    0    |    21   |
|          |     add_ln31_5_fu_159    |    0    |    21   |
|          |     add_ln31_6_fu_169    |    0    |    21   |
|----------|--------------------------|---------|---------|
|   read   | x_offset_read_read_fu_24 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln31_fu_104    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln31_fu_114     |    0    |    0    |
|          |    zext_ln31_25_fu_124   |    0    |    0    |
|          |    zext_ln31_26_fu_134   |    0    |    0    |
|   zext   |    zext_ln31_27_fu_144   |    0    |    0    |
|          |    zext_ln31_28_fu_154   |    0    |    0    |
|          |    zext_ln31_29_fu_164   |    0    |    0    |
|          |    zext_ln31_30_fu_174   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|        r_7_fu_179        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   147   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|trunc_ln31_reg_198|   14   |
| x_addr_1_reg_208 |   13   |
| x_addr_2_reg_223 |   13   |
| x_addr_3_reg_228 |   13   |
| x_addr_4_reg_243 |   13   |
| x_addr_5_reg_248 |   13   |
| x_addr_6_reg_263 |   13   |
| x_addr_7_reg_268 |   13   |
|  x_addr_reg_193  |   13   |
| x_load_1_reg_218 |    8   |
| x_load_2_reg_233 |    8   |
| x_load_3_reg_238 |    8   |
| x_load_4_reg_253 |    8   |
| x_load_5_reg_258 |    8   |
|  x_load_reg_213  |    8   |
+------------------+--------+
|       Total      |   166  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_38 |  p0  |   8  |  13  |   104  ||    41   |
| grp_access_fu_38 |  p2  |   8  |   0  |    0   ||    41   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  3.6008 ||    82   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   82   |
|  Register |    -   |   166  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   166  |   229  |
+-----------+--------+--------+--------+
