// Seed: 2324798046
module module_0 (
    id_1
);
  input wire id_1;
  id_2(
      .id_0(id_3), .id_1(-1)
  );
endmodule
program module_1 (
    output uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    id_13,
    output uwire id_6,
    input  wor   id_7,
    input  tri0  id_8,
    input  wor   id_9,
    output uwire id_10,
    output tri1  id_11
);
  assign id_11 = id_7;
  wire id_14;
  id_15(
      1'b0, id_11, -1
  );
  assign id_10 = -1;
  wor id_16, id_17 = -1, id_18 = id_17, id_19, id_20;
  module_0 modCall_1 (id_20);
endmodule
