# üí´ About Me:
Hi! I‚Äôm Ardhish Patel, a third-year B.Tech student in Electronics and Communication Engineering at the Indian Institute of Information Technology (IIIT) Nagpur.  <br>üí° Passionate about VLSI design, with a keen interest in the complete RTL to GDSII flow ‚Äî from digital logic to physical layout.  <br>üîß Experienced in hands-on projects involving SystemVerilog, FPGA-based prototyping, and ASIC design methodologies.  <br>üß™ Actively exploring hardware verification using UVM, with a focus on optimizing designs for performance, power, and area efficiency.  <br>üìò Continuously building expertise in EDA tools, timing closure, floorplanning, and low-power design strategies to gain a deeper understanding of the chip design process.  <br>ü§ñ Also enthusiastic about the intersection of VLSI and machine learning, working on signal processing projects, stress detection systems, and ML-driven analysis using Python, TensorFlow, and scikit-learn.<br>

## üåê Socials:
[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram&logoColor=white)](https://instagram.com/ardhish_patel_2210) [![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://www.linkedin.com/in/ardhish-patel-a21263285/) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:bt23ece013@iiitn.ac.in) 

# üíª Tools/Tech Stack:
![Verilog](https://img.shields.io/badge/verilog-%238A2BE2.svg?style=for-the-badge) ![SystemVerilog](https://img.shields.io/badge/systemverilog-%23FF6F61.svg?style=for-the-badge) ![UVM](https://img.shields.io/badge/UVM-%2300BFFF.svg?style=for-the-badge) ![VHDL](https://img.shields.io/badge/VHDL-%23A52A2A.svg?style=for-the-badge) ![FPGA](https://img.shields.io/badge/FPGA-%233CB371.svg?style=for-the-badge) ![Vivado](https://img.shields.io/badge/Vivado-%23F5DE50.svg?style=for-the-badge) ![ModelSim](https://img.shields.io/badge/ModelSim-%235C6BC0.svg?style=for-the-badge) ![Synopsys](https://img.shields.io/badge/Synopsys-%23FFB300.svg?style=for-the-badge)
![Cadence](https://img.shields.io/badge/Cadence-%23DC143C.svg?style=for-the-badge) ![RTL Design](https://img.shields.io/badge/RTL%20Design-%23008080.svg?style=for-the-badge) ![ASIC Flow](https://img.shields.io/badge/ASIC%20Flow-%233F51B5.svg?style=for-the-badge) ![EDA Tools](https://img.shields.io/badge/EDA%20Tools-%239C27B0.svg?style=for-the-badge) ![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white) ![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white) ![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54) ![Keras](https://img.shields.io/badge/Keras-%23D00000.svg?style=for-the-badge&logo=Keras&logoColor=white) ![Matplotlib](https://img.shields.io/badge/Matplotlib-%23ffffff.svg?style=for-the-badge&logo=Matplotlib&logoColor=black) ![scikit-learn](https://img.shields.io/badge/scikit--learn-%23F7931E.svg?style=for-the-badge&logo=scikit-learn&logoColor=white) ![mlflow](https://img.shields.io/badge/mlflow-%23d9ead3.svg?style=for-the-badge&logo=numpy&logoColor=blue) ![NumPy](https://img.shields.io/badge/numpy-%23013243.svg?style=for-the-badge&logo=numpy&logoColor=white) ![TensorFlow](https://img.shields.io/badge/TensorFlow-%23FF6F00.svg?style=for-the-badge&logo=TensorFlow&logoColor=white) ![Pandas](https://img.shields.io/badge/pandas-%23150458.svg?style=for-the-badge&logo=pandas&logoColor=white) ![Plotly](https://img.shields.io/badge/Plotly-%233F4F75.svg?style=for-the-badge&logo=plotly&logoColor=white) ![PyTorch](https://img.shields.io/badge/PyTorch-%23EE4C2C.svg?style=for-the-badge&logo=PyTorch&logoColor=white) ![GitHub](https://img.shields.io/badge/github-%23121011.svg?style=for-the-badge&logo=github&logoColor=white)
# üìä GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Ardhish2210&theme=react&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Ardhish2210&theme=react&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Ardhish2210&theme=react&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

## üèÜ GitHub Trophies
![](https://github-profile-trophy.vercel.app/?username=Ardhish2210&theme=nightowl&no-frame=false&no-bg=false&margin-w=4)

### ‚úçÔ∏è Random Dev Quote
![](https://quotes-github-readme.vercel.app/api?type=horizontal&theme=tokyonight)

---
[![](https://visitcount.itsvg.in/api?id=Ardhish2210&icon=5&color=1)](https://visitcount.itsvg.in)
