#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 26 15:40:16 2024
# Process ID: 14696
# Current directory: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24928 C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\385-Final-Project-ksduda2-connor15\SPI_testing\SPI_testing.xpr
# Log file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/vivado.log
# Journal file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing\vivado.jou
# Running On: Connors_laptop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 34042 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.xpr
update_compile_order -fileset sources_1
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/lab6_2/lab6_2.xpr
current_project SPI_testing
close_project
update_compile_order -fileset sources_1
close_project
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/lab5_v2/lab5.xpr
update_compile_order -fileset sources_1
connor15/SPI_testing/SPI_testing.srcs/sources_1/new/ADXL345.sv
close [ open C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/LED_Matrix.sv w ]
add_files C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/LED_Matrix.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/LED_Matrix.sv] -no_script -reset -force -quiet
remove_files  C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/LED_Matrix.sv
create_project HUB75_testing C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/HUB75_testing -part xc7s50csga324-1
close_project
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property -name {xsim.simulate.runtime} -value {all} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
run all
relaunch_sim
run all
close_sim
launch_simulation
source testbench_spi.tcl
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 119
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 119
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 130
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 130
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 129
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 129
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 129
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 130
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 129
run all
relaunch_sim
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 131
run all
relaunch_sim
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 131
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 138
relaunch_sim
relaunch_sim
relaunch_sim
run all
run all
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 138
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} 142
relaunch_sim
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv} -line 142
run all
current_wave_config {Untitled 3}
add_wave {{/testbench_spi/spi_master/SCLK_OUT}} 
current_wave_config {Untitled 3}
add_wave {{/testbench_spi/spi_master/SCLK_IN}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/testbench_spi/spi_master/spi_status}} 
current_wave_config {Untitled 3}
add_wave {{/testbench_spi/spi_slave/spi_status}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/testbench_spi/spi_master/delay_pol}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/testbench_spi/spi_master/rising_sclk_edge}} 
current_wave_config {Untitled 3}
add_wave {{/testbench_spi/spi_master/falling_sclk_edge}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/testbench_spi/spi_master/SCLK_IN}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/testbench_spi/spi_master/CPOL}} 
current_wave_config {Untitled 3}
add_wave {{/testbench_spi/spi_master/CPHA}} 
relaunch_sim
add_bp {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv} 66
relaunch_sim
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
remove_bps -file {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv} -line 66
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/testbench_adxl345.sv w ]
add_files -fileset sim_1 C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/testbench_adxl345.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_adxl345 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi2.sv]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_adxl345 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
