# Veristone

Minecraft Verilog synthesizer

## Stages
 - Verilog -> Yosys -> netlist (graph data structure)
 - Netlist -> our code -> mcfunction

## Resources
 - https://doc.rust-lang.org/stable/rust-by-example/index.html
    - Backup: Python
 - https://yosyshq.net/yosys/
 - https://minecraft.wiki/w/Function_(Java_Edition)
 - https://minecraft.wiki/w/Commands/setblock

## Previous Projects
 - https://github.com/itsfrank/MinecraftHDL
 - https://github.com/MinecraftMachina/FabricHDL
 - https://github.com/Kenny2github/V2MC
 - https://github.com/InputBlackBoxOutput/Redstone-HDL
 - https://github.com/PietPtr/verilog2minecraft
 - https://github.com/google/minetest_pnr
 - http://sigtbd.csail.mit.edu/ (doesn't load???)