============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 15 2025  02:31:11 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                        Type               Fanout Load Slew Delay Arrival   
                                   (Domain)                   (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)              launch                                                     0 R 
core_busy_q_reg/CP                                                    0    +0       0 R 
core_busy_q_reg/QN       DFCNQND2BWP16P90LVT(timing)        2  2.9   16   +55      55 R 
g238790/A1                                                                 +0      55   
g238790/ZN               ND2SKNBD2BWP16P90LVT(timing)       1  0.8   13    +9      64 F 
core_busy_o              interconnect                                13    +0      64 F 
                         out port                                          +0      64 F 
(fp.sdc_line_36_790_1)   ext delay                                       +500     564 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                                  560 R 
----------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :      -4ps (TIMING VIOLATION)
Start-point  : core_busy_q_reg/CP
End-point    : core_busy_o

