<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Transciever_OneLane_inst_Transciever_OneLane_1\Transciever_OneLane_inst_Transciever_OneLane_1.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</data>
<data>160.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</data>
<data>5.5 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV</data>
<data>40.0 MHz</data>
<data>3.5 MHz</data>
<data>-2.100</data>
</row>
<row>
<data>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV</data>
<data>40.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</data>
<data>160.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>EXT_Signals_InputSwitch|SwitchGen_GEN_2_EXT_VectorSignals_5_inferred_clock[2]</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>EXT_Signals_InputSwitch|SwitchGen_GEN_3_EXT_VectorSignals_7_inferred_clock[3]</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>FTDI_CLK</data>
<data>125.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</data>
<data>100.0 MHz</data>
<data>198.3 MHz</data>
<data>4.958</data>
</row>
<row>
<data>Top|N_9_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R</data>
<data>78.1 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R</data>
<data>78.1 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R</data>
<data>78.1 MHz</data>
<data>6.8 MHz</data>
<data>8.221</data>
</row>
<row>
<data>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R</data>
<data>78.1 MHz</data>
<data>256.6 MHz</data>
<data>8.903</data>
</row>
<row>
<data>work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>925.9 MHz</data>
<data>8.920</data>
</row>
</report_table>
