//==============================================================================
// File          : apb_reset_seq.sv
// Description   : Reset Sequence - Kiểm tra hành vi reset active-low
// Testplan ID   : APB_01
//==============================================================================

`ifndef APB_RESET_SEQ_SV
`define APB_RESET_SEQ_SV

class apb_reset_seq extends apb_base_seq;

    `uvm_object_utils(apb_reset_seq)

    rand int reset_duration;

    virtual apb_if vif;

    constraint reset_c {
        reset_duration inside {[5:20]};
    }

    function new(string name = "apb_reset_seq");
        super.new(name);
    endfunction

    virtual task pre_body();
        if(!uvm_config_db#(virtual apb_if.driver)::get(null, "", "vif", vif)) begin
            `uvm_fatal(get_type_name(), "Failed to get virtual interface from config_db!");
        end
    endtask

    virtual task body();
        apb_transaction tr;

       // `uvm_info(get_type_name(), "=== STARTING APB RESET SEQUENCE ===", UVM_NONE)
        `uvm_info(get_type_name(), "============================================================", UVM_NONE);
        `uvm_info(get_type_name(), "           START APB_01: RESET SEQUENCE", UVM_NONE);
        `uvm_info(get_type_name(), "============================================================", UVM_NONE);
        //===============================================
        // 1. Assert Reset (presetn = 0)
        //===============================================
        `uvm_info(get_type_name(), $sformatf("Asserting presetn = 0 for %0d cycles", reset_duration), UVM_MEDIUM);

        repeat(reset_duration) begin
            @(vif.drv_cb);                    // ← ĐÃ SỬA: drv_cb
            vif.drv_cb.presetn <= 1'b0;
        end

        //===============================================
        // 2. Deassert Reset (presetn = 1)
        //===============================================
        @(vif.drv_cb);
        vif.drv_cb.presetn <= 1'b1;

        `uvm_info(get_type_name(), "Deasserted reset. Waiting for DUT to stabilize...", UVM_MEDIUM);

        repeat(15) @(vif.drv_cb);

        //===============================================
        // 3. Gửi vài transaction sau reset
        //===============================================
        `uvm_info(get_type_name(), "Sending 2 write + 2 read transactions after reset...", UVM_MEDIUM);

        // --- 2 Write ---
        repeat(2) begin
            tr = apb_transaction::type_id::create("tr");
            start_item(tr);
            if (!tr.randomize() with { pwrite == 1; }) begin
             // pragma coverage off
            `uvm_error(get_type_name(), "Randomize failed for WRITE transaction!");
            // pragma coverage on
            end
            //assert(tr.randomize() with { pwrite == 1; })
           // else `uvm_error(get_type_name(), "Randomize failed for WRITE transaction!");
            tr.seq_name = "RESET_SEQ_WRITE";
            finish_item(tr);
        end

        // --- 2 Read ---
        repeat(2) begin
            tr = apb_transaction::type_id::create("tr");
            start_item(tr);
            assert(tr.randomize() with { pwrite == 0; })
            else `uvm_error(get_type_name(), "Randomize failed for READ transaction!");
            tr.seq_name = "RESET_SEQ_READ";
            finish_item(tr);
        end
        `uvm_info(get_type_name(), "============================================================", UVM_NONE);
        `uvm_info(get_type_name(), "           COMPLETE APB_01: RESET SEQUENCE", UVM_NONE);
        `uvm_info(get_type_name(), "============================================================", UVM_NONE);
        //`uvm_info(get_type_name(), "=== APB RESET SEQUENCE COMPLETED ===", UVM_MEDIUM);
    endtask

endclass : apb_reset_seq

`endif
