// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "05/19/2020 20:49:55"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    key_to_seg7
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module key_to_seg7_vlg_sample_tst(
	clk,
	RK1,
	RK2,
	RK3,
	sampler_tx
);
input  clk;
input  RK1;
input  RK2;
input  RK3;
output sampler_tx;

reg sample;
time current_time;
always @(clk or RK1 or RK2 or RK3)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module key_to_seg7_vlg_check_tst (
	A,
	B,
	C,
	D,
	DE1,
	DE2,
	DE3,
	E,
	F,
	G,
	sampler_rx
);
input  A;
input  B;
input  C;
input  D;
input  DE1;
input  DE2;
input  DE3;
input  E;
input  F;
input  G;
input sampler_rx;

reg  A_expected;
reg  B_expected;
reg  C_expected;
reg  D_expected;
reg  DE1_expected;
reg  DE2_expected;
reg  DE3_expected;
reg  E_expected;
reg  F_expected;
reg  G_expected;

reg  A_prev;
reg  B_prev;
reg  C_prev;
reg  D_prev;
reg  DE1_prev;
reg  DE2_prev;
reg  DE3_prev;
reg  E_prev;
reg  F_prev;
reg  G_prev;

reg  A_expected_prev;
reg  B_expected_prev;
reg  C_expected_prev;
reg  D_expected_prev;
reg  DE1_expected_prev;
reg  DE2_expected_prev;
reg  DE3_expected_prev;
reg  E_expected_prev;
reg  F_expected_prev;
reg  G_expected_prev;

reg  last_A_exp;
reg  last_B_exp;
reg  last_C_exp;
reg  last_D_exp;
reg  last_DE1_exp;
reg  last_DE2_exp;
reg  last_DE3_exp;
reg  last_E_exp;
reg  last_F_exp;
reg  last_G_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:10] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 10'b1;
end

// update real /o prevs

always @(trigger)
begin
	A_prev = A;
	B_prev = B;
	C_prev = C;
	D_prev = D;
	DE1_prev = DE1;
	DE2_prev = DE2;
	DE3_prev = DE3;
	E_prev = E;
	F_prev = F;
	G_prev = G;
end

// update expected /o prevs

always @(trigger)
begin
	A_expected_prev = A_expected;
	B_expected_prev = B_expected;
	C_expected_prev = C_expected;
	D_expected_prev = D_expected;
	DE1_expected_prev = DE1_expected;
	DE2_expected_prev = DE2_expected;
	DE3_expected_prev = DE3_expected;
	E_expected_prev = E_expected;
	F_expected_prev = F_expected;
	G_expected_prev = G_expected;
end



// expected DE1
initial
begin
	DE1_expected = 1'bX;
end 

// expected DE2
initial
begin
	DE2_expected = 1'bX;
end 

// expected DE3
initial
begin
	DE3_expected = 1'bX;
end 

// expected A
initial
begin
	A_expected = 1'bX;
end 

// expected B
initial
begin
	B_expected = 1'bX;
end 

// expected C
initial
begin
	C_expected = 1'bX;
end 

// expected D
initial
begin
	D_expected = 1'bX;
end 

// expected E
initial
begin
	E_expected = 1'bX;
end 

// expected F
initial
begin
	F_expected = 1'bX;
end 

// expected G
initial
begin
	G_expected = 1'bX;
end 
// generate trigger
always @(A_expected or A or B_expected or B or C_expected or C or D_expected or D or DE1_expected or DE1 or DE2_expected or DE2 or DE3_expected or DE3 or E_expected or E or F_expected or F or G_expected or G)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected A = %b | expected B = %b | expected C = %b | expected D = %b | expected DE1 = %b | expected DE2 = %b | expected DE3 = %b | expected E = %b | expected F = %b | expected G = %b | ",A_expected_prev,B_expected_prev,C_expected_prev,D_expected_prev,DE1_expected_prev,DE2_expected_prev,DE3_expected_prev,E_expected_prev,F_expected_prev,G_expected_prev);
	$display("| real A = %b | real B = %b | real C = %b | real D = %b | real DE1 = %b | real DE2 = %b | real DE3 = %b | real E = %b | real F = %b | real G = %b | ",A_prev,B_prev,C_prev,D_prev,DE1_prev,DE2_prev,DE3_prev,E_prev,F_prev,G_prev);
`endif
	if (
		( A_expected_prev !== 1'bx ) && ( A_prev !== A_expected_prev )
		&& ((A_expected_prev !== last_A_exp) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port A :: @time = %t",  $realtime);
		$display ("     Expected value = %b", A_expected_prev);
		$display ("     Real value = %b", A_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_A_exp = A_expected_prev;
	end
	if (
		( B_expected_prev !== 1'bx ) && ( B_prev !== B_expected_prev )
		&& ((B_expected_prev !== last_B_exp) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port B :: @time = %t",  $realtime);
		$display ("     Expected value = %b", B_expected_prev);
		$display ("     Real value = %b", B_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_B_exp = B_expected_prev;
	end
	if (
		( C_expected_prev !== 1'bx ) && ( C_prev !== C_expected_prev )
		&& ((C_expected_prev !== last_C_exp) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port C :: @time = %t",  $realtime);
		$display ("     Expected value = %b", C_expected_prev);
		$display ("     Real value = %b", C_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_C_exp = C_expected_prev;
	end
	if (
		( D_expected_prev !== 1'bx ) && ( D_prev !== D_expected_prev )
		&& ((D_expected_prev !== last_D_exp) ||
			on_first_change[4])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port D :: @time = %t",  $realtime);
		$display ("     Expected value = %b", D_expected_prev);
		$display ("     Real value = %b", D_prev);
		nummismatches = nummismatches + 1;
		on_first_change[4] = 1'b0;
		last_D_exp = D_expected_prev;
	end
	if (
		( DE1_expected_prev !== 1'bx ) && ( DE1_prev !== DE1_expected_prev )
		&& ((DE1_expected_prev !== last_DE1_exp) ||
			on_first_change[5])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DE1 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DE1_expected_prev);
		$display ("     Real value = %b", DE1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[5] = 1'b0;
		last_DE1_exp = DE1_expected_prev;
	end
	if (
		( DE2_expected_prev !== 1'bx ) && ( DE2_prev !== DE2_expected_prev )
		&& ((DE2_expected_prev !== last_DE2_exp) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DE2 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DE2_expected_prev);
		$display ("     Real value = %b", DE2_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_DE2_exp = DE2_expected_prev;
	end
	if (
		( DE3_expected_prev !== 1'bx ) && ( DE3_prev !== DE3_expected_prev )
		&& ((DE3_expected_prev !== last_DE3_exp) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DE3 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DE3_expected_prev);
		$display ("     Real value = %b", DE3_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_DE3_exp = DE3_expected_prev;
	end
	if (
		( E_expected_prev !== 1'bx ) && ( E_prev !== E_expected_prev )
		&& ((E_expected_prev !== last_E_exp) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port E :: @time = %t",  $realtime);
		$display ("     Expected value = %b", E_expected_prev);
		$display ("     Real value = %b", E_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_E_exp = E_expected_prev;
	end
	if (
		( F_expected_prev !== 1'bx ) && ( F_prev !== F_expected_prev )
		&& ((F_expected_prev !== last_F_exp) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port F :: @time = %t",  $realtime);
		$display ("     Expected value = %b", F_expected_prev);
		$display ("     Real value = %b", F_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_F_exp = F_expected_prev;
	end
	if (
		( G_expected_prev !== 1'bx ) && ( G_prev !== G_expected_prev )
		&& ((G_expected_prev !== last_G_exp) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port G :: @time = %t",  $realtime);
		$display ("     Expected value = %b", G_expected_prev);
		$display ("     Real value = %b", G_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_G_exp = G_expected_prev;
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module key_to_seg7_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clk;
reg RK1;
reg RK2;
reg RK3;
// wires                                               
wire A;
wire B;
wire C;
wire D;
wire DE1;
wire DE2;
wire DE3;
wire E;
wire F;
wire G;

wire sampler;                             

// assign statements (if any)                          
key_to_seg7 i1 (
// port map - connection between master ports and signals/registers   
	.A(A),
	.B(B),
	.C(C),
	.clk(clk),
	.D(D),
	.DE1(DE1),
	.DE2(DE2),
	.DE3(DE3),
	.E(E),
	.F(F),
	.G(G),
	.RK1(RK1),
	.RK2(RK2),
	.RK3(RK3)
);

// clk
always
begin
	clk = 1'b0;
	clk = #50000 1'b1;
	#50000;
end 

// RK1
always
begin
	RK1 = 1'b0;
	RK1 = #50000 1'b1;
	#50000;
end 

// RK2
always
begin
	RK2 = 1'b0;
	RK2 = #25000 1'b1;
	#25000;
end 

// RK3
always
begin
	RK3 = 1'b0;
	RK3 = #25000 1'b1;
	#25000;
end 

key_to_seg7_vlg_sample_tst tb_sample (
	.clk(clk),
	.RK1(RK1),
	.RK2(RK2),
	.RK3(RK3),
	.sampler_tx(sampler)
);

key_to_seg7_vlg_check_tst tb_out(
	.A(A),
	.B(B),
	.C(C),
	.D(D),
	.DE1(DE1),
	.DE2(DE2),
	.DE3(DE3),
	.E(E),
	.F(F),
	.G(G),
	.sampler_rx(sampler)
);
endmodule

