// Seed: 577909458
module module_0 (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri id_7,
    output supply1 id_8,
    input uwire id_9,
    output tri0 id_10,
    input tri0 id_11
    , id_58,
    output wor id_12,
    output supply0 id_13,
    input tri1 id_14,
    input supply0 id_15,
    input uwire id_16,
    output supply1 id_17,
    output supply0 id_18,
    input wand id_19,
    output wire id_20,
    input tri id_21,
    input wire id_22,
    output wand id_23,
    input supply1 id_24,
    input supply0 id_25,
    output tri0 id_26,
    input wire module_0,
    input wand id_28,
    output supply1 id_29,
    input wor id_30,
    output wire id_31,
    input uwire id_32,
    input tri0 id_33,
    input wand id_34,
    input uwire id_35,
    output supply0 id_36,
    input tri1 id_37,
    input supply0 id_38,
    input supply0 id_39,
    output tri1 id_40,
    input supply0 id_41,
    output wor id_42,
    output wor id_43,
    output supply0 id_44,
    input wor id_45,
    input tri0 id_46,
    input uwire id_47,
    output wor id_48,
    input uwire id_49,
    output supply0 id_50,
    input tri0 id_51,
    output tri id_52,
    input tri0 id_53,
    output tri id_54,
    output tri0 id_55,
    output tri0 id_56
);
  id_59 :
  assert property (@(posedge -1 == id_4) id_15)
  else $signed(13);
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input wor id_2,
    input uwire id_3,
    inout logic id_4,
    output tri id_5
    , id_18,
    input wire id_6,
    input uwire id_7,
    output logic id_8,
    input tri1 id_9,
    input wand id_10,
    output supply1 id_11,
    output uwire id_12,
    output supply1 id_13,
    output logic id_14,
    output wand id_15,
    input wor id_16
);
  always @(posedge id_18) begin : LABEL_0
    id_8 <= ~id_2;
  end
  initial begin : LABEL_1
    id_14 = 1 == id_0;
    id_4 <= #id_18 1;
  end
  assign id_13 = id_3 === id_2;
  module_0 modCall_1 (
      id_7,
      id_16,
      id_6,
      id_2,
      id_2,
      id_3,
      id_13,
      id_10,
      id_11,
      id_10,
      id_5,
      id_16,
      id_15,
      id_12,
      id_10,
      id_0,
      id_3,
      id_1,
      id_11,
      id_9,
      id_1,
      id_10,
      id_0,
      id_12,
      id_7,
      id_2,
      id_15,
      id_10,
      id_3,
      id_12,
      id_3,
      id_11,
      id_3,
      id_6,
      id_6,
      id_6,
      id_15,
      id_7,
      id_10,
      id_7,
      id_11,
      id_2,
      id_12,
      id_5,
      id_5,
      id_6,
      id_0,
      id_3,
      id_11,
      id_7,
      id_12,
      id_7,
      id_11,
      id_9,
      id_1,
      id_15,
      id_15
  );
endmodule
