# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_1/design_1.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1 || ORIG_REF_NAME==design_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_processing_system7_0_0 || ORIG_REF_NAME==design_1_processing_system7_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_clk_wiz_0_0 || ORIG_REF_NAME==design_1_clk_wiz_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_proc_sys_reset_0_0 || ORIG_REF_NAME==design_1_proc_sys_reset_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_hp0_interconnect_imp_xbar_0/design_1_axi_hp0_interconnect_imp_xbar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_hp0_interconnect_imp_xbar_0 || ORIG_REF_NAME==design_1_axi_hp0_interconnect_imp_xbar_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_hp0_interconnect_0/design_1_axi_hp0_interconnect_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_hp0_interconnect_0 || ORIG_REF_NAME==design_1_axi_hp0_interconnect_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_mm2s_converter_0/design_1_mm2s_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_mm2s_converter_0 || ORIG_REF_NAME==design_1_mm2s_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_loopback_fifo_0/design_1_loopback_fifo_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_loopback_fifo_0 || ORIG_REF_NAME==design_1_loopback_fifo_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_dma_order_0/design_1_axi_dma_order_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_dma_order_0 || ORIG_REF_NAME==design_1_axi_dma_order_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fast_protocol_0_0/design_1_fast_protocol_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fast_protocol_0_0 || ORIG_REF_NAME==design_1_fast_protocol_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_rx_width_converter_0/design_1_rx_width_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_rx_width_converter_0 || ORIG_REF_NAME==design_1_rx_width_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_tx_width_converter_0/design_1_tx_width_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_tx_width_converter_0 || ORIG_REF_NAME==design_1_tx_width_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_order_width_converter_0/design_1_order_width_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_order_width_converter_0 || ORIG_REF_NAME==design_1_order_width_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_time_converter_0/design_1_time_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_time_converter_0 || ORIG_REF_NAME==design_1_time_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_time_fifo_0/design_1_time_fifo_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_time_fifo_0 || ORIG_REF_NAME==design_1_time_fifo_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_metadata_converter_0/design_1_metadata_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_metadata_converter_0 || ORIG_REF_NAME==design_1_metadata_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_metadata_fifo_0/design_1_metadata_fifo_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_metadata_fifo_0 || ORIG_REF_NAME==design_1_metadata_fifo_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_imp_xbar_14/design_1_axi_interconnect_0_imp_xbar_14.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_imp_xbar_14 || ORIG_REF_NAME==design_1_axi_interconnect_0_imp_xbar_14} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_14/design_1_axi_interconnect_0_14.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_14 || ORIG_REF_NAME==design_1_axi_interconnect_0_14} -quiet] -quiet

# IP: bd/design_1/ip/design_1_order_book_0_0/design_1_order_book_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_order_book_0_0 || ORIG_REF_NAME==design_1_order_book_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_simple_threshold_0_0/design_1_simple_threshold_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_simple_threshold_0_0 || ORIG_REF_NAME==design_1_simple_threshold_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_stream_combiner_0/design_1_stream_combiner_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_stream_combiner_0 || ORIG_REF_NAME==design_1_stream_combiner_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_combiner_to_dma_converter_0/design_1_combiner_to_dma_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_combiner_to_dma_converter_0 || ORIG_REF_NAME==design_1_combiner_to_dma_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_hp0_interconnect_imp_auto_pc_0/design_1_axi_hp0_interconnect_imp_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_hp0_interconnect_imp_auto_pc_0 || ORIG_REF_NAME==design_1_axi_hp0_interconnect_imp_auto_pc_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_imp_auto_pc_0_2/design_1_axi_interconnect_0_imp_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_imp_auto_pc_0 || ORIG_REF_NAME==design_1_axi_interconnect_0_imp_auto_pc_0} -quiet] -quiet

# XDC: c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/design_1_ooc.xdc

# XDC: C:/HFT_PYNQZ1-Z2/pynq_z1.xdc
