Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun 29 07:28:32 2025
| Host         : SOUMYAJIT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_wrapper_timing_summary_routed.rpt -pb vga_wrapper_timing_summary_routed.pb -rpx vga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                95          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
LUTAR-1    Warning           LUT drives async reset alert               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (258)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (258)
--------------------------------------------------
 There are 258 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.098        0.000                      0                  679        0.134        0.000                      0                  679        3.000        0.000                       0                   286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       25.098        0.000                      0                  679        0.134        0.000                      0                  679       19.020        0.000                       0                   272  
  clk_out2_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.098ns  (required time - arrival time)
  Source:                 vga/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb1/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.821ns  (logic 2.225ns (15.013%)  route 12.596ns (84.987%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.552     1.554    vga/clk_out1
    SLICE_X9Y22          FDRE                                         r  vga/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     2.010 r  vga/hcnt_reg[0]/Q
                         net (fo=160, routed)         7.204     9.215    rgb1/p_1_out_inferred__0/i__carry__1_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  rgb1/rgb_out[15]_i_590/O
                         net (fo=1, routed)           0.000     9.339    rgb1/rgb_out[15]_i_590_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.584 r  rgb1/rgb_out_reg[15]_i_376/O
                         net (fo=1, routed)           0.000     9.584    rgb1/rgb_out_reg[15]_i_376_n_0
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.688 r  rgb1/rgb_out_reg[15]_i_217/O
                         net (fo=1, routed)           1.269    10.956    rgb1/rgb_out_reg[15]_i_217_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.316    11.272 r  rgb1/rgb_out[15]_i_138/O
                         net (fo=1, routed)           0.000    11.272    rgb1/rgb_out[15]_i_138_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 r  rgb1/rgb_out_reg[15]_i_61/O
                         net (fo=1, routed)           0.772    12.253    rgb1/rgb_out_reg[15]_i_61_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.297    12.550 r  rgb1/rgb_out[15]_i_24/O
                         net (fo=16, routed)          2.704    15.254    rgb1/rgb_out[15]_i_24_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.146    15.400 r  rgb1/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.647    16.047    rgb1/nl/rgb_out_reg[11]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.328    16.375 r  rgb1/nl/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000    16.375    rgb1/nl_n_68
    SLICE_X9Y17          FDRE                                         r  rgb1/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    41.445    rgb1/clk_out1
    SLICE_X9Y17          FDRE                                         r  rgb1/rgb_out_reg[11]/C
                         clock pessimism              0.093    41.538    
                         clock uncertainty           -0.095    41.444    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)        0.029    41.473    rgb1/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.473    
                         arrival time                         -16.375    
  -------------------------------------------------------------------
                         slack                                 25.098    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 vga/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb1/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.844ns  (logic 2.232ns (15.036%)  route 12.612ns (84.964%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.552     1.554    vga/clk_out1
    SLICE_X9Y22          FDRE                                         r  vga/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     2.010 r  vga/hcnt_reg[0]/Q
                         net (fo=160, routed)         7.204     9.215    rgb1/p_1_out_inferred__0/i__carry__1_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  rgb1/rgb_out[15]_i_590/O
                         net (fo=1, routed)           0.000     9.339    rgb1/rgb_out[15]_i_590_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.584 r  rgb1/rgb_out_reg[15]_i_376/O
                         net (fo=1, routed)           0.000     9.584    rgb1/rgb_out_reg[15]_i_376_n_0
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.688 r  rgb1/rgb_out_reg[15]_i_217/O
                         net (fo=1, routed)           1.269    10.956    rgb1/rgb_out_reg[15]_i_217_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.316    11.272 r  rgb1/rgb_out[15]_i_138/O
                         net (fo=1, routed)           0.000    11.272    rgb1/rgb_out[15]_i_138_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 r  rgb1/rgb_out_reg[15]_i_61/O
                         net (fo=1, routed)           0.772    12.253    rgb1/rgb_out_reg[15]_i_61_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.297    12.550 r  rgb1/rgb_out[15]_i_24/O
                         net (fo=16, routed)          3.103    15.653    rgb1/rgb_out[15]_i_24_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.154    15.807 r  rgb1/rgb_out[3]_i_3/O
                         net (fo=1, routed)           0.264    16.072    rgb1/nl/rgb_out_reg[3]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.327    16.399 r  rgb1/nl/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000    16.399    rgb1/nl_n_76
    SLICE_X7Y16          FDRE                                         r  rgb1/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.510    41.513    rgb1/clk_out1
    SLICE_X7Y16          FDRE                                         r  rgb1/rgb_out_reg[3]/C
                         clock pessimism              0.079    41.592    
                         clock uncertainty           -0.095    41.498    
    SLICE_X7Y16          FDRE (Setup_fdre_C_D)        0.029    41.527    rgb1/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.527    
                         arrival time                         -16.399    
  -------------------------------------------------------------------
                         slack                                 25.128    

Slack (MET) :             25.186ns  (required time - arrival time)
  Source:                 vga/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb1/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.787ns  (logic 2.202ns (14.891%)  route 12.585ns (85.109%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.552     1.554    vga/clk_out1
    SLICE_X9Y22          FDRE                                         r  vga/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     2.010 r  vga/hcnt_reg[0]/Q
                         net (fo=160, routed)         7.204     9.215    rgb1/p_1_out_inferred__0/i__carry__1_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  rgb1/rgb_out[15]_i_590/O
                         net (fo=1, routed)           0.000     9.339    rgb1/rgb_out[15]_i_590_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.584 r  rgb1/rgb_out_reg[15]_i_376/O
                         net (fo=1, routed)           0.000     9.584    rgb1/rgb_out_reg[15]_i_376_n_0
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.688 r  rgb1/rgb_out_reg[15]_i_217/O
                         net (fo=1, routed)           1.269    10.956    rgb1/rgb_out_reg[15]_i_217_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.316    11.272 r  rgb1/rgb_out[15]_i_138/O
                         net (fo=1, routed)           0.000    11.272    rgb1/rgb_out[15]_i_138_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 r  rgb1/rgb_out_reg[15]_i_61/O
                         net (fo=1, routed)           0.772    12.253    rgb1/rgb_out_reg[15]_i_61_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.297    12.550 r  rgb1/rgb_out[15]_i_24/O
                         net (fo=16, routed)          2.702    15.252    rgb1/rgb_out[15]_i_24_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.119    15.371 r  rgb1/rgb_out[0]_i_3/O
                         net (fo=1, routed)           0.638    16.010    rgb1/nl/rgb_out_reg[0]_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I2_O)        0.332    16.342 r  rgb1/nl/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000    16.342    rgb1/nl_n_79
    SLICE_X7Y15          FDRE                                         r  rgb1/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.511    41.514    rgb1/clk_out1
    SLICE_X7Y15          FDRE                                         r  rgb1/rgb_out_reg[0]/C
                         clock pessimism              0.079    41.593    
                         clock uncertainty           -0.095    41.499    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)        0.029    41.528    rgb1/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.528    
                         arrival time                         -16.342    
  -------------------------------------------------------------------
                         slack                                 25.186    

Slack (MET) :             25.228ns  (required time - arrival time)
  Source:                 vga/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb1/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.746ns  (logic 1.999ns (13.556%)  route 12.747ns (86.444%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.552     1.554    vga/clk_out1
    SLICE_X9Y22          FDRE                                         r  vga/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     2.010 r  vga/hcnt_reg[0]/Q
                         net (fo=160, routed)         7.204     9.215    rgb1/p_1_out_inferred__0/i__carry__1_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  rgb1/rgb_out[15]_i_590/O
                         net (fo=1, routed)           0.000     9.339    rgb1/rgb_out[15]_i_590_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.584 r  rgb1/rgb_out_reg[15]_i_376/O
                         net (fo=1, routed)           0.000     9.584    rgb1/rgb_out_reg[15]_i_376_n_0
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.688 r  rgb1/rgb_out_reg[15]_i_217/O
                         net (fo=1, routed)           1.269    10.956    rgb1/rgb_out_reg[15]_i_217_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.316    11.272 r  rgb1/rgb_out[15]_i_138/O
                         net (fo=1, routed)           0.000    11.272    rgb1/rgb_out[15]_i_138_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 r  rgb1/rgb_out_reg[15]_i_61/O
                         net (fo=1, routed)           0.772    12.253    rgb1/rgb_out_reg[15]_i_61_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.297    12.550 r  rgb1/rgb_out[15]_i_24/O
                         net (fo=16, routed)          2.702    15.252    rgb1/rgb_out[15]_i_24_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.124    15.376 r  rgb1/rgb_out[1]_i_3/O
                         net (fo=1, routed)           0.800    16.177    rgb1/nl/rgb_out_reg[1]
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    16.301 r  rgb1/nl/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000    16.301    rgb1/nl_n_78
    SLICE_X7Y14          FDRE                                         r  rgb1/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.512    41.515    rgb1/clk_out1
    SLICE_X7Y14          FDRE                                         r  rgb1/rgb_out_reg[1]/C
                         clock pessimism              0.079    41.594    
                         clock uncertainty           -0.095    41.500    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)        0.029    41.529    rgb1/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.529    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                 25.228    

Slack (MET) :             25.259ns  (required time - arrival time)
  Source:                 vga/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb1/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.760ns  (logic 2.249ns (15.237%)  route 12.511ns (84.763%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.552     1.554    vga/clk_out1
    SLICE_X9Y22          FDRE                                         r  vga/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     2.010 r  vga/hcnt_reg[0]/Q
                         net (fo=160, routed)         7.204     9.215    rgb1/p_1_out_inferred__0/i__carry__1_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  rgb1/rgb_out[15]_i_590/O
                         net (fo=1, routed)           0.000     9.339    rgb1/rgb_out[15]_i_590_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.584 r  rgb1/rgb_out_reg[15]_i_376/O
                         net (fo=1, routed)           0.000     9.584    rgb1/rgb_out_reg[15]_i_376_n_0
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.688 r  rgb1/rgb_out_reg[15]_i_217/O
                         net (fo=1, routed)           1.269    10.956    rgb1/rgb_out_reg[15]_i_217_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.316    11.272 r  rgb1/rgb_out[15]_i_138/O
                         net (fo=1, routed)           0.000    11.272    rgb1/rgb_out[15]_i_138_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 r  rgb1/rgb_out_reg[15]_i_61/O
                         net (fo=1, routed)           0.772    12.253    rgb1/rgb_out_reg[15]_i_61_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.297    12.550 r  rgb1/rgb_out[15]_i_24/O
                         net (fo=16, routed)          2.956    15.506    rgb1/rgb_out[15]_i_24_n_0
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.150    15.656 r  rgb1/rgb_out[9]_i_3/O
                         net (fo=1, routed)           0.310    15.967    rgb1/nl/rgb_out_reg[9]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.348    16.315 r  rgb1/nl/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000    16.315    rgb1/nl_n_70
    SLICE_X6Y17          FDRE                                         r  rgb1/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.509    41.512    rgb1/clk_out1
    SLICE_X6Y17          FDRE                                         r  rgb1/rgb_out_reg[9]/C
                         clock pessimism              0.079    41.591    
                         clock uncertainty           -0.095    41.497    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.077    41.574    rgb1/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.574    
                         arrival time                         -16.315    
  -------------------------------------------------------------------
                         slack                                 25.259    

Slack (MET) :             25.260ns  (required time - arrival time)
  Source:                 vga/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb1/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.662ns  (logic 1.999ns (13.634%)  route 12.663ns (86.366%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.552     1.554    vga/clk_out1
    SLICE_X9Y22          FDRE                                         r  vga/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     2.010 r  vga/hcnt_reg[0]/Q
                         net (fo=160, routed)         7.204     9.215    rgb1/p_1_out_inferred__0/i__carry__1_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  rgb1/rgb_out[15]_i_590/O
                         net (fo=1, routed)           0.000     9.339    rgb1/rgb_out[15]_i_590_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.584 r  rgb1/rgb_out_reg[15]_i_376/O
                         net (fo=1, routed)           0.000     9.584    rgb1/rgb_out_reg[15]_i_376_n_0
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.688 r  rgb1/rgb_out_reg[15]_i_217/O
                         net (fo=1, routed)           1.269    10.956    rgb1/rgb_out_reg[15]_i_217_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.316    11.272 r  rgb1/rgb_out[15]_i_138/O
                         net (fo=1, routed)           0.000    11.272    rgb1/rgb_out[15]_i_138_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 r  rgb1/rgb_out_reg[15]_i_61/O
                         net (fo=1, routed)           0.772    12.253    rgb1/rgb_out_reg[15]_i_61_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.297    12.550 r  rgb1/rgb_out[15]_i_24/O
                         net (fo=16, routed)          2.618    15.168    rgb1/rgb_out[15]_i_24_n_0
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.124    15.292 r  rgb1/rgb_out[4]_i_3/O
                         net (fo=1, routed)           0.800    16.092    rgb1/nl/rgb_out_reg[4]
    SLICE_X9Y14          LUT6 (Prop_lut6_I2_O)        0.124    16.216 r  rgb1/nl/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    16.216    rgb1/nl_n_75
    SLICE_X9Y14          FDRE                                         r  rgb1/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    41.448    rgb1/clk_out1
    SLICE_X9Y14          FDRE                                         r  rgb1/rgb_out_reg[4]/C
                         clock pessimism              0.093    41.541    
                         clock uncertainty           -0.095    41.447    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)        0.029    41.476    rgb1/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         41.476    
                         arrival time                         -16.216    
  -------------------------------------------------------------------
                         slack                                 25.260    

Slack (MET) :             25.277ns  (required time - arrival time)
  Source:                 vga/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb1/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.644ns  (logic 2.232ns (15.242%)  route 12.412ns (84.758%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.552     1.554    vga/clk_out1
    SLICE_X9Y22          FDRE                                         r  vga/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     2.010 r  vga/hcnt_reg[0]/Q
                         net (fo=160, routed)         7.204     9.215    rgb1/p_1_out_inferred__0/i__carry__1_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  rgb1/rgb_out[15]_i_590/O
                         net (fo=1, routed)           0.000     9.339    rgb1/rgb_out[15]_i_590_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.584 r  rgb1/rgb_out_reg[15]_i_376/O
                         net (fo=1, routed)           0.000     9.584    rgb1/rgb_out_reg[15]_i_376_n_0
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.688 r  rgb1/rgb_out_reg[15]_i_217/O
                         net (fo=1, routed)           1.269    10.956    rgb1/rgb_out_reg[15]_i_217_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.316    11.272 r  rgb1/rgb_out[15]_i_138/O
                         net (fo=1, routed)           0.000    11.272    rgb1/rgb_out[15]_i_138_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 r  rgb1/rgb_out_reg[15]_i_61/O
                         net (fo=1, routed)           0.772    12.253    rgb1/rgb_out_reg[15]_i_61_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.297    12.550 r  rgb1/rgb_out[15]_i_24/O
                         net (fo=16, routed)          2.899    15.449    rgb1/rgb_out[15]_i_24_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.154    15.603 r  rgb1/rgb_out[7]_i_3/O
                         net (fo=1, routed)           0.268    15.871    rgb1/nl/rgb_out_reg[7]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.327    16.198 r  rgb1/nl/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    16.198    rgb1/nl_n_72
    SLICE_X9Y17          FDRE                                         r  rgb1/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    41.445    rgb1/clk_out1
    SLICE_X9Y17          FDRE                                         r  rgb1/rgb_out_reg[7]/C
                         clock pessimism              0.093    41.538    
                         clock uncertainty           -0.095    41.444    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)        0.031    41.475    rgb1/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         41.475    
                         arrival time                         -16.198    
  -------------------------------------------------------------------
                         slack                                 25.277    

Slack (MET) :             25.294ns  (required time - arrival time)
  Source:                 vga/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb1/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.674ns  (logic 2.202ns (15.006%)  route 12.472ns (84.994%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.552     1.554    vga/clk_out1
    SLICE_X9Y22          FDRE                                         r  vga/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     2.010 r  vga/hcnt_reg[0]/Q
                         net (fo=160, routed)         7.204     9.215    rgb1/p_1_out_inferred__0/i__carry__1_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  rgb1/rgb_out[15]_i_590/O
                         net (fo=1, routed)           0.000     9.339    rgb1/rgb_out[15]_i_590_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.584 r  rgb1/rgb_out_reg[15]_i_376/O
                         net (fo=1, routed)           0.000     9.584    rgb1/rgb_out_reg[15]_i_376_n_0
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.688 r  rgb1/rgb_out_reg[15]_i_217/O
                         net (fo=1, routed)           1.269    10.956    rgb1/rgb_out_reg[15]_i_217_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.316    11.272 r  rgb1/rgb_out[15]_i_138/O
                         net (fo=1, routed)           0.000    11.272    rgb1/rgb_out[15]_i_138_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 r  rgb1/rgb_out_reg[15]_i_61/O
                         net (fo=1, routed)           0.772    12.253    rgb1/rgb_out_reg[15]_i_61_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.297    12.550 r  rgb1/rgb_out[15]_i_24/O
                         net (fo=16, routed)          2.618    15.168    rgb1/rgb_out[15]_i_24_n_0
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.119    15.287 r  rgb1/rgb_out[5]_i_3/O
                         net (fo=1, routed)           0.609    15.896    rgb1/nl/rgb_out_reg[5]
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.332    16.228 r  rgb1/nl/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    16.228    rgb1/nl_n_74
    SLICE_X8Y16          FDRE                                         r  rgb1/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.443    41.446    rgb1/clk_out1
    SLICE_X8Y16          FDRE                                         r  rgb1/rgb_out_reg[5]/C
                         clock pessimism              0.093    41.539    
                         clock uncertainty           -0.095    41.445    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.077    41.522    rgb1/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         41.522    
                         arrival time                         -16.228    
  -------------------------------------------------------------------
                         slack                                 25.294    

Slack (MET) :             25.337ns  (required time - arrival time)
  Source:                 vga/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb1/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.640ns  (logic 1.999ns (13.655%)  route 12.641ns (86.345%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.552     1.554    vga/clk_out1
    SLICE_X9Y22          FDRE                                         r  vga/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     2.010 r  vga/hcnt_reg[0]/Q
                         net (fo=160, routed)         7.204     9.215    rgb1/p_1_out_inferred__0/i__carry__1_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  rgb1/rgb_out[15]_i_590/O
                         net (fo=1, routed)           0.000     9.339    rgb1/rgb_out[15]_i_590_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.584 r  rgb1/rgb_out_reg[15]_i_376/O
                         net (fo=1, routed)           0.000     9.584    rgb1/rgb_out_reg[15]_i_376_n_0
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.688 r  rgb1/rgb_out_reg[15]_i_217/O
                         net (fo=1, routed)           1.269    10.956    rgb1/rgb_out_reg[15]_i_217_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.316    11.272 r  rgb1/rgb_out[15]_i_138/O
                         net (fo=1, routed)           0.000    11.272    rgb1/rgb_out[15]_i_138_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 r  rgb1/rgb_out_reg[15]_i_61/O
                         net (fo=1, routed)           0.772    12.253    rgb1/rgb_out_reg[15]_i_61_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.297    12.550 r  rgb1/rgb_out[15]_i_24/O
                         net (fo=16, routed)          3.103    15.653    rgb1/rgb_out[15]_i_24_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.124    15.777 r  rgb1/rgb_out[2]_i_3/O
                         net (fo=1, routed)           0.293    16.070    rgb1/nl/rgb_out_reg[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    16.194 r  rgb1/nl/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000    16.194    rgb1/nl_n_77
    SLICE_X7Y14          FDRE                                         r  rgb1/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.512    41.515    rgb1/clk_out1
    SLICE_X7Y14          FDRE                                         r  rgb1/rgb_out_reg[2]/C
                         clock pessimism              0.079    41.594    
                         clock uncertainty           -0.095    41.500    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)        0.031    41.531    rgb1/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.531    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                 25.337    

Slack (MET) :             25.368ns  (required time - arrival time)
  Source:                 vga/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb1/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.652ns  (logic 1.999ns (13.643%)  route 12.653ns (86.357%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.552     1.554    vga/clk_out1
    SLICE_X9Y22          FDRE                                         r  vga/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     2.010 r  vga/hcnt_reg[0]/Q
                         net (fo=160, routed)         7.204     9.215    rgb1/p_1_out_inferred__0/i__carry__1_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  rgb1/rgb_out[15]_i_590/O
                         net (fo=1, routed)           0.000     9.339    rgb1/rgb_out[15]_i_590_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.584 r  rgb1/rgb_out_reg[15]_i_376/O
                         net (fo=1, routed)           0.000     9.584    rgb1/rgb_out_reg[15]_i_376_n_0
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.688 r  rgb1/rgb_out_reg[15]_i_217/O
                         net (fo=1, routed)           1.269    10.956    rgb1/rgb_out_reg[15]_i_217_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.316    11.272 r  rgb1/rgb_out[15]_i_138/O
                         net (fo=1, routed)           0.000    11.272    rgb1/rgb_out[15]_i_138_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 r  rgb1/rgb_out_reg[15]_i_61/O
                         net (fo=1, routed)           0.772    12.253    rgb1/rgb_out_reg[15]_i_61_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.297    12.550 r  rgb1/rgb_out[15]_i_24/O
                         net (fo=16, routed)          2.956    15.506    rgb1/rgb_out[15]_i_24_n_0
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124    15.630 r  rgb1/rgb_out[8]_i_3/O
                         net (fo=1, routed)           0.452    16.082    rgb1/nl/rgb_out_reg[8]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.124    16.206 r  rgb1/nl/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    16.206    rgb1/nl_n_71
    SLICE_X6Y16          FDRE                                         r  rgb1/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.510    41.513    rgb1/clk_out1
    SLICE_X6Y16          FDRE                                         r  rgb1/rgb_out_reg[8]/C
                         clock pessimism              0.079    41.592    
                         clock uncertainty           -0.095    41.498    
    SLICE_X6Y16          FDRE (Setup_fdre_C_D)        0.077    41.575    rgb1/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         41.575    
                         arrival time                         -16.206    
  -------------------------------------------------------------------
                         slack                                 25.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rgb1/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.588     0.590    rgb1/clk_out1
    SLICE_X7Y16          FDRE                                         r  rgb1/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  rgb1/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.116     0.847    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X6Y15          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.858     0.860    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism             -0.255     0.605    
    SLICE_X6Y15          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.713    vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rgb1/rgb_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.589     0.591    rgb1/clk_out1
    SLICE_X7Y15          FDRE                                         r  rgb1/rgb_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  rgb1/rgb_out_reg[0]/Q
                         net (fo=1, routed)           0.116     0.848    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y15          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.858     0.860    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism             -0.256     0.604    
    SLICE_X6Y15          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.706    vga_to_hdmi/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rgb1/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.587     0.589    rgb1/clk_out1
    SLICE_X6Y17          FDRE                                         r  rgb1/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     0.753 r  rgb1/rgb_out_reg[9]/Q
                         net (fo=1, routed)           0.116     0.869    vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X6Y19          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.854     0.856    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y19          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism             -0.255     0.601    
    SLICE_X6Y19          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.718    vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.497%)  route 0.137ns (42.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.589     0.591    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X5Y15          FDRE                                         r  vga_to_hdmi/inst/encb/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  vga_to_hdmi/inst/encb/vdin_q_reg[4]/Q
                         net (fo=6, routed)           0.137     0.869    vga_to_hdmi/inst/encb/p_0_in2_in
    SLICE_X2Y14          LUT4 (Prop_lut4_I2_O)        0.045     0.914 r  vga_to_hdmi/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.914    vga_to_hdmi/inst/encb/q_m_6
    SLICE_X2Y14          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.861     0.863    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y14          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.234     0.629    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.121     0.750    vga_to_hdmi/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga/vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.559     0.561    vga/clk_out1
    SLICE_X13Y18         FDRE                                         r  vga/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vga/vcnt_reg[6]/Q
                         net (fo=39, routed)          0.121     0.823    vga/Q[6]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.868 r  vga/vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.868    vga/vcnt[8]
    SLICE_X12Y18         FDRE                                         r  vga/vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.827     0.829    vga/clk_out1
    SLICE_X12Y18         FDRE                                         r  vga/vcnt_reg[8]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120     0.694    vga/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.271%)  route 0.103ns (35.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.585     0.587    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y21          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.103     0.831    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.045     0.876 r  vga_to_hdmi/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.876    vga_to_hdmi/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X0Y21          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.854     0.856    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y21          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[6]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.092     0.693    vga_to_hdmi/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga/hsync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.841%)  route 0.159ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.584     0.586    vga/clk_out1
    SLICE_X6Y20          FDSE                                         r  vga/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDSE (Prop_fdse_C_Q)         0.164     0.750 r  vga/hsync_reg/Q
                         net (fo=1, routed)           0.159     0.908    vga_to_hdmi/inst/srldly_0/data_i[2]
    SLICE_X2Y20          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.855     0.857    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y20          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism             -0.234     0.623    
    SLICE_X2Y20          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.717    vga_to_hdmi/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb1/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.589     0.591    rgb1/clk_out1
    SLICE_X7Y14          FDRE                                         r  rgb1/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  rgb1/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.164     0.895    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X6Y15          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.858     0.860    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism             -0.255     0.605    
    SLICE_X6Y15          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.699    vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.580     0.582    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y24          FDRE                                         r  vga_to_hdmi/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  vga_to_hdmi/inst/encr/vdin_q_reg[3]/Q
                         net (fo=13, routed)          0.121     0.844    vga_to_hdmi/inst/encr/p_0_in3_in
    SLICE_X4Y24          LUT4 (Prop_lut4_I2_O)        0.045     0.889 r  vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.889    vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X4Y24          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.848     0.850    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y24          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.091     0.686    vga_to_hdmi/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/ven_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.925%)  route 0.193ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.583     0.585    vga/clk_out1
    SLICE_X6Y21          FDSE                                         r  vga/ven_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDSE (Prop_fdse_C_Q)         0.164     0.749 r  vga/ven_reg/Q
                         net (fo=4, routed)           0.193     0.942    vga_to_hdmi/inst/srldly_0/data_i[0]
    SLICE_X2Y20          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.855     0.857    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y20          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                         clock pessimism             -0.234     0.623    
    SLICE_X2Y20          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.725    vga_to_hdmi/inst/srldly_0/srl[1].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y8      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y7      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y7      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y8      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y8      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y9      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y9      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y16     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y15     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y26     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y25     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           258 Endpoints
Min Delay           258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_jump
                            (input port)
  Destination:            rgb1/jump_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.376ns  (logic 2.187ns (21.074%)  route 8.190ns (78.926%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn_jump (IN)
                         net (fo=0)                   0.000     0.000    btn_jump
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_jump_IBUF_inst/O
                         net (fo=1, routed)           3.105     4.547    rgb1/btn_jump_IBUF
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  rgb1/jumping_i_5/O
                         net (fo=3, routed)           1.638     6.309    rgb1/jumping0__9
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  rgb1/jump_counter[6]_i_10/O
                         net (fo=1, routed)           0.795     7.228    rgb1/jump_counter[6]_i_10_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.352 r  rgb1/jump_counter[6]_i_7/O
                         net (fo=1, routed)           0.661     8.013    rgb1/jump_counter[6]_i_7_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.137 r  rgb1/jump_counter[6]_i_6/O
                         net (fo=1, routed)           0.812     8.950    rgb1/jump_counter[6]_i_6_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  rgb1/jump_counter[6]_i_3/O
                         net (fo=1, routed)           0.656     9.730    rgb1/jump_counter[6]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.854 r  rgb1/jump_counter[6]_i_1/O
                         net (fo=7, routed)           0.523    10.376    rgb1/jump_counter
    SLICE_X13Y29         FDRE                                         r  rgb1/jump_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_jump
                            (input port)
  Destination:            rgb1/jump_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.376ns  (logic 2.187ns (21.074%)  route 8.190ns (78.926%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn_jump (IN)
                         net (fo=0)                   0.000     0.000    btn_jump
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_jump_IBUF_inst/O
                         net (fo=1, routed)           3.105     4.547    rgb1/btn_jump_IBUF
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  rgb1/jumping_i_5/O
                         net (fo=3, routed)           1.638     6.309    rgb1/jumping0__9
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  rgb1/jump_counter[6]_i_10/O
                         net (fo=1, routed)           0.795     7.228    rgb1/jump_counter[6]_i_10_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.352 r  rgb1/jump_counter[6]_i_7/O
                         net (fo=1, routed)           0.661     8.013    rgb1/jump_counter[6]_i_7_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.137 r  rgb1/jump_counter[6]_i_6/O
                         net (fo=1, routed)           0.812     8.950    rgb1/jump_counter[6]_i_6_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  rgb1/jump_counter[6]_i_3/O
                         net (fo=1, routed)           0.656     9.730    rgb1/jump_counter[6]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.854 r  rgb1/jump_counter[6]_i_1/O
                         net (fo=7, routed)           0.523    10.376    rgb1/jump_counter
    SLICE_X13Y29         FDRE                                         r  rgb1/jump_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_jump
                            (input port)
  Destination:            rgb1/jump_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.376ns  (logic 2.187ns (21.074%)  route 8.190ns (78.926%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn_jump (IN)
                         net (fo=0)                   0.000     0.000    btn_jump
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_jump_IBUF_inst/O
                         net (fo=1, routed)           3.105     4.547    rgb1/btn_jump_IBUF
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  rgb1/jumping_i_5/O
                         net (fo=3, routed)           1.638     6.309    rgb1/jumping0__9
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  rgb1/jump_counter[6]_i_10/O
                         net (fo=1, routed)           0.795     7.228    rgb1/jump_counter[6]_i_10_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.352 r  rgb1/jump_counter[6]_i_7/O
                         net (fo=1, routed)           0.661     8.013    rgb1/jump_counter[6]_i_7_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.137 r  rgb1/jump_counter[6]_i_6/O
                         net (fo=1, routed)           0.812     8.950    rgb1/jump_counter[6]_i_6_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  rgb1/jump_counter[6]_i_3/O
                         net (fo=1, routed)           0.656     9.730    rgb1/jump_counter[6]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.854 r  rgb1/jump_counter[6]_i_1/O
                         net (fo=7, routed)           0.523    10.376    rgb1/jump_counter
    SLICE_X13Y29         FDRE                                         r  rgb1/jump_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_jump
                            (input port)
  Destination:            rgb1/jump_counter_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.376ns  (logic 2.187ns (21.074%)  route 8.190ns (78.926%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn_jump (IN)
                         net (fo=0)                   0.000     0.000    btn_jump
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_jump_IBUF_inst/O
                         net (fo=1, routed)           3.105     4.547    rgb1/btn_jump_IBUF
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  rgb1/jumping_i_5/O
                         net (fo=3, routed)           1.638     6.309    rgb1/jumping0__9
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  rgb1/jump_counter[6]_i_10/O
                         net (fo=1, routed)           0.795     7.228    rgb1/jump_counter[6]_i_10_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.352 r  rgb1/jump_counter[6]_i_7/O
                         net (fo=1, routed)           0.661     8.013    rgb1/jump_counter[6]_i_7_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.137 r  rgb1/jump_counter[6]_i_6/O
                         net (fo=1, routed)           0.812     8.950    rgb1/jump_counter[6]_i_6_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  rgb1/jump_counter[6]_i_3/O
                         net (fo=1, routed)           0.656     9.730    rgb1/jump_counter[6]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.854 r  rgb1/jump_counter[6]_i_1/O
                         net (fo=7, routed)           0.523    10.376    rgb1/jump_counter
    SLICE_X13Y29         FDRE                                         r  rgb1/jump_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_jump
                            (input port)
  Destination:            rgb1/jump_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 2.187ns (21.466%)  route 8.000ns (78.534%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn_jump (IN)
                         net (fo=0)                   0.000     0.000    btn_jump
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_jump_IBUF_inst/O
                         net (fo=1, routed)           3.105     4.547    rgb1/btn_jump_IBUF
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  rgb1/jumping_i_5/O
                         net (fo=3, routed)           1.638     6.309    rgb1/jumping0__9
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  rgb1/jump_counter[6]_i_10/O
                         net (fo=1, routed)           0.795     7.228    rgb1/jump_counter[6]_i_10_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.352 r  rgb1/jump_counter[6]_i_7/O
                         net (fo=1, routed)           0.661     8.013    rgb1/jump_counter[6]_i_7_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.137 r  rgb1/jump_counter[6]_i_6/O
                         net (fo=1, routed)           0.812     8.950    rgb1/jump_counter[6]_i_6_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  rgb1/jump_counter[6]_i_3/O
                         net (fo=1, routed)           0.656     9.730    rgb1/jump_counter[6]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.854 r  rgb1/jump_counter[6]_i_1/O
                         net (fo=7, routed)           0.333    10.187    rgb1/jump_counter
    SLICE_X12Y29         FDRE                                         r  rgb1/jump_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_jump
                            (input port)
  Destination:            rgb1/jump_counter_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 2.187ns (21.466%)  route 8.000ns (78.534%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn_jump (IN)
                         net (fo=0)                   0.000     0.000    btn_jump
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_jump_IBUF_inst/O
                         net (fo=1, routed)           3.105     4.547    rgb1/btn_jump_IBUF
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  rgb1/jumping_i_5/O
                         net (fo=3, routed)           1.638     6.309    rgb1/jumping0__9
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  rgb1/jump_counter[6]_i_10/O
                         net (fo=1, routed)           0.795     7.228    rgb1/jump_counter[6]_i_10_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.352 r  rgb1/jump_counter[6]_i_7/O
                         net (fo=1, routed)           0.661     8.013    rgb1/jump_counter[6]_i_7_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.137 r  rgb1/jump_counter[6]_i_6/O
                         net (fo=1, routed)           0.812     8.950    rgb1/jump_counter[6]_i_6_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  rgb1/jump_counter[6]_i_3/O
                         net (fo=1, routed)           0.656     9.730    rgb1/jump_counter[6]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.854 r  rgb1/jump_counter[6]_i_1/O
                         net (fo=7, routed)           0.333    10.187    rgb1/jump_counter
    SLICE_X12Y29         FDRE                                         r  rgb1/jump_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_jump
                            (input port)
  Destination:            rgb1/jump_counter_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 2.187ns (21.466%)  route 8.000ns (78.534%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn_jump (IN)
                         net (fo=0)                   0.000     0.000    btn_jump
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_jump_IBUF_inst/O
                         net (fo=1, routed)           3.105     4.547    rgb1/btn_jump_IBUF
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  rgb1/jumping_i_5/O
                         net (fo=3, routed)           1.638     6.309    rgb1/jumping0__9
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.433 r  rgb1/jump_counter[6]_i_10/O
                         net (fo=1, routed)           0.795     7.228    rgb1/jump_counter[6]_i_10_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.352 r  rgb1/jump_counter[6]_i_7/O
                         net (fo=1, routed)           0.661     8.013    rgb1/jump_counter[6]_i_7_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.137 r  rgb1/jump_counter[6]_i_6/O
                         net (fo=1, routed)           0.812     8.950    rgb1/jump_counter[6]_i_6_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  rgb1/jump_counter[6]_i_3/O
                         net (fo=1, routed)           0.656     9.730    rgb1/jump_counter[6]_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.854 r  rgb1/jump_counter[6]_i_1/O
                         net (fo=7, routed)           0.333    10.187    rgb1/jump_counter
    SLICE_X12Y29         FDRE                                         r  rgb1/jump_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_right
                            (input port)
  Destination:            rgb1/ball_x_offset_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 2.206ns (23.286%)  route 7.266ns (76.714%))
  Logic Levels:           7  (IBUF=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn_right (IN)
                         net (fo=0)                   0.000     0.000    btn_right
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           3.444     4.905    rgb1/btn_right_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.029 r  rgb1/p_0_out_carry_i_6/O
                         net (fo=2, routed)           1.312     6.342    rgb1/ball_x_offset118_out
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.124     6.466 r  rgb1/ball_x_offset[9]_i_7/O
                         net (fo=1, routed)           0.469     6.934    rgb1/ball_x_offset[9]_i_7_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.058 r  rgb1/ball_x_offset[9]_i_5/O
                         net (fo=1, routed)           0.303     7.361    rgb1/ball_x_offset[9]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  rgb1/ball_x_offset[9]_i_4/O
                         net (fo=1, routed)           0.824     8.310    rgb1/ball_x_offset[9]_i_4_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  rgb1/ball_x_offset[9]_i_2/O
                         net (fo=1, routed)           0.162     8.596    rgb1/ball_x_offset[9]_i_2_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  rgb1/ball_x_offset[9]_i_1/O
                         net (fo=10, routed)          0.752     9.471    rgb1/ball_x_offset
    SLICE_X6Y25          FDRE                                         r  rgb1/ball_x_offset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_right
                            (input port)
  Destination:            rgb1/ball_x_offset_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 2.206ns (23.286%)  route 7.266ns (76.714%))
  Logic Levels:           7  (IBUF=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn_right (IN)
                         net (fo=0)                   0.000     0.000    btn_right
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           3.444     4.905    rgb1/btn_right_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.029 r  rgb1/p_0_out_carry_i_6/O
                         net (fo=2, routed)           1.312     6.342    rgb1/ball_x_offset118_out
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.124     6.466 r  rgb1/ball_x_offset[9]_i_7/O
                         net (fo=1, routed)           0.469     6.934    rgb1/ball_x_offset[9]_i_7_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.058 r  rgb1/ball_x_offset[9]_i_5/O
                         net (fo=1, routed)           0.303     7.361    rgb1/ball_x_offset[9]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  rgb1/ball_x_offset[9]_i_4/O
                         net (fo=1, routed)           0.824     8.310    rgb1/ball_x_offset[9]_i_4_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  rgb1/ball_x_offset[9]_i_2/O
                         net (fo=1, routed)           0.162     8.596    rgb1/ball_x_offset[9]_i_2_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  rgb1/ball_x_offset[9]_i_1/O
                         net (fo=10, routed)          0.752     9.471    rgb1/ball_x_offset
    SLICE_X6Y25          FDRE                                         r  rgb1/ball_x_offset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_right
                            (input port)
  Destination:            rgb1/ball_x_offset_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 2.206ns (23.286%)  route 7.266ns (76.714%))
  Logic Levels:           7  (IBUF=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn_right (IN)
                         net (fo=0)                   0.000     0.000    btn_right
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           3.444     4.905    rgb1/btn_right_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.029 r  rgb1/p_0_out_carry_i_6/O
                         net (fo=2, routed)           1.312     6.342    rgb1/ball_x_offset118_out
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.124     6.466 r  rgb1/ball_x_offset[9]_i_7/O
                         net (fo=1, routed)           0.469     6.934    rgb1/ball_x_offset[9]_i_7_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.058 r  rgb1/ball_x_offset[9]_i_5/O
                         net (fo=1, routed)           0.303     7.361    rgb1/ball_x_offset[9]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  rgb1/ball_x_offset[9]_i_4/O
                         net (fo=1, routed)           0.824     8.310    rgb1/ball_x_offset[9]_i_4_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  rgb1/ball_x_offset[9]_i_2/O
                         net (fo=1, routed)           0.162     8.596    rgb1/ball_x_offset[9]_i_2_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  rgb1/ball_x_offset[9]_i_1/O
                         net (fo=10, routed)          0.752     9.471    rgb1/ball_x_offset
    SLICE_X6Y25          FDRE                                         r  rgb1/ball_x_offset_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb1/jump_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1/jump_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  rgb1/jump_counter_reg[0]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb1/jump_counter_reg[0]/Q
                         net (fo=6, routed)           0.087     0.228    rgb1/jump_counter_reg_n_0_[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.045     0.273 r  rgb1/jump_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.273    rgb1/jump_counter[3]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  rgb1/jump_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb1/jump_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1/jump_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  rgb1/jump_counter_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb1/jump_counter_reg[1]/Q
                         net (fo=5, routed)           0.178     0.319    rgb1/jump_counter_reg_n_0_[1]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.042     0.361 r  rgb1/jump_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    rgb1/jump_counter[2]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  rgb1/jump_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/cn/count5_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[10]/C
    SLICE_X41Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rgb1/cn/count5_reg[10]/Q
                         net (fo=39, routed)          0.181     0.322    rgb1/cn/Q[9]
    SLICE_X41Y9          LUT4 (Prop_lut4_I1_O)        0.042     0.364 r  rgb1/cn/count5[11]_i_2/O
                         net (fo=1, routed)           0.000     0.364    rgb1/cn/p_1_in[11]
    SLICE_X41Y9          FDCE                                         r  rgb1/cn/count5_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb1/jump_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1/jump_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  rgb1/jump_counter_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb1/jump_counter_reg[1]/Q
                         net (fo=5, routed)           0.178     0.319    rgb1/jump_counter_reg_n_0_[1]
    SLICE_X13Y29         LUT4 (Prop_lut4_I2_O)        0.045     0.364 r  rgb1/jump_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    rgb1/jump_counter[1]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  rgb1/jump_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb1/cn/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/cn/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE                         0.000     0.000 r  rgb1/cn/count_reg[0]/C
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  rgb1/cn/count_reg[0]/Q
                         net (fo=3, routed)           0.180     0.321    rgb1/cn/count[0]
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  rgb1/cn/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    rgb1/cn/p_0_in[0]
    SLICE_X13Y5          FDCE                                         r  rgb1/cn/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/cn/count5_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[10]/C
    SLICE_X41Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rgb1/cn/count5_reg[10]/Q
                         net (fo=39, routed)          0.181     0.322    rgb1/cn/Q[9]
    SLICE_X41Y9          LUT4 (Prop_lut4_I1_O)        0.045     0.367 r  rgb1/cn/count5[10]_i_1/O
                         net (fo=1, routed)           0.000     0.367    rgb1/cn/p_1_in[10]
    SLICE_X41Y9          FDCE                                         r  rgb1/cn/count5_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb1/jumping_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1/jumping_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE                         0.000     0.000 r  rgb1/jumping_reg/C
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb1/jumping_reg/Q
                         net (fo=14, routed)          0.181     0.322    rgb1/jumping_reg_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.367 r  rgb1/jumping_i_1/O
                         net (fo=1, routed)           0.000     0.367    rgb1/jumping_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  rgb1/jumping_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb1/move_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1/move_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE                         0.000     0.000 r  rgb1/move_counter_reg[19]/C
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb1/move_counter_reg[19]/Q
                         net (fo=6, routed)           0.120     0.261    rgb1/move_counter_reg[19]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  rgb1/move_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    rgb1/move_counter_reg[16]_i_1_n_4
    SLICE_X11Y28         FDRE                                         r  rgb1/move_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb1/move_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1/move_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE                         0.000     0.000 r  rgb1/move_counter_reg[3]/C
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb1/move_counter_reg[3]/Q
                         net (fo=3, routed)           0.120     0.261    rgb1/move_counter_reg[3]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  rgb1/move_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    rgb1/move_counter_reg[0]_i_2_n_4
    SLICE_X11Y24         FDRE                                         r  rgb1/move_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/cn/count5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[4]/C
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rgb1/cn/count5_reg[4]/Q
                         net (fo=71, routed)          0.185     0.326    rgb1/cn/Q[3]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  rgb1/cn/count5[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    rgb1/cn/p_1_in[5]
    SLICE_X40Y6          FDCE                                         r  rgb1/cn/count5_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.667    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.139 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.140    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.978 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.978    hdmi_tx_n[1]
    R17                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.667    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.139 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.140    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.977 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.977    hdmi_tx_p[1]
    R16                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 2.294ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.673     1.675    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.147 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.148    vga_to_hdmi/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    1.822     3.970 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.970    hdmi_tx_n[0]
    T15                                                               r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.294ns  (logic 2.293ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.673     1.675    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.147 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.148    vga_to_hdmi/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     1.821     3.969 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.969    hdmi_tx_p[0]
    R15                                                               r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.964 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.964    hdmi_clk_n
    T14                                                               r  hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.963 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.963    hdmi_clk_p
    R14                                                               r  hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 2.296ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    1.824     3.962 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tx_n[2]
    P16                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 2.295ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     1.823     3.961 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tx_p[2]
    N15                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.950ns  (logic 0.949ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     0.772     1.532 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tx_p[2]
    N15                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.950ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    0.773     1.533 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tx_n[2]
    P16                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.534 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.534    hdmi_clk_p
    R14                                                               r  hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.535 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.535    hdmi_clk_n
    T14                                                               r  hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.947ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585     0.587    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.764 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.765    vga_to_hdmi/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     0.770     1.535 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.535    hdmi_tx_p[0]
    R15                                                               r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.948ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585     0.587    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.764 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.765    vga_to_hdmi/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    0.771     1.536 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.536    hdmi_tx_n[0]
    T15                                                               r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.583    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.760 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.761    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.547 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.547    hdmi_tx_p[1]
    R16                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.583    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.760 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.761    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.548 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.548    hdmi_tx_n[1]
    R17                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.577     6.577    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.245 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.906    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.577    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     0.551    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb1/cn/count5_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/rgb_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.736ns  (logic 2.006ns (18.685%)  route 8.730ns (81.315%))
  Logic Levels:           9  (FDCE=1 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[9]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rgb1/cn/count5_reg[9]/Q
                         net (fo=72, routed)          2.934     3.390    rgb1/nl/rgb_out[15]_i_115_2[8]
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.514 r  rgb1/nl/rgb_out[15]_i_752/O
                         net (fo=1, routed)           0.000     3.514    rgb1/nl/rgb_out[15]_i_752_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 r  rgb1/nl/rgb_out_reg[15]_i_494/O
                         net (fo=1, routed)           0.900     4.659    rgb1/nl/rgb_out_reg[15]_i_494_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.298     4.957 r  rgb1/nl/rgb_out[15]_i_279/O
                         net (fo=1, routed)           0.667     5.624    rgb1/nl/digit2_cor[5]
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.748 r  rgb1/nl/rgb_out[15]_i_159/O
                         net (fo=1, routed)           0.000     5.748    rgb1/nl/rgb_out[15]_i_159_n_0
    SLICE_X44Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.960 r  rgb1/nl/rgb_out_reg[15]_i_70/O
                         net (fo=1, routed)           0.966     6.926    rgb1/nl/rgb_out_reg[15]_i_70_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.299     7.225 r  rgb1/nl/rgb_out[15]_i_29/O
                         net (fo=16, routed)          2.912    10.137    rgb1/nl/rgb_out[15]_i_29_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.261 r  rgb1/nl/rgb_out[15]_i_9/O
                         net (fo=1, routed)           0.351    10.612    rgb1/nl/rgb_out[15]_i_9_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    10.736 r  rgb1/nl/rgb_out[15]_i_2/O
                         net (fo=1, routed)           0.000    10.736    rgb1/nl_n_64
    SLICE_X8Y18          FDRE                                         r  rgb1/rgb_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.440     1.443    rgb1/clk_out1
    SLICE_X8Y18          FDRE                                         r  rgb1/rgb_out_reg[15]/C

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/rgb_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.679ns  (logic 2.006ns (18.785%)  route 8.673ns (81.215%))
  Logic Levels:           9  (FDCE=1 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[9]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rgb1/cn/count5_reg[9]/Q
                         net (fo=72, routed)          2.934     3.390    rgb1/nl/rgb_out[15]_i_115_2[8]
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.514 r  rgb1/nl/rgb_out[15]_i_752/O
                         net (fo=1, routed)           0.000     3.514    rgb1/nl/rgb_out[15]_i_752_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 r  rgb1/nl/rgb_out_reg[15]_i_494/O
                         net (fo=1, routed)           0.900     4.659    rgb1/nl/rgb_out_reg[15]_i_494_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.298     4.957 r  rgb1/nl/rgb_out[15]_i_279/O
                         net (fo=1, routed)           0.667     5.624    rgb1/nl/digit2_cor[5]
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.748 r  rgb1/nl/rgb_out[15]_i_159/O
                         net (fo=1, routed)           0.000     5.748    rgb1/nl/rgb_out[15]_i_159_n_0
    SLICE_X44Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.960 r  rgb1/nl/rgb_out_reg[15]_i_70/O
                         net (fo=1, routed)           0.966     6.926    rgb1/nl/rgb_out_reg[15]_i_70_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.299     7.225 r  rgb1/nl/rgb_out[15]_i_29/O
                         net (fo=16, routed)          2.549     9.774    rgb1/nl/rgb_out[15]_i_29_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  rgb1/nl/rgb_out[12]_i_4/O
                         net (fo=1, routed)           0.657    10.555    rgb1/nl/rgb_out[12]_i_4_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  rgb1/nl/rgb_out[12]_i_1/O
                         net (fo=1, routed)           0.000    10.679    rgb1/nl_n_67
    SLICE_X9Y19          FDRE                                         r  rgb1/rgb_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.439     1.442    rgb1/clk_out1
    SLICE_X9Y19          FDRE                                         r  rgb1/rgb_out_reg[12]/C

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.592ns  (logic 2.006ns (18.939%)  route 8.586ns (81.061%))
  Logic Levels:           9  (FDCE=1 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[9]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rgb1/cn/count5_reg[9]/Q
                         net (fo=72, routed)          2.934     3.390    rgb1/nl/rgb_out[15]_i_115_2[8]
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.514 r  rgb1/nl/rgb_out[15]_i_752/O
                         net (fo=1, routed)           0.000     3.514    rgb1/nl/rgb_out[15]_i_752_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 r  rgb1/nl/rgb_out_reg[15]_i_494/O
                         net (fo=1, routed)           0.900     4.659    rgb1/nl/rgb_out_reg[15]_i_494_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.298     4.957 r  rgb1/nl/rgb_out[15]_i_279/O
                         net (fo=1, routed)           0.667     5.624    rgb1/nl/digit2_cor[5]
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.748 r  rgb1/nl/rgb_out[15]_i_159/O
                         net (fo=1, routed)           0.000     5.748    rgb1/nl/rgb_out[15]_i_159_n_0
    SLICE_X44Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.960 r  rgb1/nl/rgb_out_reg[15]_i_70/O
                         net (fo=1, routed)           0.966     6.926    rgb1/nl/rgb_out_reg[15]_i_70_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.299     7.225 r  rgb1/nl/rgb_out[15]_i_29/O
                         net (fo=16, routed)          2.459     9.683    rgb1/nl/rgb_out[15]_i_29_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.807 r  rgb1/nl/rgb_out[6]_i_4/O
                         net (fo=1, routed)           0.660    10.468    rgb1/nl/rgb_out[6]_i_4_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I3_O)        0.124    10.592 r  rgb1/nl/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    10.592    rgb1/nl_n_73
    SLICE_X7Y17          FDRE                                         r  rgb1/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.509     1.512    rgb1/clk_out1
    SLICE_X7Y17          FDRE                                         r  rgb1/rgb_out_reg[6]/C

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.568ns  (logic 2.006ns (18.981%)  route 8.562ns (81.019%))
  Logic Levels:           9  (FDCE=1 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[9]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rgb1/cn/count5_reg[9]/Q
                         net (fo=72, routed)          2.934     3.390    rgb1/nl/rgb_out[15]_i_115_2[8]
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.514 r  rgb1/nl/rgb_out[15]_i_752/O
                         net (fo=1, routed)           0.000     3.514    rgb1/nl/rgb_out[15]_i_752_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 r  rgb1/nl/rgb_out_reg[15]_i_494/O
                         net (fo=1, routed)           0.900     4.659    rgb1/nl/rgb_out_reg[15]_i_494_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.298     4.957 r  rgb1/nl/rgb_out[15]_i_279/O
                         net (fo=1, routed)           0.667     5.624    rgb1/nl/digit2_cor[5]
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.748 r  rgb1/nl/rgb_out[15]_i_159/O
                         net (fo=1, routed)           0.000     5.748    rgb1/nl/rgb_out[15]_i_159_n_0
    SLICE_X44Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.960 r  rgb1/nl/rgb_out_reg[15]_i_70/O
                         net (fo=1, routed)           0.966     6.926    rgb1/nl/rgb_out_reg[15]_i_70_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.299     7.225 r  rgb1/nl/rgb_out[15]_i_29/O
                         net (fo=16, routed)          2.366     9.591    rgb1/nl/rgb_out[15]_i_29_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.715 r  rgb1/nl/rgb_out[9]_i_4/O
                         net (fo=1, routed)           0.729    10.444    rgb1/nl/rgb_out[9]_i_4_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.124    10.568 r  rgb1/nl/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000    10.568    rgb1/nl_n_70
    SLICE_X6Y17          FDRE                                         r  rgb1/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.509     1.512    rgb1/clk_out1
    SLICE_X6Y17          FDRE                                         r  rgb1/rgb_out_reg[9]/C

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.508ns  (logic 2.006ns (19.091%)  route 8.502ns (80.909%))
  Logic Levels:           9  (FDCE=1 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[9]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rgb1/cn/count5_reg[9]/Q
                         net (fo=72, routed)          2.934     3.390    rgb1/nl/rgb_out[15]_i_115_2[8]
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.514 r  rgb1/nl/rgb_out[15]_i_752/O
                         net (fo=1, routed)           0.000     3.514    rgb1/nl/rgb_out[15]_i_752_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 r  rgb1/nl/rgb_out_reg[15]_i_494/O
                         net (fo=1, routed)           0.900     4.659    rgb1/nl/rgb_out_reg[15]_i_494_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.298     4.957 r  rgb1/nl/rgb_out[15]_i_279/O
                         net (fo=1, routed)           0.667     5.624    rgb1/nl/digit2_cor[5]
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.748 r  rgb1/nl/rgb_out[15]_i_159/O
                         net (fo=1, routed)           0.000     5.748    rgb1/nl/rgb_out[15]_i_159_n_0
    SLICE_X44Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.960 r  rgb1/nl/rgb_out_reg[15]_i_70/O
                         net (fo=1, routed)           0.966     6.926    rgb1/nl/rgb_out_reg[15]_i_70_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.299     7.225 r  rgb1/nl/rgb_out[15]_i_29/O
                         net (fo=16, routed)          2.456     9.680    rgb1/nl/rgb_out[15]_i_29_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.804 r  rgb1/nl/rgb_out[7]_i_4/O
                         net (fo=1, routed)           0.579    10.384    rgb1/nl/rgb_out[7]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I3_O)        0.124    10.508 r  rgb1/nl/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    10.508    rgb1/nl_n_72
    SLICE_X9Y17          FDRE                                         r  rgb1/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442     1.445    rgb1/clk_out1
    SLICE_X9Y17          FDRE                                         r  rgb1/rgb_out_reg[7]/C

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.478ns  (logic 2.006ns (19.145%)  route 8.472ns (80.855%))
  Logic Levels:           9  (FDCE=1 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[9]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rgb1/cn/count5_reg[9]/Q
                         net (fo=72, routed)          2.934     3.390    rgb1/nl/rgb_out[15]_i_115_2[8]
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.514 r  rgb1/nl/rgb_out[15]_i_752/O
                         net (fo=1, routed)           0.000     3.514    rgb1/nl/rgb_out[15]_i_752_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 r  rgb1/nl/rgb_out_reg[15]_i_494/O
                         net (fo=1, routed)           0.900     4.659    rgb1/nl/rgb_out_reg[15]_i_494_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.298     4.957 r  rgb1/nl/rgb_out[15]_i_279/O
                         net (fo=1, routed)           0.667     5.624    rgb1/nl/digit2_cor[5]
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.748 r  rgb1/nl/rgb_out[15]_i_159/O
                         net (fo=1, routed)           0.000     5.748    rgb1/nl/rgb_out[15]_i_159_n_0
    SLICE_X44Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.960 r  rgb1/nl/rgb_out_reg[15]_i_70/O
                         net (fo=1, routed)           0.966     6.926    rgb1/nl/rgb_out_reg[15]_i_70_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.299     7.225 r  rgb1/nl/rgb_out[15]_i_29/O
                         net (fo=16, routed)          2.469     9.693    rgb1/nl/rgb_out[15]_i_29_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  rgb1/nl/rgb_out[3]_i_4/O
                         net (fo=1, routed)           0.536    10.354    rgb1/nl/rgb_out[3]_i_4_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.478 r  rgb1/nl/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000    10.478    rgb1/nl_n_76
    SLICE_X7Y16          FDRE                                         r  rgb1/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.510     1.513    rgb1/clk_out1
    SLICE_X7Y16          FDRE                                         r  rgb1/rgb_out_reg[3]/C

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/rgb_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.447ns  (logic 2.006ns (19.201%)  route 8.441ns (80.799%))
  Logic Levels:           9  (FDCE=1 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[9]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rgb1/cn/count5_reg[9]/Q
                         net (fo=72, routed)          2.934     3.390    rgb1/nl/rgb_out[15]_i_115_2[8]
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.514 r  rgb1/nl/rgb_out[15]_i_752/O
                         net (fo=1, routed)           0.000     3.514    rgb1/nl/rgb_out[15]_i_752_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 r  rgb1/nl/rgb_out_reg[15]_i_494/O
                         net (fo=1, routed)           0.900     4.659    rgb1/nl/rgb_out_reg[15]_i_494_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.298     4.957 r  rgb1/nl/rgb_out[15]_i_279/O
                         net (fo=1, routed)           0.667     5.624    rgb1/nl/digit2_cor[5]
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.748 r  rgb1/nl/rgb_out[15]_i_159/O
                         net (fo=1, routed)           0.000     5.748    rgb1/nl/rgb_out[15]_i_159_n_0
    SLICE_X44Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.960 r  rgb1/nl/rgb_out_reg[15]_i_70/O
                         net (fo=1, routed)           0.966     6.926    rgb1/nl/rgb_out_reg[15]_i_70_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.299     7.225 r  rgb1/nl/rgb_out[15]_i_29/O
                         net (fo=16, routed)          2.546     9.771    rgb1/nl/rgb_out[15]_i_29_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.895 r  rgb1/nl/rgb_out[13]_i_4/O
                         net (fo=1, routed)           0.428    10.323    rgb1/nl/rgb_out[13]_i_4_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    10.447 r  rgb1/nl/rgb_out[13]_i_1/O
                         net (fo=1, routed)           0.000    10.447    rgb1/nl_n_66
    SLICE_X9Y19          FDRE                                         r  rgb1/rgb_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.439     1.442    rgb1/clk_out1
    SLICE_X9Y19          FDRE                                         r  rgb1/rgb_out_reg[13]/C

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.427ns  (logic 2.006ns (19.238%)  route 8.421ns (80.762%))
  Logic Levels:           9  (FDCE=1 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[9]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rgb1/cn/count5_reg[9]/Q
                         net (fo=72, routed)          2.934     3.390    rgb1/nl/rgb_out[15]_i_115_2[8]
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.514 r  rgb1/nl/rgb_out[15]_i_752/O
                         net (fo=1, routed)           0.000     3.514    rgb1/nl/rgb_out[15]_i_752_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 r  rgb1/nl/rgb_out_reg[15]_i_494/O
                         net (fo=1, routed)           0.900     4.659    rgb1/nl/rgb_out_reg[15]_i_494_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.298     4.957 r  rgb1/nl/rgb_out[15]_i_279/O
                         net (fo=1, routed)           0.667     5.624    rgb1/nl/digit2_cor[5]
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.748 r  rgb1/nl/rgb_out[15]_i_159/O
                         net (fo=1, routed)           0.000     5.748    rgb1/nl/rgb_out[15]_i_159_n_0
    SLICE_X44Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.960 r  rgb1/nl/rgb_out_reg[15]_i_70/O
                         net (fo=1, routed)           0.966     6.926    rgb1/nl/rgb_out_reg[15]_i_70_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.299     7.225 r  rgb1/nl/rgb_out[15]_i_29/O
                         net (fo=16, routed)          2.328     9.553    rgb1/nl/rgb_out[15]_i_29_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  rgb1/nl/rgb_out[2]_i_4/O
                         net (fo=1, routed)           0.627    10.303    rgb1/nl/rgb_out[2]_i_4_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.427 r  rgb1/nl/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000    10.427    rgb1/nl_n_77
    SLICE_X7Y14          FDRE                                         r  rgb1/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.512     1.515    rgb1/clk_out1
    SLICE_X7Y14          FDRE                                         r  rgb1/rgb_out_reg[2]/C

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.081ns  (logic 1.649ns (16.358%)  route 8.432ns (83.642%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[1]/C
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  rgb1/cn/count5_reg[1]/Q
                         net (fo=102, routed)         3.562     4.080    rgb1/cn/Q[1]
    SLICE_X45Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.204 r  rgb1/cn/rgb_out[15]_i_428/O
                         net (fo=1, routed)           0.794     4.998    rgb1/cn/rgb_out[15]_i_428_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I3_O)        0.124     5.122 r  rgb1/cn/rgb_out[15]_i_257/O
                         net (fo=1, routed)           0.000     5.122    rgb1/cn/rgb_out[15]_i_257_n_0
    SLICE_X47Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     5.334 r  rgb1/cn/rgb_out_reg[15]_i_148/O
                         net (fo=1, routed)           1.326     6.660    rgb1/cn/rgb_out_reg[15]_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.299     6.959 r  rgb1/cn/rgb_out[15]_i_66/O
                         net (fo=16, routed)          2.124     9.083    rgb1/cn/rgb_out[15]_i_66_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.207 r  rgb1/cn/rgb_out[10]_i_5/O
                         net (fo=1, routed)           0.161     9.368    rgb1/nl/data6[10]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.492 r  rgb1/nl/rgb_out[10]_i_4/O
                         net (fo=1, routed)           0.464     9.957    rgb1/nl/rgb_out[10]_i_4_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    10.081 r  rgb1/nl/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    10.081    rgb1/nl_n_69
    SLICE_X8Y18          FDRE                                         r  rgb1/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.440     1.443    rgb1/clk_out1
    SLICE_X8Y18          FDRE                                         r  rgb1/rgb_out_reg[10]/C

Slack:                    inf
  Source:                 rgb1/cn/count5_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb1/rgb_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 2.006ns (20.033%)  route 8.007ns (79.967%))
  Logic Levels:           9  (FDCE=1 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  rgb1/cn/count5_reg[9]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rgb1/cn/count5_reg[9]/Q
                         net (fo=72, routed)          2.934     3.390    rgb1/nl/rgb_out[15]_i_115_2[8]
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.514 r  rgb1/nl/rgb_out[15]_i_752/O
                         net (fo=1, routed)           0.000     3.514    rgb1/nl/rgb_out[15]_i_752_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 r  rgb1/nl/rgb_out_reg[15]_i_494/O
                         net (fo=1, routed)           0.900     4.659    rgb1/nl/rgb_out_reg[15]_i_494_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.298     4.957 r  rgb1/nl/rgb_out[15]_i_279/O
                         net (fo=1, routed)           0.667     5.624    rgb1/nl/digit2_cor[5]
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.748 r  rgb1/nl/rgb_out[15]_i_159/O
                         net (fo=1, routed)           0.000     5.748    rgb1/nl/rgb_out[15]_i_159_n_0
    SLICE_X44Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.960 r  rgb1/nl/rgb_out_reg[15]_i_70/O
                         net (fo=1, routed)           0.966     6.926    rgb1/nl/rgb_out_reg[15]_i_70_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.299     7.225 r  rgb1/nl/rgb_out[15]_i_29/O
                         net (fo=16, routed)          1.966     9.190    rgb1/nl/rgb_out[15]_i_29_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.314 r  rgb1/nl/rgb_out[14]_i_4/O
                         net (fo=1, routed)           0.575     9.889    rgb1/nl/rgb_out[14]_i_4_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.013 r  rgb1/nl/rgb_out[14]_i_1/O
                         net (fo=1, routed)           0.000    10.013    rgb1/nl_n_65
    SLICE_X9Y16          FDRE                                         r  rgb1/rgb_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         1.443     1.446    rgb1/clk_out1
    SLICE_X9Y16          FDRE                                         r  rgb1/rgb_out_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb1/ball_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.570%)  route 0.403ns (68.430%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE                         0.000     0.000 r  rgb1/ball_y_reg[1]/C
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb1/ball_y_reg[1]/Q
                         net (fo=11, routed)          0.245     0.386    vga/p_1_out_carry__1[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.045     0.431 r  vga/ball_cord_i_3/O
                         net (fo=2, routed)           0.158     0.589    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.866     0.868    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rgb1/ball_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.487%)  route 0.405ns (68.513%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE                         0.000     0.000 r  rgb1/ball_y_reg[1]/C
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb1/ball_y_reg[1]/Q
                         net (fo=11, routed)          0.245     0.386    vga/p_1_out_carry__1[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.045     0.431 r  vga/ball_cord_i_3/O
                         net (fo=2, routed)           0.160     0.591    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.863     0.865    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rgb1/ball_y_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.020%)  route 0.529ns (73.980%))
  Logic Levels:           2  (FDSE=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE                         0.000     0.000 r  rgb1/ball_y_reg[3]/C
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  rgb1/ball_y_reg[3]/Q
                         net (fo=10, routed)          0.313     0.454    vga/p_1_out_carry__1[3]
    SLICE_X9Y20          LUT5 (Prop_lut5_I1_O)        0.045     0.499 r  vga/ball_cord_i_1/O
                         net (fo=2, routed)           0.216     0.715    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.866     0.868    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rgb1/ball_y_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.964%)  route 0.530ns (74.036%))
  Logic Levels:           2  (FDSE=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE                         0.000     0.000 r  rgb1/ball_y_reg[3]/C
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  rgb1/ball_y_reg[3]/Q
                         net (fo=10, routed)          0.313     0.454    vga/p_1_out_carry__1[3]
    SLICE_X9Y20          LUT5 (Prop_lut5_I1_O)        0.045     0.499 r  vga/ball_cord_i_1/O
                         net (fo=2, routed)           0.217     0.716    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.863     0.865    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rgb1/ball_y_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.954%)  route 0.531ns (74.046%))
  Logic Levels:           2  (FDSE=1 LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE                         0.000     0.000 r  rgb1/ball_y_reg[3]/C
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  rgb1/ball_y_reg[3]/Q
                         net (fo=10, routed)          0.313     0.454    vga/p_1_out_carry__1[3]
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.045     0.499 r  vga/ball_cord_i_2/O
                         net (fo=2, routed)           0.217     0.717    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.863     0.865    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rgb1/ball_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.183ns (24.926%)  route 0.551ns (75.074%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE                         0.000     0.000 r  rgb1/ball_y_reg[1]/C
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb1/ball_y_reg[1]/Q
                         net (fo=11, routed)          0.280     0.421    rgb1/ball_y_reg[9]_0[1]
    SLICE_X9Y20          LUT4 (Prop_lut4_I2_O)        0.042     0.463 r  rgb1/ball_cord_i_4/O
                         net (fo=2, routed)           0.271     0.734    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.863     0.865    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rgb1/ball_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.183ns (24.926%)  route 0.551ns (75.074%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE                         0.000     0.000 r  rgb1/ball_y_reg[1]/C
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb1/ball_y_reg[1]/Q
                         net (fo=11, routed)          0.280     0.421    rgb1/ball_y_reg[9]_0[1]
    SLICE_X9Y20          LUT4 (Prop_lut4_I2_O)        0.042     0.463 r  rgb1/ball_cord_i_4/O
                         net (fo=2, routed)           0.271     0.734    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.866     0.868    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rgb1/ball_y_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.982%)  route 0.590ns (76.018%))
  Logic Levels:           2  (FDSE=1 LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE                         0.000     0.000 r  rgb1/ball_y_reg[3]/C
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  rgb1/ball_y_reg[3]/Q
                         net (fo=10, routed)          0.313     0.454    vga/p_1_out_carry__1[3]
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.045     0.499 r  vga/ball_cord_i_2/O
                         net (fo=2, routed)           0.276     0.776    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.866     0.868    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rgb1/ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.741%)  route 0.603ns (74.259%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE                         0.000     0.000 r  rgb1/ball_y_reg[0]/C
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rgb1/ball_y_reg[0]/Q
                         net (fo=10, routed)          0.388     0.552    rgb1/ball_y_reg[9]_0[0]
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.045     0.597 r  rgb1/ball_cord_i_5/O
                         net (fo=2, routed)           0.215     0.812    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.866     0.868    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rgb1/ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.209ns (25.691%)  route 0.605ns (74.309%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE                         0.000     0.000 r  rgb1/ball_y_reg[0]/C
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rgb1/ball_y_reg[0]/Q
                         net (fo=10, routed)          0.388     0.552    rgb1/ball_y_reg[9]_0[0]
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.045     0.597 r  rgb1/ball_cord_i_5/O
                         net (fo=2, routed)           0.217     0.814    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=270, routed)         0.863     0.865    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>





