Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:/ICT/ICT SEM 3/Computer Organization/Practical Lab/New folder/MIPS/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to E:/ICT/ICT SEM 3/Computer Organization/Practical Lab/New folder/MIPS/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Clock_Control_Block.v" in library work
Module <Clock_Control_Block> compiled
Compiling verilog file "ipcore_dir/Data_Memory_synth.v" in library work
Module <D_FlipFlop> compiled
Compiling verilog file "ipcore_dir/Instruction_Memory_synth.v" in library work
Module <Data_Memory_ss> compiled
Module <Instruction_Memory_S> compiled
No errors in compilation
Analysis of file <"Clock_Control_Block.prj"> succeeded.
 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> 

Total memory usage is 200192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

