Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Fri Jul 23 08:28:44 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/MSC_i_58/MSC_i_60/MSC_i_64/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/MSC_i_58/MSC_i_60/MSC_i_64/s1:D
  Delay (ns):              0.290
  Slack (ns):              0.007
  Arrival (ns):            9.144
  Required (ns):           9.137
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg4[26]:D
  Delay (ns):              0.308
  Slack (ns):              0.032
  Arrival (ns):            8.267
  Required (ns):           8.235
  Operating Conditions: slow_lv_lt

Path 3
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/MSC_i_58/MSC_i_60/MSC_i_63/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/MSC_i_58/MSC_i_60/MSC_i_63/s1:D
  Delay (ns):              0.307
  Slack (ns):              0.033
  Arrival (ns):            8.269
  Required (ns):           8.236
  Operating Conditions: slow_lv_lt

Path 4
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[136]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[136]:D
  Delay (ns):              0.310
  Slack (ns):              0.038
  Arrival (ns):            9.154
  Required (ns):           9.116
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[28]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg4[28]:D
  Delay (ns):              0.310
  Slack (ns):              0.039
  Arrival (ns):            8.276
  Required (ns):           8.237
  Operating Conditions: slow_lv_lt

Path 6
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[135]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[135]:D
  Delay (ns):              0.311
  Slack (ns):              0.040
  Arrival (ns):            9.156
  Required (ns):           9.116
  Operating Conditions: slow_lv_ht

Path 7
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_delay_fifo_rd_data_reg[33]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[97]:D
  Delay (ns):              0.209
  Slack (ns):              0.042
  Arrival (ns):            5.983
  Required (ns):           5.941
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[29]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg4[29]:D
  Delay (ns):              0.211
  Slack (ns):              0.044
  Arrival (ns):            6.006
  Required (ns):           5.962
  Operating Conditions: fast_hv_lt

Path 9
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[5]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[15]:D
  Delay (ns):              0.217
  Slack (ns):              0.047
  Arrival (ns):            5.985
  Required (ns):           5.938
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/gen_dc_level.wr_addr[4]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/MSC_i_58/din_gray_r[4]:D
  Delay (ns):              0.217
  Slack (ns):              0.048
  Arrival (ns):            6.008
  Required (ns):           5.960
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_delay_fifo_rd_data_reg[57]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[121]:D
  Delay (ns):              0.213
  Slack (ns):              0.050
  Arrival (ns):            5.993
  Required (ns):           5.943
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[130]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[130]:D
  Delay (ns):              0.214
  Slack (ns):              0.054
  Arrival (ns):            5.999
  Required (ns):           5.945
  Operating Conditions: fast_hv_lt

Path 13
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntGray[2]:D
  Delay (ns):              0.290
  Slack (ns):              0.056
  Arrival (ns):            9.160
  Required (ns):           9.104
  Operating Conditions: slow_lv_ht

Path 14
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[139]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[139]:D
  Delay (ns):              0.218
  Slack (ns):              0.058
  Arrival (ns):            6.003
  Required (ns):           5.945
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/l_req_tag_int[9]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_263/MSC_i_266/data_r1[64]:D
  Delay (ns):              0.234
  Slack (ns):              0.067
  Arrival (ns):            6.030
  Required (ns):           5.963
  Operating Conditions: fast_hv_lt

Path 16
  From: si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memraddr_r[0]:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk24.UI_ram_wrapper_1/U5_syncnonpipe/fifo8x8x16_fifo8x8x16_0_USRAM_top_R0C0/R_ADDR_0_inst:D
  Delay (ns):              0.240
  Slack (ns):              0.068
  Arrival (ns):            3.556
  Required (ns):           3.488
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/araddr_r1[7]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/rd_cmd_wr_data[7]:D
  Delay (ns):              0.146
  Slack (ns):              0.069
  Arrival (ns):            5.943
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_we_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.942
  Required (ns):           5.872
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_address_r2[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[7]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.944
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_address_r2[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.945
  Required (ns):           5.875
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[30].data_shifter[30][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[29].data_shifter[29][1]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.942
  Required (ns):           5.872
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_2_[112]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_address_r1[2]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.945
  Required (ns):           5.875
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/MSC_i_160/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][122]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.929
  Required (ns):           5.859
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/MSC_i_153/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][114]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.911
  Required (ns):           5.841
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg2[22]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[22]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.946
  Required (ns):           5.876
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[84]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i[20]:D
  Delay (ns):              0.292
  Slack (ns):              0.070
  Arrival (ns):            9.157
  Required (ns):           9.087
  Operating Conditions: slow_lv_ht

Path 27
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[44]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/araddr_r1[13]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.941
  Required (ns):           5.871
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[32].data_shifter[32][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[31].data_shifter[31][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.946
  Required (ns):           5.875
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/awaddr_r1[22]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_cmd_wr_data[22]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.946
  Required (ns):           5.875
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_77/MSC_i_78/MSC_i_80/MSC_i_82/MSC_i_87/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_77/MSC_i_78/MSC_i_80/MSC_i_82/MSC_i_87/s1:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.942
  Required (ns):           5.871
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_bank_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.940
  Required (ns):           5.868
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[38].data_shifter[38][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[37].data_shifter[37][1]:D
  Delay (ns):              0.150
  Slack (ns):              0.072
  Arrival (ns):            5.945
  Required (ns):           5.873
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_1_[114]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_2_[114]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.941
  Required (ns):           5.869
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_en_p2_po_r2[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][158]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.955
  Required (ns):           5.883
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/awaddr_r1[25]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_cmd_wr_data[25]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.946
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_109/MSC_i_110/MSC_i_112/MSC_i_114/MSC_i_123/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_109/MSC_i_110/MSC_i_112/MSC_i_114/MSC_i_123/s1:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.959
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[93]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[93]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.917
  Required (ns):           5.845
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[110]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[110]:D
  Delay (ns):              0.149
  Slack (ns):              0.072
  Arrival (ns):            5.932
  Required (ns):           5.860
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[8]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg4[8]:D
  Delay (ns):              0.151
  Slack (ns):              0.073
  Arrival (ns):            5.945
  Required (ns):           5.872
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[90]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[90]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.932
  Required (ns):           5.859
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[31].data_shifter[31][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[30].data_shifter[30][1]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.946
  Required (ns):           5.872
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[10].data_shifter[10][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[9].data_shifter[9][0]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            5.948
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_2_[122]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_address_r1[12]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.948
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_0_[49]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_1_[49]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.947
  Required (ns):           5.873
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/MSC_i_215/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][112]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.941
  Required (ns):           5.867
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[96]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[96]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            5.948
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[65]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg4[65]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            5.934
  Required (ns):           5.860
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/awaddr_r1[15]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_cmd_wr_data[15]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.945
  Required (ns):           5.871
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/araddr_r1[16]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/rd_cmd_wr_data[16]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            5.946
  Required (ns):           5.872
  Operating Conditions: fast_hv_lt

Path 50
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[6]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[5]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.937
  Required (ns):           5.863
  Operating Conditions: fast_hv_lt

Path 51
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1]:D
  Delay (ns):              0.249
  Slack (ns):              0.074
  Arrival (ns):            6.036
  Required (ns):           5.962
  Operating Conditions: fast_hv_lt

Path 52
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[38]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[4]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.954
  Required (ns):           5.880
  Operating Conditions: fast_hv_lt

Path 53
  From: system_top_0/counter_2[28]:CLK
  To:   system_top_0/counter_2[29]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            2.006
  Required (ns):           1.931
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_address_r1[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P2_OUT[5]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.949
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[24].data_shifter[24][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[23].data_shifter[23][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.949
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[23].data_shifter[23][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[22].data_shifter[22][1]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.948
  Required (ns):           5.873
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg2[15]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[15]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.951
  Required (ns):           5.876
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[124]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[124]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.928
  Required (ns):           5.853
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[8]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[8]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            5.921
  Required (ns):           5.846
  Operating Conditions: fast_hv_lt

Path 60
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            3.466
  Required (ns):           3.391
  Operating Conditions: fast_hv_lt

Path 61
  From: si5344a_config_0/rdata_shift_reg[0]:CLK
  To:   si5344a_config_0/rdata_shift_reg[1]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            3.492
  Required (ns):           3.416
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][152]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WRDATA_EN_P3_OUT:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.959
  Required (ns):           5.883
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_263/MSC_i_266/data_r1[20]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_263/MSC_i_266/data_r2[20]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.948
  Required (ns):           5.872
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg2[41]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[41]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.945
  Required (ns):           5.869
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg1[89]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg2[89]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.944
  Required (ns):           5.868
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/awaddr_r1[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_cmd_wr_data[26]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.950
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/awaddr_r1[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_cmd_wr_data[14]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.947
  Required (ns):           5.871
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_77/MSC_i_78/MSC_i_80/MSC_i_82/MSC_i_88/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_77/MSC_i_78/MSC_i_80/MSC_i_82/MSC_i_88/s1:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            5.943
  Required (ns):           5.867
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[91]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[91]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.921
  Required (ns):           5.845
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[75]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[75]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.949
  Required (ns):           5.873
  Operating Conditions: fast_hv_lt

Path 71
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[33]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.949
  Required (ns):           5.873
  Operating Conditions: fast_hv_lt

Path 72
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/AHBRdTranPend:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/AHBRdTranPendReg:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            2.013
  Required (ns):           1.937
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_RESET_0/PF_RESET_0/dff_9:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_10:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.941
  Required (ns):           5.864
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_bank_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.945
  Required (ns):           5.868
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_bank_r1[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_bank_r2[3]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.946
  Required (ns):           5.869
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_263/MSC_i_266/data_r1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_263/MSC_i_266/data_r2[1]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.950
  Required (ns):           5.873
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[10].data_shifter[10][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[9].data_shifter[9][1]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            5.955
  Required (ns):           5.878
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[17].data_shifter[17][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[16].data_shifter[16][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.951
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[25]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][65]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.936
  Required (ns):           5.859
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[20]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][92]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.900
  Required (ns):           5.823
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[66]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[66]:D
  Delay (ns):              0.247
  Slack (ns):              0.077
  Arrival (ns):            6.021
  Required (ns):           5.944
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[68]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg4[68]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.937
  Required (ns):           5.860
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[122]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[122]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.937
  Required (ns):           5.860
  Operating Conditions: fast_hv_lt

Path 84
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[5]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[5]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            5.887
  Required (ns):           5.810
  Operating Conditions: fast_hv_lt

Path 85
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[3]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_byte[3]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.940
  Required (ns):           5.863
  Operating Conditions: fast_hv_lt

Path 86
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/AHBRdDone_d2:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/AHBRdDone:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            2.014
  Required (ns):           1.937
  Operating Conditions: fast_hv_lt

Path 87
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.958
  Required (ns):           5.881
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_143/MSC_i_147/MSC_i_149/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_143/MSC_i_147/MSC_i_149/s1:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            5.968
  Required (ns):           5.890
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[46]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[46]:D
  Delay (ns):              0.145
  Slack (ns):              0.078
  Arrival (ns):            5.919
  Required (ns):           5.841
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/l_req_tag_int[7]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_263/MSC_i_266/data_r1[62]:D
  Delay (ns):              0.245
  Slack (ns):              0.078
  Arrival (ns):            6.041
  Required (ns):           5.963
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[63]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg4[63]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            5.951
  Required (ns):           5.873
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg2[42]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[42]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            5.945
  Required (ns):           5.867
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/araddr_r1[22]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/rd_cmd_wr_data[22]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.950
  Required (ns):           5.872
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/araddr_r1[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/rd_cmd_wr_data[18]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.950
  Required (ns):           5.872
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/MSC_i_68/din_gray_r[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/MSC_i_68/MSC_i_70/MSC_i_75/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.970
  Required (ns):           5.892
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/MSC_i_58/MSC_i_60/MSC_i_65/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_55/MSC_i_56/MSC_i_58/MSC_i_60/MSC_i_65/s1:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.968
  Required (ns):           5.890
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_109/MSC_i_110/MSC_i_126/din_gray_r[10]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_109/MSC_i_110/MSC_i_126/MSC_i_128/MSC_i_131/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.935
  Required (ns):           5.857
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_109/MSC_i_110/MSC_i_126/din_gray_r[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_109/MSC_i_110/MSC_i_126/MSC_i_128/MSC_i_139/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.928
  Required (ns):           5.850
  Operating Conditions: fast_hv_lt

Path 99
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.900
  Required (ns):           5.822
  Operating Conditions: fast_hv_lt

Path 100
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[12]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[12]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.920
  Required (ns):           5.842
  Operating Conditions: fast_hv_lt

