#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Mar 23 14:35:46 2021
# Process ID: 26665
# Current directory: /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1
# Command line: vivado -log MNIST_Solver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MNIST_Solver.tcl
# Log file: /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/MNIST_Solver.vds
# Journal file: /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MNIST_Solver.tcl -notrace
Command: synth_design -top MNIST_Solver -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1434.539 ; gain = 89.855 ; free physical = 12740 ; free virtual = 24959
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MNIST_Solver' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_Frame_Buffer' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_BRAM' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-26665-andrew-debian/realtime/Conv_1_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_BRAM' (1#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-26665-andrew-debian/realtime/Conv_1_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_Frame_Buffer' (2#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_Layer_1' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv:3]
	Parameter weights bound to: 972'b111111101011011110111111101100110010111111001111100100111111010010000011111111101100011110111111011101111101111111000111110010000000101001001101000000001000011110111110111011100001111111000100111000111110101111011101000000100000011110111111111000011101111110100101000010000001011101110100000001000001001001000000010010000001000001000111111001000000011101011110111111100110010100111111101000011111000000100000100011000000000011010010111111000011010110111111111101111010000000010101010101000000101001011010000000100000111001111110110010000001000000101000001101000000010110001110111111000010101110000000101111001011111111011110001101111110101110011111111111100110100010111110111010010001111111110010100110111111011000011000000000011000101111000001001011010101000000101010110010000000101110001100000000001110001101111111011001100110111111100010110100000000111100100110111111100101110011111111011100111111000001000101111001111111100010101110111111010001111001000000110000010110 
	Parameter biases bound to: 108'b000000101100000110111111111111111001111111111111111011111111111111111110111111110100110100111111111000000000 
INFO: [Synth 8-6157] synthesizing module 'Conv_Kernel_3by3' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
	Parameter weights bound to: 162'b111111011001100110111111100010110100000000111100100110111111100101110011111111011100111111000001000101111001111111100010101110111111010001111001000000110000010110 
	Parameter bias bound to: 18'sb111111111000000000 
INFO: [Synth 8-6157] synthesizing module 'FP_Round' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv:7]
	Parameter NUM_M bound to: 7 - type: integer 
	Parameter NUM_F bound to: 10 - type: integer 
	Parameter NUM_P bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FP_Round' (3#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv:7]
WARNING: [Synth 8-350] instance 'rounding' of module 'FP_Round' requires 5 connections, but only 2 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:39]
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-26665-andrew-debian/realtime/Mult_Add_Pipelined_NC_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_Pipelined_NC' (4#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-26665-andrew-debian/realtime/Mult_Add_Pipelined_NC_stub.v:6]
WARNING: [Synth 8-689] width (58) of port connection 'C' does not match port width (48) of module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:51]
WARNING: [Synth 8-350] instance 'M0_0' of module 'Mult_Add_Pipelined_NC' requires 9 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_Pipelined_COL' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-26665-andrew-debian/realtime/Mult_Add_Pipelined_COL_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_Pipelined_COL' (5#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-26665-andrew-debian/realtime/Mult_Add_Pipelined_COL_stub.v:6]
WARNING: [Synth 8-350] instance 'M0_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:56]
WARNING: [Synth 8-350] instance 'M0_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:67]
WARNING: [Synth 8-350] instance 'M1_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:78]
WARNING: [Synth 8-350] instance 'M1_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:89]
WARNING: [Synth 8-350] instance 'M1_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:100]
WARNING: [Synth 8-350] instance 'M2_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:111]
WARNING: [Synth 8-350] instance 'M2_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:122]
WARNING: [Synth 8-350] instance 'M2_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Kernel_3by3' (6#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv:8]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (7#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv:8]
INFO: [Synth 8-6157] synthesizing module 'Conv_Kernel_3by3__parameterized0' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
	Parameter weights bound to: 162'b111111100110100010111110111010010001111111110010100110111111011000011000000000011000101111000001001011010101000000101010110010000000101110001100000000001110001101 
	Parameter bias bound to: 18'sb111111110100110100 
WARNING: [Synth 8-350] instance 'rounding' of module 'FP_Round' requires 5 connections, but only 2 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:39]
WARNING: [Synth 8-689] width (58) of port connection 'C' does not match port width (48) of module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:51]
WARNING: [Synth 8-350] instance 'M0_0' of module 'Mult_Add_Pipelined_NC' requires 9 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [Synth 8-350] instance 'M0_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:56]
WARNING: [Synth 8-350] instance 'M0_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:67]
WARNING: [Synth 8-350] instance 'M1_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:78]
WARNING: [Synth 8-350] instance 'M1_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:89]
WARNING: [Synth 8-350] instance 'M1_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:100]
WARNING: [Synth 8-350] instance 'M2_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:111]
WARNING: [Synth 8-350] instance 'M2_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:122]
WARNING: [Synth 8-350] instance 'M2_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Kernel_3by3__parameterized0' (7#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Conv_Kernel_3by3__parameterized1' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
	Parameter weights bound to: 162'b000000101001011010000000100000111001111110110010000001000000101000001101000000010110001110111111000010101110000000101111001011111111011110001101111110101110011111 
	Parameter bias bound to: 18'sb111111111111111110 
WARNING: [Synth 8-350] instance 'rounding' of module 'FP_Round' requires 5 connections, but only 2 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:39]
WARNING: [Synth 8-689] width (58) of port connection 'C' does not match port width (48) of module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:51]
WARNING: [Synth 8-350] instance 'M0_0' of module 'Mult_Add_Pipelined_NC' requires 9 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [Synth 8-350] instance 'M0_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:56]
WARNING: [Synth 8-350] instance 'M0_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:67]
WARNING: [Synth 8-350] instance 'M1_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:78]
WARNING: [Synth 8-350] instance 'M1_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:89]
WARNING: [Synth 8-350] instance 'M1_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:100]
WARNING: [Synth 8-350] instance 'M2_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:111]
WARNING: [Synth 8-350] instance 'M2_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:122]
WARNING: [Synth 8-350] instance 'M2_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Kernel_3by3__parameterized1' (7#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Conv_Kernel_3by3__parameterized2' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
	Parameter weights bound to: 162'b000001000111111001000000011101011110111111100110010100111111101000011111000000100000100011000000000011010010111111000011010110111111111101111010000000010101010101 
	Parameter bias bound to: 18'sb111111111111111011 
WARNING: [Synth 8-350] instance 'rounding' of module 'FP_Round' requires 5 connections, but only 2 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:39]
WARNING: [Synth 8-689] width (58) of port connection 'C' does not match port width (48) of module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:51]
WARNING: [Synth 8-350] instance 'M0_0' of module 'Mult_Add_Pipelined_NC' requires 9 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [Synth 8-350] instance 'M0_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:56]
WARNING: [Synth 8-350] instance 'M0_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:67]
WARNING: [Synth 8-350] instance 'M1_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:78]
WARNING: [Synth 8-350] instance 'M1_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:89]
WARNING: [Synth 8-350] instance 'M1_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:100]
WARNING: [Synth 8-350] instance 'M2_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:111]
WARNING: [Synth 8-350] instance 'M2_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:122]
WARNING: [Synth 8-350] instance 'M2_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Kernel_3by3__parameterized2' (7#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Conv_Kernel_3by3__parameterized3' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
	Parameter weights bound to: 162'b111110111011100001111111000100111000111110101111011101000000100000011110111111111000011101111110100101000010000001011101110100000001000001001001000000010010000001 
	Parameter bias bound to: 18'sb111111111111111001 
WARNING: [Synth 8-350] instance 'rounding' of module 'FP_Round' requires 5 connections, but only 2 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:39]
WARNING: [Synth 8-689] width (58) of port connection 'C' does not match port width (48) of module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:51]
WARNING: [Synth 8-350] instance 'M0_0' of module 'Mult_Add_Pipelined_NC' requires 9 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [Synth 8-350] instance 'M0_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:56]
WARNING: [Synth 8-350] instance 'M0_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:67]
WARNING: [Synth 8-350] instance 'M1_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:78]
WARNING: [Synth 8-350] instance 'M1_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:89]
WARNING: [Synth 8-350] instance 'M1_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:100]
WARNING: [Synth 8-350] instance 'M2_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:111]
WARNING: [Synth 8-350] instance 'M2_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:122]
WARNING: [Synth 8-350] instance 'M2_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Kernel_3by3__parameterized3' (7#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Conv_Kernel_3by3__parameterized4' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
	Parameter weights bound to: 162'b111111101011011110111111101100110010111111001111100100111111010010000011111111101100011110111111011101111101111111000111110010000000101001001101000000001000011110 
	Parameter bias bound to: 18'sb000000101100000110 
WARNING: [Synth 8-350] instance 'rounding' of module 'FP_Round' requires 5 connections, but only 2 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:39]
WARNING: [Synth 8-689] width (58) of port connection 'C' does not match port width (48) of module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:51]
WARNING: [Synth 8-350] instance 'M0_0' of module 'Mult_Add_Pipelined_NC' requires 9 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [Synth 8-350] instance 'M0_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:56]
WARNING: [Synth 8-350] instance 'M0_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:67]
WARNING: [Synth 8-350] instance 'M1_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:78]
WARNING: [Synth 8-350] instance 'M1_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:89]
WARNING: [Synth 8-350] instance 'M1_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:100]
WARNING: [Synth 8-350] instance 'M2_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:111]
WARNING: [Synth 8-350] instance 'M2_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:122]
WARNING: [Synth 8-350] instance 'M2_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Kernel_3by3__parameterized4' (7#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
WARNING: [Synth 8-5856] 3D RAM kernel_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv_Layer_1' (8#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Max_Pool_Layer' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Max_Pool_Layer' (9#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_2_Weight_Buffer' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:3]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:129]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:131]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:132]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:134]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:135]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:137]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:140]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:141]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:143]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:144]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:146]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:147]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed " *) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:148]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_0_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:174]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_1_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:175]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_2_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:176]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_3_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:177]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_4_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:178]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_5_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:179]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_6_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:180]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_7_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:181]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_8_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:182]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_9_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:183]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_10_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:184]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_11_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:185]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_12_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:186]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_13_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:187]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_14_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:188]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_15_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:189]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_16_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:190]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_17_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:191]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_18_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:192]
INFO: [Synth 8-3876] $readmem data file '/home/andrew/infernet/misc/conv_2_weights/Conv_2_Channel_19_weights.mem' is read successfully [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:193]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_Weight_Buffer' (10#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_Layer_2' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv:3]
	Parameter biases bound to: 360'b000000000010011101111111110011011110111111111000000111000000000111110111111111110000011101111111101110111011111111111011100001111111111010001001111111110101000110111111100101110100111111011000000001000000000011101000000000001000110101111111100010000010111111111000100001000000000111101011111111101001100010000000011001111001111111110101101100111111110001110011 
INFO: [Synth 8-6157] synthesizing module 'Conv_Kernel_2by2' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv:4]
WARNING: [Synth 8-350] instance 'M0' of module 'Mult_Add_Pipelined_NC' requires 9 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv:23]
WARNING: [Synth 8-350] instance 'M1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 9 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv:34]
WARNING: [Synth 8-350] instance 'M2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 9 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv:46]
WARNING: [Synth 8-350] instance 'M3' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 9 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv:58]
WARNING: [Synth 8-350] instance 'rounding' of module 'FP_Round' requires 5 connections, but only 2 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Kernel_2by2' (11#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv:4]
WARNING: [Synth 8-5856] 3D RAM kernel_weights_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM kernel_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element in_chan_old_reg was removed.  [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv:151]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Layer_2' (12#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'MNIST_Solver' (13#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1492.289 ; gain = 147.605 ; free physical = 12730 ; free virtual = 24954
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1492.289 ; gain = 147.605 ; free physical = 12734 ; free virtual = 24958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1492.289 ; gain = 147.605 ; free physical = 12734 ; free virtual = 24958
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M0_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M0_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M0_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M0_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M0_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M0_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M0_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M0_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M0_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M0_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M0_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M0_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[0].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[0].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[1].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[1].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[2].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[2].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[3].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[3].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[4].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[4].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[5].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[5].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[6].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[6].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[7].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[7].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[8].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[8].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[9].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[9].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[10].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[10].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[11].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[11].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[12].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[12].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[13].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[13].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[14].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[14].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[15].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[15].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[16].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[16].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[17].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[17].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[18].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[18].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[19].kernel/M0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'C2/conv_channels_gen[19].kernel/M0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M0_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M0_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M0_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M0_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M1_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M1_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M1_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M1_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M1_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M1_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M2_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M2_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M2_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M2_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M2_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[0].kernel/M2_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M0_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M0_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M0_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M0_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M1_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M1_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M1_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M1_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M1_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M1_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M2_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M2_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M2_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M2_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M2_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[1].kernel/M2_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M0_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M0_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M0_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M0_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M1_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M1_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M1_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M1_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M1_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M1_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M2_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M2_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M2_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M2_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M2_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[2].kernel/M2_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M0_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M0_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M0_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M0_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M1_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M1_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M1_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M1_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M1_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M1_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M2_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M2_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M2_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M2_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M2_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[3].kernel/M2_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M0_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M0_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M0_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M0_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M1_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M1_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M1_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M1_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M1_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M1_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M2_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M2_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M2_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M2_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M2_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[4].kernel/M2_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M0_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M0_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M0_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M0_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M1_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M1_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M1_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M1_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M1_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M1_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M2_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M2_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M2_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M2_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M2_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C1/conv_channels_gen[5].kernel/M2_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[0].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[0].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[0].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[0].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[0].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[0].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[1].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[1].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[1].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[1].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[1].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[1].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[2].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[2].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[2].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[2].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[2].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[2].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[3].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[3].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[3].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[3].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[3].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[3].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[4].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[4].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[4].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[4].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[4].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[4].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[5].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[5].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[5].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[5].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[5].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[5].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[6].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[6].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[6].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[6].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[6].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[6].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[7].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[7].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[7].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[7].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[7].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[7].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[8].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[8].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[8].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[8].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[8].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[8].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[9].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[9].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[9].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[9].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[9].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[9].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[10].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[10].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[10].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[10].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[10].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[10].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[11].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[11].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[11].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[11].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[11].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[11].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[12].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[12].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[12].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[12].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[12].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[12].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[13].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[13].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[13].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[13].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[13].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[13].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[14].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[14].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[14].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[14].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[14].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[14].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[15].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[15].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[15].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[15].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[15].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[15].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[16].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[16].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[16].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[16].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[16].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[16].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[17].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[17].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[17].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[17].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[17].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[17].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[18].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[18].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[18].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[18].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[18].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[18].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[19].kernel/M1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[19].kernel/M1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[19].kernel/M2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[19].kernel/M2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[19].kernel/M3'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'C2/conv_channels_gen[19].kernel/M3'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'in_buf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'in_buf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[0].c1_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[0].c1_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[0].mp_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[0].mp_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[1].c1_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[1].c1_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[1].mp_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[1].mp_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[2].c1_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[2].c1_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[2].mp_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[2].mp_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[3].c1_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[3].c1_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[3].mp_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[3].mp_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[4].c1_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[4].c1_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[4].mp_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[4].mp_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[5].c1_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[5].c1_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[5].mp_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'obuf_gen[5].mp_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[0].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[0].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[1].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[1].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[2].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[2].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[3].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[3].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[4].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[4].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[5].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[5].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[6].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[6].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[7].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[7].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[8].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[8].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[9].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[9].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[10].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[10].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[11].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[11].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[12].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[12].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[13].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[13].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[14].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[14].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[15].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[15].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[16].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[16].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[17].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[17].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[18].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[18].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[19].c2_obuf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'conv_2_obuf_gen[19].c2_obuf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.102 ; gain = 0.000 ; free physical = 12389 ; free virtual = 24609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.102 ; gain = 0.000 ; free physical = 12384 ; free virtual = 24605
Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1845.102 ; gain = 4.000 ; free physical = 12384 ; free virtual = 24604
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[0].kernel/M0_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[0].kernel/M0_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[0].kernel/M0_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[0].kernel/M1_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[0].kernel/M1_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[0].kernel/M1_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[0].kernel/M2_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[0].kernel/M2_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[0].kernel/M2_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[1].kernel/M0_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[1].kernel/M0_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[1].kernel/M0_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[1].kernel/M1_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[1].kernel/M1_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[1].kernel/M1_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[1].kernel/M2_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[1].kernel/M2_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[1].kernel/M2_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[2].kernel/M0_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[2].kernel/M0_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[2].kernel/M0_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[2].kernel/M1_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[2].kernel/M1_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[2].kernel/M1_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[2].kernel/M2_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[2].kernel/M2_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[2].kernel/M2_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[3].kernel/M0_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[3].kernel/M0_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[3].kernel/M0_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[3].kernel/M1_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[3].kernel/M1_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[3].kernel/M1_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[3].kernel/M2_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[3].kernel/M2_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[3].kernel/M2_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[4].kernel/M0_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[4].kernel/M0_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[4].kernel/M0_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[4].kernel/M1_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[4].kernel/M1_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[4].kernel/M1_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[4].kernel/M2_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[4].kernel/M2_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[4].kernel/M2_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[5].kernel/M0_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[5].kernel/M0_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[5].kernel/M0_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[5].kernel/M1_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[5].kernel/M1_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[5].kernel/M1_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[5].kernel/M2_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[5].kernel/M2_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C1/conv_channels_gen[5].kernel/M2_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[0].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[0].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[0].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[0].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[10].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[10].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[10].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[10].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[11].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[11].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[11].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[11].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[12].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[12].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[12].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[12].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[13].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[13].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[13].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[13].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[14].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[14].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[14].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[14].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[15].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[15].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[15].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[15].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[16].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[16].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[16].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[16].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[17].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[17].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[17].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[17].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[18].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[18].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[18].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[18].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[19].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[19].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[19].kernel/M2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[19].kernel/M3' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[1].kernel/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'C2/conv_channels_gen[1].kernel/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1845.102 ; gain = 500.418 ; free physical = 12543 ; free virtual = 24764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1845.102 ; gain = 500.418 ; free physical = 12543 ; free virtual = 24764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[0].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[1].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[2].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[3].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[4].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[5].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[6].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[7].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[8].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[9].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[10].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[11].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[12].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[13].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[14].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[15].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[16].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[17].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[18].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[19].kernel /M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[0].kernel /M0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[1].kernel /M0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[2].kernel /M0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[3].kernel /M0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[4].kernel /M0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[5].kernel /M0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[0].kernel /M0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[1].kernel /M0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[2].kernel /M0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[3].kernel /M0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[4].kernel /M0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[5].kernel /M0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[0].kernel /M0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[1].kernel /M0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[2].kernel /M0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[3].kernel /M0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[4].kernel /M0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[5].kernel /M0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[0].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[1].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[2].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[3].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[4].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[5].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[6].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[7].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[8].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[9].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[10].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[11].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[12].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[13].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[14].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[15].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[16].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[17].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[18].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[19].kernel /M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[0].kernel /M1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[1].kernel /M1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[2].kernel /M1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[3].kernel /M1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[4].kernel /M1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[5].kernel /M1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[0].kernel /M1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[1].kernel /M1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[2].kernel /M1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[3].kernel /M1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[4].kernel /M1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[5].kernel /M1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[0].kernel /M1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[1].kernel /M1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[2].kernel /M1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[3].kernel /M1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[4].kernel /M1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[5].kernel /M1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[0].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[1].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[2].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[3].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[4].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[5].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[6].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[7].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[8].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[9].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[10].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[11].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[12].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[13].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[14].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[15].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[16].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[17].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[18].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[19].kernel /M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[0].kernel /M2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[1].kernel /M2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[2].kernel /M2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[3].kernel /M2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[4].kernel /M2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[5].kernel /M2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[0].kernel /M2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[1].kernel /M2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[2].kernel /M2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[3].kernel /M2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[4].kernel /M2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[5].kernel /M2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[0].kernel /M2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[1].kernel /M2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[2].kernel /M2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[3].kernel /M2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[4].kernel /M2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1/\conv_channels_gen[5].kernel /M2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[0].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[1].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[2].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[3].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[4].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[5].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[6].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[7].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[8].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[9].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[10].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[11].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[12].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[13].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[14].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[15].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[16].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[17].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[18].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2/\conv_channels_gen[19].kernel /M3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for in_buf/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[0].c1_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[0].mp_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[1].c1_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[1].mp_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[2].c1_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[2].mp_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[3].c1_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[3].mp_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[4].c1_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[4].mp_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[5].c1_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \obuf_gen[5].mp_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[0].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[1].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[2].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[3].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[4].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[5].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[6].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[7].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[8].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[9].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[10].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[11].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[12].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[13].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[14].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[15].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[16].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[17].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[18].c2_obuf /ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \conv_2_obuf_gen[19].c2_obuf /ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.102 ; gain = 500.418 ; free physical = 12540 ; free virtual = 24760
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "kernel_in_reg[2][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kernel_in_reg[2][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kernel_in_reg[2][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cell_row_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_row_major" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_row_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kernel_in_reg[1][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kernel_in_reg[1][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "col" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cell_row_offset" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.102 ; gain = 500.418 ; free physical = 12531 ; free virtual = 24753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 26    
	   2 Input      5 Bit       Adders := 20    
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 125   
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 78    
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FP_Round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module ReLU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module Conv_Layer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 9     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module Max_Pool_Layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 8     
+---Registers : 
	               18 Bit    Registers := 12    
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
Module Conv_2_Weight_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 20    
Module Conv_Layer_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 84    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cell_row_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kernel_in_reg[2][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kernel_in_reg[2][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kernel_in_reg[2][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cell_row_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_row_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_row_major" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cell_row_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "col" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[19][12]' (FD) to 'c2_wbuf/data_reg[19][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[19][13]' (FD) to 'c2_wbuf/data_reg[19][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[19][14]' (FD) to 'c2_wbuf/data_reg[19][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[19][15]' (FD) to 'c2_wbuf/data_reg[19][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[19][16]' (FD) to 'c2_wbuf/data_reg[19][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[18][12]' (FD) to 'c2_wbuf/data_reg[18][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[18][13]' (FD) to 'c2_wbuf/data_reg[18][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[18][14]' (FD) to 'c2_wbuf/data_reg[18][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[18][15]' (FD) to 'c2_wbuf/data_reg[18][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[18][16]' (FD) to 'c2_wbuf/data_reg[18][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[17][12]' (FD) to 'c2_wbuf/data_reg[17][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[17][13]' (FD) to 'c2_wbuf/data_reg[17][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[17][14]' (FD) to 'c2_wbuf/data_reg[17][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[17][15]' (FD) to 'c2_wbuf/data_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[17][16]' (FD) to 'c2_wbuf/data_reg[17][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[16][12]' (FD) to 'c2_wbuf/data_reg[16][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[16][13]' (FD) to 'c2_wbuf/data_reg[16][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[16][14]' (FD) to 'c2_wbuf/data_reg[16][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[16][15]' (FD) to 'c2_wbuf/data_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[16][16]' (FD) to 'c2_wbuf/data_reg[16][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[15][12]' (FD) to 'c2_wbuf/data_reg[15][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[15][13]' (FD) to 'c2_wbuf/data_reg[15][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[15][14]' (FD) to 'c2_wbuf/data_reg[15][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[15][15]' (FD) to 'c2_wbuf/data_reg[15][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[15][16]' (FD) to 'c2_wbuf/data_reg[15][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[14][12]' (FD) to 'c2_wbuf/data_reg[14][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[14][13]' (FD) to 'c2_wbuf/data_reg[14][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[14][14]' (FD) to 'c2_wbuf/data_reg[14][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[14][15]' (FD) to 'c2_wbuf/data_reg[14][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[14][16]' (FD) to 'c2_wbuf/data_reg[14][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[13][12]' (FD) to 'c2_wbuf/data_reg[13][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[13][13]' (FD) to 'c2_wbuf/data_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[13][14]' (FD) to 'c2_wbuf/data_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[13][15]' (FD) to 'c2_wbuf/data_reg[13][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[13][16]' (FD) to 'c2_wbuf/data_reg[13][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[12][12]' (FD) to 'c2_wbuf/data_reg[12][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[12][13]' (FD) to 'c2_wbuf/data_reg[12][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[12][14]' (FD) to 'c2_wbuf/data_reg[12][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[12][15]' (FD) to 'c2_wbuf/data_reg[12][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[12][16]' (FD) to 'c2_wbuf/data_reg[12][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[11][12]' (FD) to 'c2_wbuf/data_reg[11][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[11][13]' (FD) to 'c2_wbuf/data_reg[11][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[11][14]' (FD) to 'c2_wbuf/data_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[11][15]' (FD) to 'c2_wbuf/data_reg[11][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[11][16]' (FD) to 'c2_wbuf/data_reg[11][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[10][12]' (FD) to 'c2_wbuf/data_reg[10][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[10][13]' (FD) to 'c2_wbuf/data_reg[10][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[10][14]' (FD) to 'c2_wbuf/data_reg[10][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[10][15]' (FD) to 'c2_wbuf/data_reg[10][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[10][16]' (FD) to 'c2_wbuf/data_reg[10][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[9][13]' (FD) to 'c2_wbuf/data_reg[9][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[9][14]' (FD) to 'c2_wbuf/data_reg[9][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[9][15]' (FD) to 'c2_wbuf/data_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[9][16]' (FD) to 'c2_wbuf/data_reg[9][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[8][12]' (FD) to 'c2_wbuf/data_reg[8][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[8][13]' (FD) to 'c2_wbuf/data_reg[8][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[8][14]' (FD) to 'c2_wbuf/data_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[8][15]' (FD) to 'c2_wbuf/data_reg[8][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[8][16]' (FD) to 'c2_wbuf/data_reg[8][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[7][13]' (FD) to 'c2_wbuf/data_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[7][14]' (FD) to 'c2_wbuf/data_reg[7][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[7][15]' (FD) to 'c2_wbuf/data_reg[7][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[7][16]' (FD) to 'c2_wbuf/data_reg[7][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[6][12]' (FD) to 'c2_wbuf/data_reg[6][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[6][13]' (FD) to 'c2_wbuf/data_reg[6][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[6][14]' (FD) to 'c2_wbuf/data_reg[6][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[6][15]' (FD) to 'c2_wbuf/data_reg[6][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[6][16]' (FD) to 'c2_wbuf/data_reg[6][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[5][12]' (FD) to 'c2_wbuf/data_reg[5][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[5][13]' (FD) to 'c2_wbuf/data_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[5][14]' (FD) to 'c2_wbuf/data_reg[5][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[5][15]' (FD) to 'c2_wbuf/data_reg[5][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[5][16]' (FD) to 'c2_wbuf/data_reg[5][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[4][12]' (FD) to 'c2_wbuf/data_reg[4][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[4][13]' (FD) to 'c2_wbuf/data_reg[4][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[4][14]' (FD) to 'c2_wbuf/data_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[4][15]' (FD) to 'c2_wbuf/data_reg[4][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[4][16]' (FD) to 'c2_wbuf/data_reg[4][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[3][12]' (FD) to 'c2_wbuf/data_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[3][13]' (FD) to 'c2_wbuf/data_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[3][14]' (FD) to 'c2_wbuf/data_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[3][15]' (FD) to 'c2_wbuf/data_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[3][16]' (FD) to 'c2_wbuf/data_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[2][13]' (FD) to 'c2_wbuf/data_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[2][14]' (FD) to 'c2_wbuf/data_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[2][15]' (FD) to 'c2_wbuf/data_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[2][16]' (FD) to 'c2_wbuf/data_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[1][12]' (FD) to 'c2_wbuf/data_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[1][13]' (FD) to 'c2_wbuf/data_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[1][14]' (FD) to 'c2_wbuf/data_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[1][15]' (FD) to 'c2_wbuf/data_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[1][16]' (FD) to 'c2_wbuf/data_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[0][12]' (FD) to 'c2_wbuf/data_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[0][13]' (FD) to 'c2_wbuf/data_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[0][14]' (FD) to 'c2_wbuf/data_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[0][15]' (FD) to 'c2_wbuf/data_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'c2_wbuf/data_reg[0][16]' (FD) to 'c2_wbuf/data_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'C2/conv_channels_gen[19].kernel_weights_reg[19][0][0][12]' (FDRE) to 'C2/conv_channels_gen[19].kernel_weights_reg[19][0][0][13]'
INFO: [Synth 8-3886] merging instance 'C2/conv_channels_gen[19].kernel_weights_reg[19][0][0][13]' (FDRE) to 'C2/conv_channels_gen[19].kernel_weights_reg[19][0][0][14]'
INFO: [Synth 8-3886] merging instance 'C2/conv_channels_gen[19].kernel_weights_reg[19][0][0][14]' (FDRE) to 'C2/conv_channels_gen[19].kernel_weights_reg[19][0][0][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1845.102 ; gain = 500.418 ; free physical = 12485 ; free virtual = 24711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+------------+---------------+----------------+
|Module Name          | RTL Object | Depth x Width | Implemented As | 
+---------------------+------------+---------------+----------------+
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|Conv_2_Weight_Buffer | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
|MNIST_Solver         | p_0_out    | 32x18         | LUT            | 
+---------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1845.102 ; gain = 500.418 ; free physical = 12352 ; free virtual = 24690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1845.102 ; gain = 500.418 ; free physical = 12210 ; free virtual = 24620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1870.703 ; gain = 526.020 ; free physical = 12179 ; free virtual = 24618
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_1  has unconnected pin C[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M0_2  has unconnected pin C[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M1_0  has unconnected pin C[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M1_0  has unconnected pin C[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M1_0  has unconnected pin C[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \C1/conv_channels_gen[0].kernel/M1_0  has unconnected pin C[44]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1870.703 ; gain = 526.020 ; free physical = 12177 ; free virtual = 24616
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1870.703 ; gain = 526.020 ; free physical = 12177 ; free virtual = 24616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1870.703 ; gain = 526.020 ; free physical = 12177 ; free virtual = 24616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1870.703 ; gain = 526.020 ; free physical = 12177 ; free virtual = 24616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1870.703 ; gain = 526.020 ; free physical = 12177 ; free virtual = 24616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1870.703 ; gain = 526.020 ; free physical = 12177 ; free virtual = 24616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |Mult_Add_Pipelined_NC  |        26|
|2     |Mult_Add_Pipelined_COL |       108|
|3     |Conv_1_BRAM            |        33|
+------+-----------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |Conv_1_BRAM                 |     1|
|2     |Conv_1_BRAM__33             |     1|
|3     |Conv_1_BRAM__34             |     1|
|4     |Conv_1_BRAM__35             |     1|
|5     |Conv_1_BRAM__36             |     1|
|6     |Conv_1_BRAM__37             |     1|
|7     |Conv_1_BRAM__38             |     1|
|8     |Conv_1_BRAM__39             |     1|
|9     |Conv_1_BRAM__40             |     1|
|10    |Conv_1_BRAM__41             |     1|
|11    |Conv_1_BRAM__42             |     1|
|12    |Conv_1_BRAM__43             |     1|
|13    |Conv_1_BRAM__44             |     1|
|14    |Conv_1_BRAM__45             |     1|
|15    |Conv_1_BRAM__46             |     1|
|16    |Conv_1_BRAM__47             |     1|
|17    |Conv_1_BRAM__48             |     1|
|18    |Conv_1_BRAM__49             |     1|
|19    |Conv_1_BRAM__50             |     1|
|20    |Conv_1_BRAM__51             |     1|
|21    |Conv_1_BRAM__52             |     1|
|22    |Conv_1_BRAM__53             |     1|
|23    |Conv_1_BRAM__54             |     1|
|24    |Conv_1_BRAM__55             |     1|
|25    |Conv_1_BRAM__56             |     1|
|26    |Conv_1_BRAM__57             |     1|
|27    |Conv_1_BRAM__58             |     1|
|28    |Conv_1_BRAM__59             |     1|
|29    |Conv_1_BRAM__60             |     1|
|30    |Conv_1_BRAM__61             |     1|
|31    |Conv_1_BRAM__62             |     1|
|32    |Conv_1_BRAM__63             |     1|
|33    |Conv_1_BRAM__64             |     1|
|34    |Mult_Add_Pipelined_COL      |     1|
|35    |Mult_Add_Pipelined_COL__108 |     1|
|36    |Mult_Add_Pipelined_COL__109 |     1|
|37    |Mult_Add_Pipelined_COL__110 |     1|
|38    |Mult_Add_Pipelined_COL__111 |     1|
|39    |Mult_Add_Pipelined_COL__112 |     1|
|40    |Mult_Add_Pipelined_COL__113 |     1|
|41    |Mult_Add_Pipelined_COL__114 |     1|
|42    |Mult_Add_Pipelined_COL__115 |     1|
|43    |Mult_Add_Pipelined_COL__116 |     1|
|44    |Mult_Add_Pipelined_COL__117 |     1|
|45    |Mult_Add_Pipelined_COL__118 |     1|
|46    |Mult_Add_Pipelined_COL__119 |     1|
|47    |Mult_Add_Pipelined_COL__120 |     1|
|48    |Mult_Add_Pipelined_COL__121 |     1|
|49    |Mult_Add_Pipelined_COL__122 |     1|
|50    |Mult_Add_Pipelined_COL__123 |     1|
|51    |Mult_Add_Pipelined_COL__124 |     1|
|52    |Mult_Add_Pipelined_COL__125 |     1|
|53    |Mult_Add_Pipelined_COL__126 |     1|
|54    |Mult_Add_Pipelined_COL__127 |     1|
|55    |Mult_Add_Pipelined_COL__128 |     1|
|56    |Mult_Add_Pipelined_COL__129 |     1|
|57    |Mult_Add_Pipelined_COL__130 |     1|
|58    |Mult_Add_Pipelined_COL__131 |     1|
|59    |Mult_Add_Pipelined_COL__132 |     1|
|60    |Mult_Add_Pipelined_COL__133 |     1|
|61    |Mult_Add_Pipelined_COL__134 |     1|
|62    |Mult_Add_Pipelined_COL__135 |     1|
|63    |Mult_Add_Pipelined_COL__136 |     1|
|64    |Mult_Add_Pipelined_COL__137 |     1|
|65    |Mult_Add_Pipelined_COL__138 |     1|
|66    |Mult_Add_Pipelined_COL__139 |     1|
|67    |Mult_Add_Pipelined_COL__140 |     1|
|68    |Mult_Add_Pipelined_COL__141 |     1|
|69    |Mult_Add_Pipelined_COL__142 |     1|
|70    |Mult_Add_Pipelined_COL__143 |     1|
|71    |Mult_Add_Pipelined_COL__144 |     1|
|72    |Mult_Add_Pipelined_COL__145 |     1|
|73    |Mult_Add_Pipelined_COL__146 |     1|
|74    |Mult_Add_Pipelined_COL__147 |     1|
|75    |Mult_Add_Pipelined_COL__148 |     1|
|76    |Mult_Add_Pipelined_COL__149 |     1|
|77    |Mult_Add_Pipelined_COL__150 |     1|
|78    |Mult_Add_Pipelined_COL__151 |     1|
|79    |Mult_Add_Pipelined_COL__152 |     1|
|80    |Mult_Add_Pipelined_COL__153 |     1|
|81    |Mult_Add_Pipelined_COL__154 |     1|
|82    |Mult_Add_Pipelined_COL__155 |     1|
|83    |Mult_Add_Pipelined_COL__156 |     1|
|84    |Mult_Add_Pipelined_COL__157 |     1|
|85    |Mult_Add_Pipelined_COL__158 |     1|
|86    |Mult_Add_Pipelined_COL__159 |     1|
|87    |Mult_Add_Pipelined_COL__160 |     1|
|88    |Mult_Add_Pipelined_COL__161 |     1|
|89    |Mult_Add_Pipelined_COL__162 |     1|
|90    |Mult_Add_Pipelined_COL__163 |     1|
|91    |Mult_Add_Pipelined_COL__164 |     1|
|92    |Mult_Add_Pipelined_COL__165 |     1|
|93    |Mult_Add_Pipelined_COL__166 |     1|
|94    |Mult_Add_Pipelined_COL__167 |     1|
|95    |Mult_Add_Pipelined_COL__168 |     1|
|96    |Mult_Add_Pipelined_COL__169 |     1|
|97    |Mult_Add_Pipelined_COL__170 |     1|
|98    |Mult_Add_Pipelined_COL__171 |     1|
|99    |Mult_Add_Pipelined_COL__172 |     1|
|100   |Mult_Add_Pipelined_COL__173 |     1|
|101   |Mult_Add_Pipelined_COL__174 |     1|
|102   |Mult_Add_Pipelined_COL__175 |     1|
|103   |Mult_Add_Pipelined_COL__176 |     1|
|104   |Mult_Add_Pipelined_COL__177 |     1|
|105   |Mult_Add_Pipelined_COL__178 |     1|
|106   |Mult_Add_Pipelined_COL__179 |     1|
|107   |Mult_Add_Pipelined_COL__180 |     1|
|108   |Mult_Add_Pipelined_COL__181 |     1|
|109   |Mult_Add_Pipelined_COL__182 |     1|
|110   |Mult_Add_Pipelined_COL__183 |     1|
|111   |Mult_Add_Pipelined_COL__184 |     1|
|112   |Mult_Add_Pipelined_COL__185 |     1|
|113   |Mult_Add_Pipelined_COL__186 |     1|
|114   |Mult_Add_Pipelined_COL__187 |     1|
|115   |Mult_Add_Pipelined_COL__188 |     1|
|116   |Mult_Add_Pipelined_COL__189 |     1|
|117   |Mult_Add_Pipelined_COL__190 |     1|
|118   |Mult_Add_Pipelined_COL__191 |     1|
|119   |Mult_Add_Pipelined_COL__192 |     1|
|120   |Mult_Add_Pipelined_COL__193 |     1|
|121   |Mult_Add_Pipelined_COL__194 |     1|
|122   |Mult_Add_Pipelined_COL__195 |     1|
|123   |Mult_Add_Pipelined_COL__196 |     1|
|124   |Mult_Add_Pipelined_COL__197 |     1|
|125   |Mult_Add_Pipelined_COL__198 |     1|
|126   |Mult_Add_Pipelined_COL__199 |     1|
|127   |Mult_Add_Pipelined_COL__200 |     1|
|128   |Mult_Add_Pipelined_COL__201 |     1|
|129   |Mult_Add_Pipelined_COL__202 |     1|
|130   |Mult_Add_Pipelined_COL__203 |     1|
|131   |Mult_Add_Pipelined_COL__204 |     1|
|132   |Mult_Add_Pipelined_COL__205 |     1|
|133   |Mult_Add_Pipelined_COL__206 |     1|
|134   |Mult_Add_Pipelined_COL__207 |     1|
|135   |Mult_Add_Pipelined_COL__208 |     1|
|136   |Mult_Add_Pipelined_COL__209 |     1|
|137   |Mult_Add_Pipelined_COL__210 |     1|
|138   |Mult_Add_Pipelined_COL__211 |     1|
|139   |Mult_Add_Pipelined_COL__212 |     1|
|140   |Mult_Add_Pipelined_COL__213 |     1|
|141   |Mult_Add_Pipelined_COL__214 |     1|
|142   |Mult_Add_Pipelined_NC       |     1|
|143   |Mult_Add_Pipelined_NC__26   |     1|
|144   |Mult_Add_Pipelined_NC__27   |     1|
|145   |Mult_Add_Pipelined_NC__28   |     1|
|146   |Mult_Add_Pipelined_NC__29   |     1|
|147   |Mult_Add_Pipelined_NC__30   |     1|
|148   |Mult_Add_Pipelined_NC__31   |     1|
|149   |Mult_Add_Pipelined_NC__32   |     1|
|150   |Mult_Add_Pipelined_NC__33   |     1|
|151   |Mult_Add_Pipelined_NC__34   |     1|
|152   |Mult_Add_Pipelined_NC__35   |     1|
|153   |Mult_Add_Pipelined_NC__36   |     1|
|154   |Mult_Add_Pipelined_NC__37   |     1|
|155   |Mult_Add_Pipelined_NC__38   |     1|
|156   |Mult_Add_Pipelined_NC__39   |     1|
|157   |Mult_Add_Pipelined_NC__40   |     1|
|158   |Mult_Add_Pipelined_NC__41   |     1|
|159   |Mult_Add_Pipelined_NC__42   |     1|
|160   |Mult_Add_Pipelined_NC__43   |     1|
|161   |Mult_Add_Pipelined_NC__44   |     1|
|162   |Mult_Add_Pipelined_NC__45   |     1|
|163   |Mult_Add_Pipelined_NC__46   |     1|
|164   |Mult_Add_Pipelined_NC__47   |     1|
|165   |Mult_Add_Pipelined_NC__48   |     1|
|166   |Mult_Add_Pipelined_NC__49   |     1|
|167   |Mult_Add_Pipelined_NC__50   |     1|
|168   |BUFG                        |     1|
|169   |CARRY4                      |   378|
|170   |LUT1                        |    14|
|171   |LUT2                        |   406|
|172   |LUT3                        |   138|
|173   |LUT4                        |   684|
|174   |LUT5                        |   400|
|175   |LUT6                        |   248|
|176   |MUXF7                       |    36|
|177   |FDRE                        |  2061|
|178   |FDSE                        |   215|
|179   |IBUF                        |    47|
|180   |OBUF                        |    19|
+------+----------------------------+------+

Report Instance Areas: 
+------+-----------------------------------+---------------------------------+------+
|      |Instance                           |Module                           |Cells |
+------+-----------------------------------+---------------------------------+------+
|1     |top                                |                                 | 18105|
|2     |  C1                               |Conv_Layer_1                     |  5708|
|3     |    \conv_channels_gen[0].kernel   |Conv_Kernel_3by3                 |   898|
|4     |    \conv_channels_gen[1].kernel   |Conv_Kernel_3by3__parameterized0 |   898|
|5     |    \conv_channels_gen[2].kernel   |Conv_Kernel_3by3__parameterized1 |   898|
|6     |    \conv_channels_gen[3].kernel   |Conv_Kernel_3by3__parameterized2 |   898|
|7     |    \conv_channels_gen[4].kernel   |Conv_Kernel_3by3__parameterized3 |   898|
|8     |    \conv_channels_gen[5].kernel   |Conv_Kernel_3by3__parameterized4 |   898|
|9     |  C2                               |Conv_Layer_2                     | 10881|
|10    |    \conv_channels_gen[0].kernel   |Conv_Kernel_2by2__xdcDup__1      |   429|
|11    |    \conv_channels_gen[10].kernel  |Conv_Kernel_2by2__xdcDup__11     |   429|
|12    |    \conv_channels_gen[11].kernel  |Conv_Kernel_2by2__xdcDup__12     |   429|
|13    |    \conv_channels_gen[12].kernel  |Conv_Kernel_2by2__xdcDup__13     |   429|
|14    |    \conv_channels_gen[13].kernel  |Conv_Kernel_2by2__xdcDup__14     |   429|
|15    |    \conv_channels_gen[14].kernel  |Conv_Kernel_2by2__xdcDup__15     |   429|
|16    |    \conv_channels_gen[15].kernel  |Conv_Kernel_2by2__xdcDup__16     |   429|
|17    |    \conv_channels_gen[16].kernel  |Conv_Kernel_2by2__xdcDup__17     |   429|
|18    |    \conv_channels_gen[17].kernel  |Conv_Kernel_2by2__xdcDup__18     |   429|
|19    |    \conv_channels_gen[18].kernel  |Conv_Kernel_2by2__xdcDup__19     |   429|
|20    |    \conv_channels_gen[19].kernel  |Conv_Kernel_2by2                 |   430|
|21    |    \conv_channels_gen[1].kernel   |Conv_Kernel_2by2__xdcDup__2      |   429|
|22    |    \conv_channels_gen[2].kernel   |Conv_Kernel_2by2__xdcDup__3      |   429|
|23    |    \conv_channels_gen[3].kernel   |Conv_Kernel_2by2__xdcDup__4      |   429|
|24    |    \conv_channels_gen[4].kernel   |Conv_Kernel_2by2__xdcDup__5      |   429|
|25    |    \conv_channels_gen[5].kernel   |Conv_Kernel_2by2__xdcDup__6      |   429|
|26    |    \conv_channels_gen[6].kernel   |Conv_Kernel_2by2__xdcDup__7      |   429|
|27    |    \conv_channels_gen[7].kernel   |Conv_Kernel_2by2__xdcDup__8      |   429|
|28    |    \conv_channels_gen[8].kernel   |Conv_Kernel_2by2__xdcDup__9      |   429|
|29    |    \conv_channels_gen[9].kernel   |Conv_Kernel_2by2__xdcDup__10     |   429|
|30    |  MP                               |Max_Pool_Layer                   |   376|
|31    |  c2_wbuf                          |Conv_2_Weight_Buffer             |   263|
|32    |  \conv_2_obuf_gen[0].c2_obuf      |Conv_1_Frame_Buffer__xdcDup__14  |    18|
|33    |  \conv_2_obuf_gen[10].c2_obuf     |Conv_1_Frame_Buffer__xdcDup__24  |    18|
|34    |  \conv_2_obuf_gen[11].c2_obuf     |Conv_1_Frame_Buffer__xdcDup__25  |    54|
|35    |  \conv_2_obuf_gen[12].c2_obuf     |Conv_1_Frame_Buffer__xdcDup__26  |    18|
|36    |  \conv_2_obuf_gen[13].c2_obuf     |Conv_1_Frame_Buffer__xdcDup__27  |    18|
|37    |  \conv_2_obuf_gen[14].c2_obuf     |Conv_1_Frame_Buffer__xdcDup__28  |    18|
|38    |  \conv_2_obuf_gen[15].c2_obuf     |Conv_1_Frame_Buffer__xdcDup__29  |    36|
|39    |  \conv_2_obuf_gen[16].c2_obuf     |Conv_1_Frame_Buffer__xdcDup__30  |    18|
|40    |  \conv_2_obuf_gen[17].c2_obuf     |Conv_1_Frame_Buffer__xdcDup__31  |    18|
|41    |  \conv_2_obuf_gen[18].c2_obuf     |Conv_1_Frame_Buffer__xdcDup__32  |    18|
|42    |  \conv_2_obuf_gen[19].c2_obuf     |Conv_1_Frame_Buffer              |    54|
|43    |  \conv_2_obuf_gen[1].c2_obuf      |Conv_1_Frame_Buffer__xdcDup__15  |    18|
|44    |  \conv_2_obuf_gen[2].c2_obuf      |Conv_1_Frame_Buffer__xdcDup__16  |    18|
|45    |  \conv_2_obuf_gen[3].c2_obuf      |Conv_1_Frame_Buffer__xdcDup__17  |    54|
|46    |  \conv_2_obuf_gen[4].c2_obuf      |Conv_1_Frame_Buffer__xdcDup__18  |    18|
|47    |  \conv_2_obuf_gen[5].c2_obuf      |Conv_1_Frame_Buffer__xdcDup__19  |    18|
|48    |  \conv_2_obuf_gen[6].c2_obuf      |Conv_1_Frame_Buffer__xdcDup__20  |    18|
|49    |  \conv_2_obuf_gen[7].c2_obuf      |Conv_1_Frame_Buffer__xdcDup__21  |    36|
|50    |  \conv_2_obuf_gen[8].c2_obuf      |Conv_1_Frame_Buffer__xdcDup__22  |    18|
|51    |  \conv_2_obuf_gen[9].c2_obuf      |Conv_1_Frame_Buffer__xdcDup__23  |    18|
|52    |  in_buf                           |Conv_1_Frame_Buffer__xdcDup__1   |    18|
|53    |  \obuf_gen[0].c1_obuf             |Conv_1_Frame_Buffer__xdcDup__2   |    30|
|54    |  \obuf_gen[0].mp_obuf             |Conv_1_Frame_Buffer__xdcDup__3   |    18|
|55    |  \obuf_gen[1].c1_obuf             |Conv_1_Frame_Buffer__xdcDup__4   |    30|
|56    |  \obuf_gen[1].mp_obuf             |Conv_1_Frame_Buffer__xdcDup__5   |    18|
|57    |  \obuf_gen[2].c1_obuf             |Conv_1_Frame_Buffer__xdcDup__6   |    30|
|58    |  \obuf_gen[2].mp_obuf             |Conv_1_Frame_Buffer__xdcDup__7   |    18|
|59    |  \obuf_gen[3].c1_obuf             |Conv_1_Frame_Buffer__xdcDup__8   |    30|
|60    |  \obuf_gen[3].mp_obuf             |Conv_1_Frame_Buffer__xdcDup__9   |    18|
|61    |  \obuf_gen[4].c1_obuf             |Conv_1_Frame_Buffer__xdcDup__10  |    30|
|62    |  \obuf_gen[4].mp_obuf             |Conv_1_Frame_Buffer__xdcDup__11  |    18|
|63    |  \obuf_gen[5].c1_obuf             |Conv_1_Frame_Buffer__xdcDup__12  |    30|
|64    |  \obuf_gen[5].mp_obuf             |Conv_1_Frame_Buffer__xdcDup__13  |    18|
+------+-----------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1870.703 ; gain = 526.020 ; free physical = 12177 ; free virtual = 24616
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2304 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1870.703 ; gain = 173.207 ; free physical = 12230 ; free virtual = 24669
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1870.711 ; gain = 526.020 ; free physical = 12241 ; free virtual = 24680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 414 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.711 ; gain = 0.000 ; free physical = 12173 ; free virtual = 24612
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
214 Infos, 175 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1870.711 ; gain = 537.625 ; free physical = 12234 ; free virtual = 24673
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1870.711 ; gain = 0.000 ; free physical = 12234 ; free virtual = 24673
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/MNIST_Solver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MNIST_Solver_utilization_synth.rpt -pb MNIST_Solver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 14:36:20 2021...
