{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698581846043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698581846048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 20:17:25 2023 " "Processing started: Sun Oct 29 20:17:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698581846048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698581846048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ds1302_test -c ds1302_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ds1302_test -c ds1302_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698581846048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1698581846304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "D:/my_file/project_fpga/ds1302/src/uart_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../src/uart_top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/uart_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.v" "" { Text "D:/my_file/project_fpga/ds1302/src/uart_rx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/dotpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/dotpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotPoint " "Found entity 1: DotPoint" {  } { { "../src/DotPoint.v" "" { Text "D:/my_file/project_fpga/ds1302/src/DotPoint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../src/beep.v" "" { Text "D:/my_file/project_fpga/ds1302/src/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/keyvalue.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/keyvalue.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyValue " "Found entity 1: KeyValue" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/keypress.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/keypress.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyPress " "Found entity 1: KeyPress" {  } { { "../src/keyPress.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyPress.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/seg_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/seg_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_top " "Found entity 1: seg_top" {  } { { "../src/seg_top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/seg_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "../src/seg_scan.v" "" { Text "D:/my_file/project_fpga/ds1302/src/seg_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "../src/seg_decoder.v" "" { Text "D:/my_file/project_fpga/ds1302/src/seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../src/spi_master.v" "" { Text "D:/my_file/project_fpga/ds1302/src/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/ds1302_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/ds1302_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_test " "Found entity 1: ds1302_test" {  } { { "../src/ds1302_test.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/ds1302_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/ds1302_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_io " "Found entity 1: ds1302_io" {  } { { "../src/ds1302_io.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_io.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/ds1302.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/ds1302.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302 " "Found entity 1: ds1302" {  } { { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581852959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581852959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698581852998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_top seg_top:seg_bcd_m0 " "Elaborating entity \"seg_top\" for hierarchy \"seg_top:seg_bcd_m0\"" {  } { { "../src/top.v" "seg_bcd_m0" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_top:seg_bcd_m0\|seg_decoder:seg_decoder_m0 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_top:seg_bcd_m0\|seg_decoder:seg_decoder_m0\"" {  } { { "../src/seg_top.v" "seg_decoder_m0" { Text "D:/my_file/project_fpga/ds1302/src/seg_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan seg_top:seg_bcd_m0\|seg_scan:seg_scan_m0 " "Elaborating entity \"seg_scan\" for hierarchy \"seg_top:seg_bcd_m0\|seg_scan:seg_scan_m0\"" {  } { { "../src/seg_top.v" "seg_scan_m0" { Text "D:/my_file/project_fpga/ds1302/src/seg_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyValue KeyValue:keyValue1 " "Elaborating entity \"KeyValue\" for hierarchy \"KeyValue:keyValue1\"" {  } { { "../src/top.v" "keyValue1" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(96) " "Verilog HDL assignment warning at keyValue.v(96): truncated value with size 4 to match size of target (2)" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581853015 "|top|KeyValue:keyValue1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(108) " "Verilog HDL assignment warning at keyValue.v(108): truncated value with size 4 to match size of target (2)" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581853015 "|top|KeyValue:keyValue1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(120) " "Verilog HDL assignment warning at keyValue.v(120): truncated value with size 4 to match size of target (2)" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581853015 "|top|KeyValue:keyValue1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(131) " "Verilog HDL assignment warning at keyValue.v(131): truncated value with size 4 to match size of target (2)" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581853015 "|top|KeyValue:keyValue1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyPress KeyValue:keyValue1\|KeyPress:u0 " "Elaborating entity \"KeyPress\" for hierarchy \"KeyValue:keyValue1\|KeyPress:u0\"" {  } { { "../src/keyValue.v" "u0" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:beep_ins1 " "Elaborating entity \"beep\" for hierarchy \"beep:beep_ins1\"" {  } { { "../src/top.v" "beep_ins1" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_test ds1302_test:ds1302_test_m0 " "Elaborating entity \"ds1302_test\" for hierarchy \"ds1302_test:ds1302_test_m0\"" {  } { { "../src/top.v" "ds1302_test_m0" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_en2 ds1302_test.v(76) " "Verilog HDL or VHDL warning at ds1302_test.v(76): object \"clock_en2\" assigned a value but never read" {  } { { "../src/ds1302_test.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_test.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698581853046 "|top|ds1302_test:ds1302_test_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302 ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0 " "Elaborating entity \"ds1302\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\"" {  } { { "../src/ds1302_test.v" "ds1302_m0" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_test.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853073 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(79) " "Verilog HDL Case Statement information at ds1302.v(79): all case item expressions in this case statement are onehot" {  } { { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698581853074 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(98) " "Verilog HDL Case Statement information at ds1302.v(98): all case item expressions in this case statement are onehot" {  } { { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698581853075 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(169) " "Verilog HDL Case Statement information at ds1302.v(169): all case item expressions in this case statement are onehot" {  } { { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 169 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698581853075 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(198) " "Verilog HDL Case Statement information at ds1302.v(198): all case item expressions in this case statement are onehot" {  } { { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 198 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698581853075 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_io ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0 " "Elaborating entity \"ds1302_io\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\"" {  } { { "../src/ds1302.v" "ds1302_io_m0" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\|spi_master:spi_master_m0\"" {  } { { "../src/ds1302_io.v" "spi_master_m0" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_io.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853101 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ds1302_test:ds1302_test_m0\|WideOr18_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ds1302_test:ds1302_test_m0\|WideOr18_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581853739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581853739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581853739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581853739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581853739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581853739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ds1302_test.top0.rtl.mif " "Parameter INIT_FILE set to ds1302_test.top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581853739 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581853739 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1698581853739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ds1302_test:ds1302_test_m0\|altsyncram:WideOr18_rtl_0 " "Elaborated megafunction instantiation \"ds1302_test:ds1302_test_m0\|altsyncram:WideOr18_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581853781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ds1302_test:ds1302_test_m0\|altsyncram:WideOr18_rtl_0 " "Instantiated megafunction \"ds1302_test:ds1302_test_m0\|altsyncram:WideOr18_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ds1302_test.top0.rtl.mif " "Parameter \"INIT_FILE\" = \"ds1302_test.top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581853782 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698581853782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2dv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2dv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2dv " "Found entity 1: altsyncram_2dv" {  } { { "db/altsyncram_2dv.tdf" "" { Text "D:/my_file/project_fpga/ds1302/prj/db/altsyncram_2dv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581853817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581853817 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/seg_scan.v" "" { Text "D:/my_file/project_fpga/ds1302/src/seg_scan.v" 56 -1 0 } } { "../src/beep.v" "" { Text "D:/my_file/project_fpga/ds1302/src/beep.v" 102 -1 0 } } { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 116 -1 0 } } { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 123 -1 0 } } { "../src/keyPress.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyPress.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1698581853986 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1698581853986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698581854256 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1698581855399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698581855539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581855539 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581855615 "|top|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key4 " "No output dependent on input pin \"key4\"" {  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581855615 "|top|key4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1698581855615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1041 " "Implemented 1041 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698581855616 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698581855616 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1698581855616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1006 " "Implemented 1006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698581855616 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1698581855616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698581855616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698581855645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 20:17:35 2023 " "Processing ended: Sun Oct 29 20:17:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698581855645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698581855645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698581855645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698581855645 ""}
