module test_bench;
  reg [3:0]i;
  wire a,b,c,d,e,f,g;
  seven_segment_display uut(i,a,b,c,d,e,f,g);
  initial begin
    for(i=0;i<14;i=i+1)
      begin
        #10;
        $display("%4dns %b %b %b %b %b %b %b",$time,a,b,c,d,e,f,g);
      end
    $finish;
  end
  initial begin
    $dumpfile("waveform.vcd");
    $dumpvars(0,test_bench);
  end
endmodule
