
led.elf:     file format elf32-littlearm


Disassembly of section .interp:

00008134 <.interp>:
    8134:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    8138:	2d646c2f 	stclcs	12, cr6, [r4, #-188]!	; 0xffffff44
    813c:	756e696c 	strbvc	r6, [lr, #-2412]!	; 0x96c
    8140:	6f732e78 	svcvs	0x00732e78
    8144:	Address 0x00008144 is out of bounds.


Disassembly of section .note.ABI-tag:

00008148 <.note.ABI-tag>:
    8148:	00000004 	andeq	r0, r0, r4
    814c:	00000010 	andeq	r0, r0, r0, lsl r0
    8150:	00000001 	andeq	r0, r0, r1
    8154:	00554e47 	subseq	r4, r5, r7, asr #28
    8158:	00000000 	andeq	r0, r0, r0
    815c:	00000002 	andeq	r0, r0, r2
    8160:	00000006 	andeq	r0, r0, r6
    8164:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .hash:

00008168 <.hash>:
    8168:	00000003 	andeq	r0, r0, r3
    816c:	00000007 	andeq	r0, r0, r7
    8170:	00000005 	andeq	r0, r0, r5
    8174:	00000003 	andeq	r0, r0, r3
    8178:	00000006 	andeq	r0, r0, r6
	...
    8188:	00000002 	andeq	r0, r0, r2
    818c:	00000000 	andeq	r0, r0, r0
    8190:	00000004 	andeq	r0, r0, r4
    8194:	00000001 	andeq	r0, r0, r1

Disassembly of section .dynsym:

00008198 <.dynsym>:
	...
    81a8:	0000006a 	andeq	r0, r0, sl, rrx
    81ac:	0000832c 	andeq	r8, r0, ip, lsr #6
    81b0:	00000000 	andeq	r0, r0, r0
    81b4:	00000012 	andeq	r0, r0, r2, lsl r0
    81b8:	00000070 	andeq	r0, r0, r0, ror r0
    81bc:	00008338 	andeq	r8, r0, r8, lsr r3
    81c0:	00000000 	andeq	r0, r0, r0
    81c4:	00000012 	andeq	r0, r0, r2, lsl r0
    81c8:	0000000f 	andeq	r0, r0, pc
	...
    81d4:	00000012 	andeq	r0, r0, r2, lsl r0
    81d8:	00000026 	andeq	r0, r0, r6, lsr #32
	...
    81e4:	00000020 	andeq	r0, r0, r0, lsr #32
    81e8:	00000035 	andeq	r0, r0, r5, lsr r0
	...
    81f4:	00000020 	andeq	r0, r0, r0, lsr #32
    81f8:	00000049 	andeq	r0, r0, r9, asr #32
	...
    8204:	00000012 	andeq	r0, r0, r2, lsl r0

Disassembly of section .dynstr:

00008208 <.dynstr>:
    8208:	62696c00 	rsbvs	r6, r9, #0
    820c:	5f636367 	svcpl	0x00636367
    8210:	6f732e73 	svcvs	0x00732e73
    8214:	5f00312e 	svcpl	0x0000312e
    8218:	6165615f 	cmnvs	r5, pc, asr r1
    821c:	755f6962 	ldrbvc	r6, [pc, #-2402]	; 78c2 <_init-0xa4a>
    8220:	6e69776e 	cdpvs	7, 6, cr7, cr9, cr14, {3}
    8224:	70635f64 	rsbvc	r5, r3, r4, ror #30
    8228:	72705f70 	rsbsvc	r5, r0, #448	; 0x1c0
    822c:	5f5f0030 	svcpl	0x005f0030
    8230:	6e6f6d67 	cdpvs	13, 6, cr6, cr15, cr7, {3}
    8234:	6174735f 	cmnvs	r4, pc, asr r3
    8238:	5f5f7472 	svcpl	0x005f7472
    823c:	764a5f00 	strbvc	r5, [sl], -r0, lsl #30
    8240:	6765525f 	undefined instruction 0x6765525f
    8244:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
    8248:	616c4372 	smcvs	50226	; 0xc432
    824c:	73657373 	cmnvc	r5, #-872415231	; 0xcc000001
    8250:	615f5f00 	cmpvs	pc, r0, lsl #30
    8254:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    8258:	776e755f 	undefined instruction 0x776e755f
    825c:	5f646e69 	svcpl	0x00646e69
    8260:	5f707063 	svcpl	0x00707063
    8264:	00317270 	eorseq	r7, r1, r0, ror r2
    8268:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    826c:	2e6f732e 	cdpcs	3, 6, cr7, cr15, cr14, {1}
    8270:	62610036 	rsbvs	r0, r1, #54	; 0x36
    8274:	0074726f 	rsbseq	r7, r4, pc, ror #4
    8278:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    827c:	735f6362 	cmpvc	pc, #-2013265919	; 0x88000001
    8280:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    8284:	69616d5f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
    8288:	4347006e 	movtmi	r0, #28782	; 0x706e
    828c:	2e335f43 	cdpcs	15, 3, cr5, cr3, cr3, {2}
    8290:	4c470035 	mcrrmi	0, 3, r0, r7, cr5
    8294:	5f434249 	svcpl	0x00434249
    8298:	00342e32 	eorseq	r2, r4, r2, lsr lr

Disassembly of section .gnu.version:

0000829c <.gnu.version>:
    829c:	00020000 	andeq	r0, r2, r0
    82a0:	00030002 	andeq	r0, r3, r2
    82a4:	00000000 	andeq	r0, r0, r0
    82a8:	Address 0x000082a8 is out of bounds.


Disassembly of section .gnu.version_r:

000082ac <.gnu.version_r>:
    82ac:	00010001 	andeq	r0, r1, r1
    82b0:	00000001 	andeq	r0, r0, r1
    82b4:	00000010 	andeq	r0, r0, r0, lsl r0
    82b8:	00000020 	andeq	r0, r0, r0, lsr #32
    82bc:	0b792655 	bleq	1e51c18 <__bss_end__+0x1e414f8>
    82c0:	00030000 	andeq	r0, r3, r0
    82c4:	00000082 	andeq	r0, r0, r2, lsl #1
    82c8:	00000000 	andeq	r0, r0, r0
    82cc:	00010001 	andeq	r0, r1, r1
    82d0:	00000060 	andeq	r0, r0, r0, rrx
    82d4:	00000010 	andeq	r0, r0, r0, lsl r0
    82d8:	00000000 	andeq	r0, r0, r0
    82dc:	0d696914 	stcleq	9, cr6, [r9, #-80]!	; 0xffffffb0
    82e0:	00020000 	andeq	r0, r2, r0
    82e4:	0000008a 	andeq	r0, r0, sl, lsl #1
    82e8:	00000000 	andeq	r0, r0, r0

Disassembly of section .rel.dyn:

000082ec <.rel.dyn>:
    82ec:	00010710 	andeq	r0, r1, r0, lsl r7
    82f0:	00000415 	andeq	r0, r0, r5, lsl r4

Disassembly of section .rel.plt:

000082f4 <.rel.plt>:
    82f4:	00010704 	andeq	r0, r1, r4, lsl #14
    82f8:	00000116 	andeq	r0, r0, r6, lsl r1
    82fc:	00010708 	andeq	r0, r1, r8, lsl #14
    8300:	00000216 	andeq	r0, r0, r6, lsl r2
    8304:	0001070c 	andeq	r0, r1, ip, lsl #14
    8308:	00000416 	andeq	r0, r0, r6, lsl r4

Disassembly of section .init:

0000830c <_init>:
    830c:	e92d4008 	push	{r3, lr}
    8310:	eb00001d 	bl	838c <call_gmon_start>
    8314:	e8bd8008 	pop	{r3, pc}

Disassembly of section .plt:

00008318 <.plt>:
    8318:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    831c:	e59fe004 	ldr	lr, [pc, #4]	; 8328 <_init+0x1c>
    8320:	e08fe00e 	add	lr, pc, lr
    8324:	e5bef008 	ldr	pc, [lr, #8]!
    8328:	000083d0 	ldrdeq	r8, [r0], -r0
    832c:	e28fc600 	add	ip, pc, #0
    8330:	e28cca08 	add	ip, ip, #32768	; 0x8000
    8334:	e5bcf3d0 	ldr	pc, [ip, #976]!	; 0x3d0
    8338:	e28fc600 	add	ip, pc, #0
    833c:	e28cca08 	add	ip, ip, #32768	; 0x8000
    8340:	e5bcf3c8 	ldr	pc, [ip, #968]!	; 0x3c8
    8344:	e28fc600 	add	ip, pc, #0
    8348:	e28cca08 	add	ip, ip, #32768	; 0x8000
    834c:	e5bcf3c0 	ldr	pc, [ip, #960]!	; 0x3c0

Disassembly of section .text:

00008350 <_start>:
    8350:	e3a0b000 	mov	fp, #0
    8354:	e3a0e000 	mov	lr, #0
    8358:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
    835c:	e1a0200d 	mov	r2, sp
    8360:	e52d2004 	push	{r2}		; (str r2, [sp, #-4]!)
    8364:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
    8368:	e59fc010 	ldr	ip, [pc, #16]	; 8380 <_start+0x30>
    836c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
    8370:	e59f000c 	ldr	r0, [pc, #12]	; 8384 <_start+0x34>
    8374:	e59f300c 	ldr	r3, [pc, #12]	; 8388 <_start+0x38>
    8378:	ebffffee 	bl	8338 <_init+0x2c>
    837c:	ebffffea 	bl	832c <_init+0x20>
    8380:	000084c4 	andeq	r8, r0, r4, asr #9
    8384:	00008440 	andeq	r8, r0, r0, asr #8
    8388:	000084c8 	andeq	r8, r0, r8, asr #9

0000838c <call_gmon_start>:
    838c:	e59f3014 	ldr	r3, [pc, #20]	; 83a8 <call_gmon_start+0x1c>
    8390:	e59f0014 	ldr	r0, [pc, #20]	; 83ac <call_gmon_start+0x20>
    8394:	e08f3003 	add	r3, pc, r3
    8398:	e7932000 	ldr	r2, [r3, r0]
    839c:	e3520000 	cmp	r2, #0
    83a0:	012fff1e 	bxeq	lr
    83a4:	eaffffe6 	b	8344 <_init+0x38>
    83a8:	0000835c 	andeq	r8, r0, ip, asr r3
    83ac:	00000018 	andeq	r0, r0, r8, lsl r0

000083b0 <__do_global_dtors_aux>:
    83b0:	e59f3010 	ldr	r3, [pc, #16]	; 83c8 <__do_global_dtors_aux+0x18>
    83b4:	e5d32000 	ldrb	r2, [r3]
    83b8:	e3520000 	cmp	r2, #0
    83bc:	03a02001 	moveq	r2, #1
    83c0:	05c32000 	strbeq	r2, [r3]
    83c4:	e12fff1e 	bx	lr
    83c8:	0001071c 	andeq	r0, r1, ip, lsl r7

000083cc <frame_dummy>:
    83cc:	e59f0020 	ldr	r0, [pc, #32]	; 83f4 <frame_dummy+0x28>
    83d0:	e92d4008 	push	{r3, lr}
    83d4:	e5903000 	ldr	r3, [r0]
    83d8:	e3530000 	cmp	r3, #0
    83dc:	08bd8008 	popeq	{r3, pc}
    83e0:	e59f3010 	ldr	r3, [pc, #16]	; 83f8 <frame_dummy+0x2c>
    83e4:	e3530000 	cmp	r3, #0
    83e8:	08bd8008 	popeq	{r3, pc}
    83ec:	e12fff33 	blx	r3
    83f0:	e8bd8008 	pop	{r3, pc}
    83f4:	00010604 	andeq	r0, r1, r4, lsl #12
    83f8:	00000000 	andeq	r0, r0, r0

000083fc <delay>:
    83fc:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    8400:	e28db000 	add	fp, sp, #0
    8404:	e24dd00c 	sub	sp, sp, #12
    8408:	e3a03000 	mov	r3, #0
    840c:	e50b3008 	str	r3, [fp, #-8]
    8410:	ea000002 	b	8420 <delay+0x24>
    8414:	e51b3008 	ldr	r3, [fp, #-8]
    8418:	e2833001 	add	r3, r3, #1
    841c:	e50b3008 	str	r3, [fp, #-8]
    8420:	e51b2008 	ldr	r2, [fp, #-8]
    8424:	e59f3010 	ldr	r3, [pc, #16]	; 843c <delay+0x40>
    8428:	e1520003 	cmp	r2, r3
    842c:	dafffff8 	ble	8414 <delay+0x18>
    8430:	e28bd000 	add	sp, fp, #0
    8434:	e8bd0800 	pop	{fp}
    8438:	e12fff1e 	bx	lr
    843c:	0000270f 	andeq	r2, r0, pc, lsl #14

00008440 <main>:
    8440:	e92d4800 	push	{fp, lr}
    8444:	e28db004 	add	fp, sp, #4
    8448:	e59f306c 	ldr	r3, [pc, #108]	; 84bc <main+0x7c>
    844c:	e59f2068 	ldr	r2, [pc, #104]	; 84bc <main+0x7c>
    8450:	e5922000 	ldr	r2, [r2]
    8454:	e3822001 	orr	r2, r2, #1
    8458:	e5832000 	str	r2, [r3]
    845c:	e59f3058 	ldr	r3, [pc, #88]	; 84bc <main+0x7c>
    8460:	e59f2054 	ldr	r2, [pc, #84]	; 84bc <main+0x7c>
    8464:	e5922000 	ldr	r2, [r2]
    8468:	e3c22002 	bic	r2, r2, #2
    846c:	e5832000 	str	r2, [r3]
    8470:	e59f3048 	ldr	r3, [pc, #72]	; 84c0 <main+0x80>
    8474:	e59f2044 	ldr	r2, [pc, #68]	; 84c0 <main+0x80>
    8478:	e5922000 	ldr	r2, [r2]
    847c:	e3c22001 	bic	r2, r2, #1
    8480:	e5832000 	str	r2, [r3]
    8484:	e3a03453 	mov	r3, #1392508928	; 0x53000000
    8488:	e3a02453 	mov	r2, #1392508928	; 0x53000000
    848c:	e5922000 	ldr	r2, [r2]
    8490:	e3c22001 	bic	r2, r2, #1
    8494:	e5832000 	str	r2, [r3]
    8498:	e3a03582 	mov	r3, #545259520	; 0x20800000
    849c:	e3e02000 	mvn	r2, #0
    84a0:	e5c32000 	strb	r2, [r3]
    84a4:	ebffffd4 	bl	83fc <delay>
    84a8:	e3a03582 	mov	r3, #545259520	; 0x20800000
    84ac:	e3a02000 	mov	r2, #0
    84b0:	e5c32000 	strb	r2, [r3]
    84b4:	ebffffd0 	bl	83fc <delay>
    84b8:	eafffff6 	b	8498 <main+0x58>
    84bc:	56000010 	undefined instruction 0x56000010
    84c0:	56000014 	undefined instruction 0x56000014

000084c4 <__libc_csu_fini>:
    84c4:	e12fff1e 	bx	lr

000084c8 <__libc_csu_init>:
    84c8:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    84cc:	e1a08000 	mov	r8, r0
    84d0:	e1a07001 	mov	r7, r1
    84d4:	e1a06002 	mov	r6, r2
    84d8:	ebffff8b 	bl	830c <_init>
    84dc:	e59f30a4 	ldr	r3, [pc, #164]	; 8588 <__libc_csu_init+0xc0>
    84e0:	e59f00a4 	ldr	r0, [pc, #164]	; 858c <__libc_csu_init+0xc4>
    84e4:	e59fa0a4 	ldr	sl, [pc, #164]	; 8590 <__libc_csu_init+0xc8>
    84e8:	e0639000 	rsb	r9, r3, r0
    84ec:	e08fa00a 	add	sl, pc, sl
    84f0:	e1b09149 	asrs	r9, r9, #2
    84f4:	e08aa003 	add	sl, sl, r3
    84f8:	08bd87f0 	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    84fc:	e3a04001 	mov	r4, #1
    8500:	e1a00008 	mov	r0, r8
    8504:	e1a01007 	mov	r1, r7
    8508:	e1a02006 	mov	r2, r6
    850c:	e2495001 	sub	r5, r9, #1
    8510:	e1a0e00f 	mov	lr, pc
    8514:	e59af000 	ldr	pc, [sl]
    8518:	e1540009 	cmp	r4, r9
    851c:	e0055004 	and	r5, r5, r4
    8520:	28bd87f0 	popcs	{r4, r5, r6, r7, r8, r9, sl, pc}
    8524:	e3550000 	cmp	r5, #0
    8528:	0a000007 	beq	854c <__libc_csu_init+0x84>
    852c:	e1a00008 	mov	r0, r8
    8530:	e1a01007 	mov	r1, r7
    8534:	e1a02006 	mov	r2, r6
    8538:	e3a04002 	mov	r4, #2
    853c:	e1a0e00f 	mov	lr, pc
    8540:	e59af004 	ldr	pc, [sl, #4]
    8544:	e1540009 	cmp	r4, r9
    8548:	28bd87f0 	popcs	{r4, r5, r6, r7, r8, r9, sl, pc}
    854c:	e2845001 	add	r5, r4, #1
    8550:	e1a00008 	mov	r0, r8
    8554:	e1a01007 	mov	r1, r7
    8558:	e1a02006 	mov	r2, r6
    855c:	e1a0e00f 	mov	lr, pc
    8560:	e79af104 	ldr	pc, [sl, r4, lsl #2]
    8564:	e2854001 	add	r4, r5, #1
    8568:	e1a00008 	mov	r0, r8
    856c:	e1a01007 	mov	r1, r7
    8570:	e1a02006 	mov	r2, r6
    8574:	e1a0e00f 	mov	lr, pc
    8578:	e79af105 	ldr	pc, [sl, r5, lsl #2]
    857c:	e1540009 	cmp	r4, r9
    8580:	3afffff1 	bcc	854c <__libc_csu_init+0x84>
    8584:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    8588:	ffffff04 	undefined instruction 0xffffff04
    858c:	ffffff08 	undefined instruction 0xffffff08
    8590:	00008204 	andeq	r8, r0, r4, lsl #4

Disassembly of section .fini:

00008594 <_fini>:
    8594:	e92d4008 	push	{r3, lr}
    8598:	e8bd8008 	pop	{r3, pc}

Disassembly of section .rodata:

0000859c <_IO_stdin_used>:
    859c:	00020001 	andeq	r0, r2, r1

Disassembly of section .ARM.extab:

000085a0 <.ARM.extab>:
    85a0:	8101b108 	tsthi	r1, r8, lsl #2
    85a4:	8400b0b0 	strhi	fp, [r0], #-176	; 0xb0
    85a8:	00000000 	andeq	r0, r0, r0
    85ac:	81019b40 	tsthi	r1, r0, asr #22
    85b0:	8480b0b0 	strhi	fp, [r0], #176	; 0xb0
    85b4:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.exidx:

000085b8 <.ARM.exidx>:
    85b8:	7ffffd98 	svcvc	0x00fffd98
    85bc:	00000001 	andeq	r0, r0, r1
    85c0:	7ffffdf0 	svcvc	0x00fffdf0
    85c4:	80b0b0b0 	ldrhthi	fp, [r0], r0
    85c8:	7ffffe04 	svcvc	0x00fffe04
    85cc:	7fffffd4 	svcvc	0x00ffffd4
    85d0:	7ffffe2c 	svcvc	0x00fffe2c
    85d4:	809b8080 	addshi	r8, fp, r0, lsl #1
    85d8:	7ffffe68 	svcvc	0x00fffe68
    85dc:	7fffffd0 	svcvc	0x00ffffd0
    85e0:	7ffffee4 	svcvc	0x00fffee4
    85e4:	80b0b0b0 	ldrhthi	fp, [r0], r0
    85e8:	7ffffee0 	svcvc	0x00fffee0
    85ec:	80aeb0b0 	strhhi	fp, [lr], r0
    85f0:	7fffffa4 	svcvc	0x00ffffa4
    85f4:	00000001 	andeq	r0, r0, r1

Disassembly of section .eh_frame:

000085f8 <__FRAME_END__>:
    85f8:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_array:

000105fc <__frame_dummy_init_array_entry>:
   105fc:	000083cc 	andeq	r8, r0, ip, asr #7

Disassembly of section .fini_array:

00010600 <__do_global_dtors_aux_fini_array_entry>:
   10600:	000083b0 	strheq	r8, [r0], -r0

Disassembly of section .jcr:

00010604 <__JCR_END__>:
   10604:	00000000 	andeq	r0, r0, r0

Disassembly of section .dynamic:

00010608 <_DYNAMIC>:
   10608:	00000001 	andeq	r0, r0, r1
   1060c:	00000001 	andeq	r0, r0, r1
   10610:	00000001 	andeq	r0, r0, r1
   10614:	00000060 	andeq	r0, r0, r0, rrx
   10618:	0000000c 	andeq	r0, r0, ip
   1061c:	0000830c 	andeq	r8, r0, ip, lsl #6
   10620:	0000000d 	andeq	r0, r0, sp
   10624:	00008594 	muleq	r0, r4, r5
   10628:	00000019 	andeq	r0, r0, r9, lsl r0
   1062c:	000105fc 	strdeq	r0, [r1], -ip
   10630:	0000001b 	andeq	r0, r0, fp, lsl r0
   10634:	00000004 	andeq	r0, r0, r4
   10638:	0000001a 	andeq	r0, r0, sl, lsl r0
   1063c:	00010600 	andeq	r0, r1, r0, lsl #12
   10640:	0000001c 	andeq	r0, r0, ip, lsl r0
   10644:	00000004 	andeq	r0, r0, r4
   10648:	00000004 	andeq	r0, r0, r4
   1064c:	00008168 	andeq	r8, r0, r8, ror #2
   10650:	00000005 	andeq	r0, r0, r5
   10654:	00008208 	andeq	r8, r0, r8, lsl #4
   10658:	00000006 	andeq	r0, r0, r6
   1065c:	00008198 	muleq	r0, r8, r1
   10660:	0000000a 	andeq	r0, r0, sl
   10664:	00000094 	muleq	r0, r4, r0
   10668:	0000000b 	andeq	r0, r0, fp
   1066c:	00000010 	andeq	r0, r0, r0, lsl r0
   10670:	00000015 	andeq	r0, r0, r5, lsl r0
   10674:	00000000 	andeq	r0, r0, r0
   10678:	00000003 	andeq	r0, r0, r3
   1067c:	000106f8 	strdeq	r0, [r1], -r8
   10680:	00000002 	andeq	r0, r0, r2
   10684:	00000018 	andeq	r0, r0, r8, lsl r0
   10688:	00000014 	andeq	r0, r0, r4, lsl r0
   1068c:	00000011 	andeq	r0, r0, r1, lsl r0
   10690:	00000017 	andeq	r0, r0, r7, lsl r0
   10694:	000082f4 	strdeq	r8, [r0], -r4
   10698:	00000011 	andeq	r0, r0, r1, lsl r0
   1069c:	000082ec 	andeq	r8, r0, ip, ror #5
   106a0:	00000012 	andeq	r0, r0, r2, lsl r0
   106a4:	00000008 	andeq	r0, r0, r8
   106a8:	00000013 	andeq	r0, r0, r3, lsl r0
   106ac:	00000008 	andeq	r0, r0, r8
   106b0:	6ffffffe 	svcvs	0x00fffffe
   106b4:	000082ac 	andeq	r8, r0, ip, lsr #5
   106b8:	6fffffff 	svcvs	0x00ffffff
   106bc:	00000002 	andeq	r0, r0, r2
   106c0:	6ffffff0 	svcvs	0x00fffff0
   106c4:	0000829c 	muleq	r0, ip, r2
	...

Disassembly of section .got:

000106f8 <_GLOBAL_OFFSET_TABLE_>:
   106f8:	00010608 	andeq	r0, r1, r8, lsl #12
	...
   10704:	00008318 	andeq	r8, r0, r8, lsl r3
   10708:	00008318 	andeq	r8, r0, r8, lsl r3
   1070c:	00008318 	andeq	r8, r0, r8, lsl r3
   10710:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00010714 <__data_start>:
   10714:	00000000 	andeq	r0, r0, r0

00010718 <__dso_handle>:
   10718:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

0001071c <completed.6082>:
   1071c:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002841 	andeq	r2, r0, r1, asr #16
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001e 	andeq	r0, r0, lr, lsl r0
  10:	45543505 	ldrbmi	r3, [r4, #-1285]	; 0x505
  14:	08040600 	stmdaeq	r4, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <__bss_end__+0x35d10>
  28:	Address 0x00000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337139 	ldfcss	f7, [r3, #-228]!	; 0xffffff1c
  20:	20293736 	eorcs	r3, r9, r6, lsr r7
  24:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
  28:	Address 0x00000028 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 	undefined instruction 0xffffffff
   8:	7c010001 	stcvc	0, cr0, [r1], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	000084c4 	andeq	r8, r0, r4, asr #9
  1c:	00000004 	andeq	r0, r0, r4
  20:	00000028 	andeq	r0, r0, r8, lsr #32
  24:	00000000 	andeq	r0, r0, r0
  28:	000084c8 	andeq	r8, r0, r8, asr #9
  2c:	000000cc 	andeq	r0, r0, ip, asr #1
  30:	11200e44 	teqne	r0, r4, asr #28
  34:	0a11010e 	beq	440474 <__bss_end__+0x42fd54>
  38:	03091102 	movweq	r1, #37122	; 0x9102
  3c:	11040811 	tstne	r4, r1, lsl r8
  40:	06110507 	ldreq	r0, [r1], -r7, lsl #10
  44:	07051106 	streq	r1, [r5, -r6, lsl #2]
  48:	00080411 	andeq	r0, r8, r1, lsl r4
