<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-wrse-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-wrse-defs.h</h1><a href="cvmx-wrse-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-wrse-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon wrse.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_WRSE_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_WRSE_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_BIST_STATUS CVMX_WRSE_BIST_STATUS_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRSE_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRSE_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3280050ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-wrse-defs_8h.html#a4218b56485af6206833094e55be8752b">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011800B3280050ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_CONTROL CVMX_WRSE_CONTROL_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRSE_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRSE_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3280000ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-wrse-defs_8h.html#af0333313fe6dd04618cfeec7004c2211">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_CONTROL (CVMX_ADD_IO_SEG(0x00011800B3280000ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_ECO CVMX_WRSE_ECO_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRSE_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRSE_ECO not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3280008ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-wrse-defs_8h.html#ad54579425212cba46a2b4f0a99b50b9a">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_ECO (CVMX_ADD_IO_SEG(0x00011800B3280008ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_ERROR_ENABLE0 CVMX_WRSE_ERROR_ENABLE0_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRSE_ERROR_ENABLE0_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRSE_ERROR_ENABLE0 not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3280040ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-wrse-defs_8h.html#ae95070f2a618d780193b477b8b4a8d40">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_ERROR_ENABLE0 (CVMX_ADD_IO_SEG(0x00011800B3280040ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_ERROR_SOURCE0 CVMX_WRSE_ERROR_SOURCE0_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRSE_ERROR_SOURCE0_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRSE_ERROR_SOURCE0 not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3280030ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-wrse-defs_8h.html#a551a46ba7644461c43a9985c05d25d40">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_ERROR_SOURCE0 (CVMX_ADD_IO_SEG(0x00011800B3280030ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-wrse-defs_8h.html#a7c39e1c2bf682a4bc93a3da6f97bab52">CVMX_WRSE_JCFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRSE_JCFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3282000ull) + ((offset) &amp; 1) * 8;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-wrse-defs_8h.html#a7c39e1c2bf682a4bc93a3da6f97bab52">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_JCFGX(offset) (CVMX_ADD_IO_SEG(0x00011800B3282000ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_STATUS CVMX_WRSE_STATUS_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRSE_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRSE_STATUS not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3280018ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-wrse-defs_8h.html#a39d66249002fc7859579f866d114da23">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRSE_STATUS (CVMX_ADD_IO_SEG(0x00011800B3280018ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00133"></a>00133 <span class="comment">/**</span>
<a name="l00134"></a>00134 <span class="comment"> * cvmx_wrse_bist_status</span>
<a name="l00135"></a>00135 <span class="comment"> *</span>
<a name="l00136"></a>00136 <span class="comment"> * This register indicates BIST status.</span>
<a name="l00137"></a>00137 <span class="comment"> *</span>
<a name="l00138"></a>00138 <span class="comment"> */</span>
<a name="l00139"></a><a class="code" href="unioncvmx__wrse__bist__status.html">00139</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__bist__status.html" title="cvmx_wrse_bist_status">cvmx_wrse_bist_status</a> {
<a name="l00140"></a><a class="code" href="unioncvmx__wrse__bist__status.html#af7ba281788b86a01638c861ffe2e883f">00140</a>     uint64_t <a class="code" href="unioncvmx__wrse__bist__status.html#af7ba281788b86a01638c861ffe2e883f">u64</a>;
<a name="l00141"></a><a class="code" href="structcvmx__wrse__bist__status_1_1cvmx__wrse__bist__status__s.html">00141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__bist__status_1_1cvmx__wrse__bist__status__s.html">cvmx_wrse_bist_status_s</a> {
<a name="l00142"></a>00142 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__bist__status_1_1cvmx__wrse__bist__status__s.html#ae45ae2158aafa3ceb6a9d3d98c58c496">reserved_9_63</a>                : 55;
<a name="l00144"></a>00144     uint64_t <a class="code" href="structcvmx__wrse__bist__status_1_1cvmx__wrse__bist__status__s.html#a078c321347593f1a6741d5561f95d03c">bist_status</a>                  : 9;  <span class="comment">/**&lt; BIST Status:</span>
<a name="l00145"></a>00145 <span class="comment">                                                         - 8:7  ncar_bist_status[1:0],</span>
<a name="l00146"></a>00146 <span class="comment">                                                          6    tps_rslts_bist_status,</span>
<a name="l00147"></a>00147 <span class="comment">                                                         - 5:2  pru_car_bist_status[1:0][1:0],</span>
<a name="l00148"></a>00148 <span class="comment">                                                         - 1:0 smbf_bist_status[1:0] */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#else</span>
<a name="l00150"></a><a class="code" href="structcvmx__wrse__bist__status_1_1cvmx__wrse__bist__status__s.html#a078c321347593f1a6741d5561f95d03c">00150</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__bist__status_1_1cvmx__wrse__bist__status__s.html#a078c321347593f1a6741d5561f95d03c">bist_status</a>                  : 9;
<a name="l00151"></a><a class="code" href="structcvmx__wrse__bist__status_1_1cvmx__wrse__bist__status__s.html#ae45ae2158aafa3ceb6a9d3d98c58c496">00151</a>     uint64_t <a class="code" href="structcvmx__wrse__bist__status_1_1cvmx__wrse__bist__status__s.html#ae45ae2158aafa3ceb6a9d3d98c58c496">reserved_9_63</a>                : 55;
<a name="l00152"></a>00152 <span class="preprocessor">#endif</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrse__bist__status.html#aaa0c9208400d9e649d4a197dbf80afcc">s</a>;
<a name="l00154"></a><a class="code" href="unioncvmx__wrse__bist__status.html#ad8c61443dfc03ae485628bb349e12cc2">00154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__bist__status_1_1cvmx__wrse__bist__status__s.html">cvmx_wrse_bist_status_s</a>        <a class="code" href="unioncvmx__wrse__bist__status.html#ad8c61443dfc03ae485628bb349e12cc2">cnf75xx</a>;
<a name="l00155"></a>00155 };
<a name="l00156"></a><a class="code" href="cvmx-wrse-defs_8h.html#a68bc1252b7d5d43641134dfab92db41c">00156</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__bist__status.html" title="cvmx_wrse_bist_status">cvmx_wrse_bist_status</a> <a class="code" href="unioncvmx__wrse__bist__status.html" title="cvmx_wrse_bist_status">cvmx_wrse_bist_status_t</a>;
<a name="l00157"></a>00157 <span class="comment"></span>
<a name="l00158"></a>00158 <span class="comment">/**</span>
<a name="l00159"></a>00159 <span class="comment"> * cvmx_wrse_control</span>
<a name="l00160"></a>00160 <span class="comment"> *</span>
<a name="l00161"></a>00161 <span class="comment"> * This register is used to start WRSE HAB processing</span>
<a name="l00162"></a>00162 <span class="comment"> *</span>
<a name="l00163"></a>00163 <span class="comment"> */</span>
<a name="l00164"></a><a class="code" href="unioncvmx__wrse__control.html">00164</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__control.html" title="cvmx_wrse_control">cvmx_wrse_control</a> {
<a name="l00165"></a><a class="code" href="unioncvmx__wrse__control.html#a30b71a9af40d528a395bd234233d75a8">00165</a>     uint64_t <a class="code" href="unioncvmx__wrse__control.html#a30b71a9af40d528a395bd234233d75a8">u64</a>;
<a name="l00166"></a><a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html">00166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html">cvmx_wrse_control_s</a> {
<a name="l00167"></a>00167 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a121d0464ea12a8d9efbd59ccacd74699">reserved_32_63</a>               : 32;
<a name="l00169"></a>00169     uint64_t <a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a7496ba6584aa12bdec22c04d4c1b3332">jobid</a>                        : 16; <span class="comment">/**&lt; Job ID */</span>
<a name="l00170"></a>00170     uint64_t <a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a0123646050283c7b07a0ecafeaf898c0">reserved_1_15</a>                : 15;
<a name="l00171"></a>00171     uint64_t <a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a59c3abc690b3bb264ac67372427a5f50">start</a>                        : 1;  <span class="comment">/**&lt; &quot;&apos;1&apos; = Start the HAB per config in CONFIGURATION. This bit auto-clears. This start bit is</span>
<a name="l00172"></a>00172 <span class="comment">                                                         ignored if the HAB status is busy (WRSE_STATUS bit 0 = &apos;1&apos;).&quot; */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a59c3abc690b3bb264ac67372427a5f50">00174</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a59c3abc690b3bb264ac67372427a5f50">start</a>                        : 1;
<a name="l00175"></a><a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a0123646050283c7b07a0ecafeaf898c0">00175</a>     uint64_t <a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a0123646050283c7b07a0ecafeaf898c0">reserved_1_15</a>                : 15;
<a name="l00176"></a><a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a7496ba6584aa12bdec22c04d4c1b3332">00176</a>     uint64_t <a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a7496ba6584aa12bdec22c04d4c1b3332">jobid</a>                        : 16;
<a name="l00177"></a><a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a121d0464ea12a8d9efbd59ccacd74699">00177</a>     uint64_t <a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html#a121d0464ea12a8d9efbd59ccacd74699">reserved_32_63</a>               : 32;
<a name="l00178"></a>00178 <span class="preprocessor">#endif</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrse__control.html#a598d59a0dda4626c479e81e9c82c3671">s</a>;
<a name="l00180"></a><a class="code" href="unioncvmx__wrse__control.html#a0887d5950f9b6c320657e150976c9ab7">00180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__control_1_1cvmx__wrse__control__s.html">cvmx_wrse_control_s</a>            <a class="code" href="unioncvmx__wrse__control.html#a0887d5950f9b6c320657e150976c9ab7">cnf75xx</a>;
<a name="l00181"></a>00181 };
<a name="l00182"></a><a class="code" href="cvmx-wrse-defs_8h.html#abfdbbe3f13f13c20fbb9781f808d0d3e">00182</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__control.html" title="cvmx_wrse_control">cvmx_wrse_control</a> <a class="code" href="unioncvmx__wrse__control.html" title="cvmx_wrse_control">cvmx_wrse_control_t</a>;
<a name="l00183"></a>00183 <span class="comment"></span>
<a name="l00184"></a>00184 <span class="comment">/**</span>
<a name="l00185"></a>00185 <span class="comment"> * cvmx_wrse_eco</span>
<a name="l00186"></a>00186 <span class="comment"> */</span>
<a name="l00187"></a><a class="code" href="unioncvmx__wrse__eco.html">00187</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__eco.html" title="cvmx_wrse_eco">cvmx_wrse_eco</a> {
<a name="l00188"></a><a class="code" href="unioncvmx__wrse__eco.html#a5546e3adc1a6c61aef29ae07531b0d11">00188</a>     uint64_t <a class="code" href="unioncvmx__wrse__eco.html#a5546e3adc1a6c61aef29ae07531b0d11">u64</a>;
<a name="l00189"></a><a class="code" href="structcvmx__wrse__eco_1_1cvmx__wrse__eco__s.html">00189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__eco_1_1cvmx__wrse__eco__s.html">cvmx_wrse_eco_s</a> {
<a name="l00190"></a>00190 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__eco_1_1cvmx__wrse__eco__s.html#a900984b8b466d2b4702e5e7a8c2beb1b">reserved_32_63</a>               : 32;
<a name="l00192"></a>00192     uint64_t <a class="code" href="structcvmx__wrse__eco_1_1cvmx__wrse__eco__s.html#a239ba1e39b2324604a92aa178d20cd5a">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#else</span>
<a name="l00194"></a><a class="code" href="structcvmx__wrse__eco_1_1cvmx__wrse__eco__s.html#a239ba1e39b2324604a92aa178d20cd5a">00194</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__eco_1_1cvmx__wrse__eco__s.html#a239ba1e39b2324604a92aa178d20cd5a">eco_rw</a>                       : 32;
<a name="l00195"></a><a class="code" href="structcvmx__wrse__eco_1_1cvmx__wrse__eco__s.html#a900984b8b466d2b4702e5e7a8c2beb1b">00195</a>     uint64_t <a class="code" href="structcvmx__wrse__eco_1_1cvmx__wrse__eco__s.html#a900984b8b466d2b4702e5e7a8c2beb1b">reserved_32_63</a>               : 32;
<a name="l00196"></a>00196 <span class="preprocessor">#endif</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrse__eco.html#a3129f27ba224b0bb0fd89a3285dee79b">s</a>;
<a name="l00198"></a><a class="code" href="unioncvmx__wrse__eco.html#ab37876e9dda647ce94183905e1cdfbd3">00198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__eco_1_1cvmx__wrse__eco__s.html">cvmx_wrse_eco_s</a>                <a class="code" href="unioncvmx__wrse__eco.html#ab37876e9dda647ce94183905e1cdfbd3">cnf75xx</a>;
<a name="l00199"></a>00199 };
<a name="l00200"></a><a class="code" href="cvmx-wrse-defs_8h.html#a28053dc1bb73049c23aa8ace750eb923">00200</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__eco.html" title="cvmx_wrse_eco">cvmx_wrse_eco</a> <a class="code" href="unioncvmx__wrse__eco.html" title="cvmx_wrse_eco">cvmx_wrse_eco_t</a>;
<a name="l00201"></a>00201 <span class="comment"></span>
<a name="l00202"></a>00202 <span class="comment">/**</span>
<a name="l00203"></a>00203 <span class="comment"> * cvmx_wrse_error_enable0</span>
<a name="l00204"></a>00204 <span class="comment"> *</span>
<a name="l00205"></a>00205 <span class="comment"> * This register enables error reporting for WRSE_ERROR_SOURCE0 register</span>
<a name="l00206"></a>00206 <span class="comment"> *</span>
<a name="l00207"></a>00207 <span class="comment"> */</span>
<a name="l00208"></a><a class="code" href="unioncvmx__wrse__error__enable0.html">00208</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__error__enable0.html" title="cvmx_wrse_error_enable0">cvmx_wrse_error_enable0</a> {
<a name="l00209"></a><a class="code" href="unioncvmx__wrse__error__enable0.html#a45ece8e4d37d97c032201e04c1f8b28c">00209</a>     uint64_t <a class="code" href="unioncvmx__wrse__error__enable0.html#a45ece8e4d37d97c032201e04c1f8b28c">u64</a>;
<a name="l00210"></a><a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html">00210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html">cvmx_wrse_error_enable0_s</a> {
<a name="l00211"></a>00211 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#adcaa4058c8f26383f7f6390c4f4c3a76">reserved_5_63</a>                : 59;
<a name="l00213"></a>00213     uint64_t <a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#aa36a52c654e273c24827442e391f3d3b">rp0_of_err_enable</a>            : 1;  <span class="comment">/**&lt; Read Port0 overflow error enable. */</span>
<a name="l00214"></a>00214     uint64_t <a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#a8def24346c3fb13cf204e8dcb078e865">reserved_1_3</a>                 : 3;
<a name="l00215"></a>00215     uint64_t <a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#a66a91601c7dc9d11c6e7aa14b7d88e67">rp0_uf_err_enable</a>            : 1;  <span class="comment">/**&lt; Read Port0 underflow error enable. */</span>
<a name="l00216"></a>00216 <span class="preprocessor">#else</span>
<a name="l00217"></a><a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#a66a91601c7dc9d11c6e7aa14b7d88e67">00217</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#a66a91601c7dc9d11c6e7aa14b7d88e67">rp0_uf_err_enable</a>            : 1;
<a name="l00218"></a><a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#a8def24346c3fb13cf204e8dcb078e865">00218</a>     uint64_t <a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#a8def24346c3fb13cf204e8dcb078e865">reserved_1_3</a>                 : 3;
<a name="l00219"></a><a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#aa36a52c654e273c24827442e391f3d3b">00219</a>     uint64_t <a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#aa36a52c654e273c24827442e391f3d3b">rp0_of_err_enable</a>            : 1;
<a name="l00220"></a><a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#adcaa4058c8f26383f7f6390c4f4c3a76">00220</a>     uint64_t <a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html#adcaa4058c8f26383f7f6390c4f4c3a76">reserved_5_63</a>                : 59;
<a name="l00221"></a>00221 <span class="preprocessor">#endif</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrse__error__enable0.html#a3025e3945d17f372ca17a39b3528ea27">s</a>;
<a name="l00223"></a><a class="code" href="unioncvmx__wrse__error__enable0.html#a6d0e22e705e41709ebb8c9c37c1545c8">00223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__error__enable0_1_1cvmx__wrse__error__enable0__s.html">cvmx_wrse_error_enable0_s</a>      <a class="code" href="unioncvmx__wrse__error__enable0.html#a6d0e22e705e41709ebb8c9c37c1545c8">cnf75xx</a>;
<a name="l00224"></a>00224 };
<a name="l00225"></a><a class="code" href="cvmx-wrse-defs_8h.html#aaaaac0884345a1ad01de3a05b2235415">00225</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__error__enable0.html" title="cvmx_wrse_error_enable0">cvmx_wrse_error_enable0</a> <a class="code" href="unioncvmx__wrse__error__enable0.html" title="cvmx_wrse_error_enable0">cvmx_wrse_error_enable0_t</a>;
<a name="l00226"></a>00226 <span class="comment"></span>
<a name="l00227"></a>00227 <span class="comment">/**</span>
<a name="l00228"></a>00228 <span class="comment"> * cvmx_wrse_error_source0</span>
<a name="l00229"></a>00229 <span class="comment"> *</span>
<a name="l00230"></a>00230 <span class="comment"> * This register contains error source information.</span>
<a name="l00231"></a>00231 <span class="comment"> *</span>
<a name="l00232"></a>00232 <span class="comment"> */</span>
<a name="l00233"></a><a class="code" href="unioncvmx__wrse__error__source0.html">00233</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__error__source0.html" title="cvmx_wrse_error_source0">cvmx_wrse_error_source0</a> {
<a name="l00234"></a><a class="code" href="unioncvmx__wrse__error__source0.html#a3518cde9e4ac51265645f0fee98ffaab">00234</a>     uint64_t <a class="code" href="unioncvmx__wrse__error__source0.html#a3518cde9e4ac51265645f0fee98ffaab">u64</a>;
<a name="l00235"></a><a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html">00235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html">cvmx_wrse_error_source0_s</a> {
<a name="l00236"></a>00236 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a5585af523c050b7c4c88491a4b6dd9e7">reserved_32_63</a>               : 32;
<a name="l00238"></a>00238     uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a98cbedb07cb4e377397edb5672903a86">rp0_jobid_ufof</a>               : 16; <span class="comment">/**&lt; Job ID of the job that caused the first read port 0 overflow/underflow.</span>
<a name="l00239"></a>00239 <span class="comment">                                                         If RP0_OF=0 and RP0_UF=0, then the field is the job ID of the last or current</span>
<a name="l00240"></a>00240 <span class="comment">                                                         job. */</span>
<a name="l00241"></a>00241     uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a1c6b551195a8eda290fcd6cda430d291">reserved_5_15</a>                : 11;
<a name="l00242"></a>00242     uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#aba0d813b63aa4f993c35f6ec28f4f041">rp0_of</a>                       : 1;  <span class="comment">/**&lt; Read Port0 overflow */</span>
<a name="l00243"></a>00243     uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a9a54cfc31a42895f1d75a4c9b1fbee9e">reserved_1_3</a>                 : 3;
<a name="l00244"></a>00244     uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a9846ffa6384fd4b64703d9a71057172b">rp0_uf</a>                       : 1;  <span class="comment">/**&lt; Read Port0 underflow */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#else</span>
<a name="l00246"></a><a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a9846ffa6384fd4b64703d9a71057172b">00246</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a9846ffa6384fd4b64703d9a71057172b">rp0_uf</a>                       : 1;
<a name="l00247"></a><a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a9a54cfc31a42895f1d75a4c9b1fbee9e">00247</a>     uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a9a54cfc31a42895f1d75a4c9b1fbee9e">reserved_1_3</a>                 : 3;
<a name="l00248"></a><a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#aba0d813b63aa4f993c35f6ec28f4f041">00248</a>     uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#aba0d813b63aa4f993c35f6ec28f4f041">rp0_of</a>                       : 1;
<a name="l00249"></a><a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a1c6b551195a8eda290fcd6cda430d291">00249</a>     uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a1c6b551195a8eda290fcd6cda430d291">reserved_5_15</a>                : 11;
<a name="l00250"></a><a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a98cbedb07cb4e377397edb5672903a86">00250</a>     uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a98cbedb07cb4e377397edb5672903a86">rp0_jobid_ufof</a>               : 16;
<a name="l00251"></a><a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a5585af523c050b7c4c88491a4b6dd9e7">00251</a>     uint64_t <a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html#a5585af523c050b7c4c88491a4b6dd9e7">reserved_32_63</a>               : 32;
<a name="l00252"></a>00252 <span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrse__error__source0.html#a169fd515eb2d21af4bca3a675d481d1c">s</a>;
<a name="l00254"></a><a class="code" href="unioncvmx__wrse__error__source0.html#a2240242c6a7234e3faf8c32df2547290">00254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__error__source0_1_1cvmx__wrse__error__source0__s.html">cvmx_wrse_error_source0_s</a>      <a class="code" href="unioncvmx__wrse__error__source0.html#a2240242c6a7234e3faf8c32df2547290">cnf75xx</a>;
<a name="l00255"></a>00255 };
<a name="l00256"></a><a class="code" href="cvmx-wrse-defs_8h.html#a5fdf158b3d467991d2b71e8c6d8470ae">00256</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__error__source0.html" title="cvmx_wrse_error_source0">cvmx_wrse_error_source0</a> <a class="code" href="unioncvmx__wrse__error__source0.html" title="cvmx_wrse_error_source0">cvmx_wrse_error_source0_t</a>;
<a name="l00257"></a>00257 <span class="comment"></span>
<a name="l00258"></a>00258 <span class="comment">/**</span>
<a name="l00259"></a>00259 <span class="comment"> * cvmx_wrse_jcfg#</span>
<a name="l00260"></a>00260 <span class="comment"> *</span>
<a name="l00261"></a>00261 <span class="comment"> * This register space contains the WRSE job configuration data.</span>
<a name="l00262"></a>00262 <span class="comment"> *</span>
<a name="l00263"></a>00263 <span class="comment"> */</span>
<a name="l00264"></a><a class="code" href="unioncvmx__wrse__jcfgx.html">00264</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__jcfgx.html" title="cvmx_wrse_jcfg#">cvmx_wrse_jcfgx</a> {
<a name="l00265"></a><a class="code" href="unioncvmx__wrse__jcfgx.html#a8c34a3c5927c0e29f1e5e1e9d9fbc25b">00265</a>     uint64_t <a class="code" href="unioncvmx__wrse__jcfgx.html#a8c34a3c5927c0e29f1e5e1e9d9fbc25b">u64</a>;
<a name="l00266"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html">00266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html">cvmx_wrse_jcfgx_s</a> {
<a name="l00267"></a>00267 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#af5a4f934bd78dac3284605c08e0df134">reserved_62_63</a>               : 2;
<a name="l00269"></a>00269     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a28c9a0e9f46732accbfb7fcbef97c2cc">win_size</a>                     : 1;  <span class="comment">/**&lt; Window Size:</span>
<a name="l00270"></a>00270 <span class="comment">                                                         - 0:  64 chips</span>
<a name="l00271"></a>00271 <span class="comment">                                                         - 1: 128 chips</span>
<a name="l00272"></a>00272 <span class="comment">                                                          Must be the same for both engines. */</span>
<a name="l00273"></a>00273     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a4dea74920062000c24122fdaad21dcc6">div_combine</a>                  : 1;  <span class="comment">/**&lt; Diversity antennta combining</span>
<a name="l00274"></a>00274 <span class="comment">                                                         - 0: no combining</span>
<a name="l00275"></a>00275 <span class="comment">                                                         - 1: combine fht engine reults</span>
<a name="l00276"></a>00276 <span class="comment">                                                          Must be the same for both engines. */</span>
<a name="l00277"></a>00277     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a8c2da741824d622c2acd12b5014e2838">reserved_58_59</a>               : 2;
<a name="l00278"></a>00278     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#ada43e15f8129b1e55798d06e73a8ba61">ca_len</a>                       : 2;  <span class="comment">/**&lt; Coherence accumulation length selection.  One hot.  Legal values:</span>
<a name="l00279"></a>00279 <span class="comment">                                                         - 2: 2048 chip accumulation segments</span>
<a name="l00280"></a>00280 <span class="comment">                                                         - 1: 1024 chip accumulation segments</span>
<a name="l00281"></a>00281 <span class="comment">                                                          Must be the same for both engines. */</span>
<a name="l00282"></a>00282     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#aed7b86ab12de9f3b920327335c4efb47">ca_len_dbg</a>                   : 3;  <span class="comment">/**&lt; &apos;&quot;Hidden&quot; debug mode for debug of accumulations</span>
<a name="l00283"></a>00283 <span class="comment">                                                          3&apos;b000 is the only legal value for this register.</span>
<a name="l00284"></a>00284 <span class="comment">                                                         Coherence accumulation length.&apos; */</span>
<a name="l00285"></a>00285     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a8c54f36fea1b0fb1986bec5b5b592d33">reserved_51_52</a>               : 2;
<a name="l00286"></a>00286     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#ab9078071d569589a8c52180adb006453">base_off</a>                     : 11; <span class="comment">/**&lt; Search start offset for hypothesis 0 */</span>
<a name="l00287"></a>00287     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a0b99f9a8c5e9fac1158fa4e5bab15223">reserved_37_39</a>               : 3;
<a name="l00288"></a>00288     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a834c27b653a07e566e0c296b7cc6a2e1">scr_seed</a>                     : 25; <span class="comment">/**&lt; Scrambling code seed value. Both engines must have same seed. */</span>
<a name="l00289"></a>00289     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a8fb223292bb87a8567e4c4c28a27d6e7">reserved_9_11</a>                : 3;
<a name="l00290"></a>00290     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a73b147dbf2ffc06b42c41f753fb23558">dma_idx</a>                      : 1;  <span class="comment">/**&lt; Selects input buffer</span>
<a name="l00291"></a>00291 <span class="comment">                                                         - 0: Use input dma0 (ant0)  as source of samples</span>
<a name="l00292"></a>00292 <span class="comment">                                                         - 1: Use input dma1 (ant1)  as source of samples */</span>
<a name="l00293"></a>00293     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a7f8129c6ed231c5bac4dc522a2c4ff0e">reserved_7_7</a>                 : 1;
<a name="l00294"></a>00294     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a063eba7fe8984084c53388a00afbb743">scale</a>                        : 3;  <span class="comment">/**&lt; Input sample scaling.  Right shift samples by SCALE before saturate. */</span>
<a name="l00295"></a>00295     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#ad72415529080cda7283586037068638d">reserved_1_3</a>                 : 3;
<a name="l00296"></a>00296     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#aea1a4d4a2de0dcc7e09e2ab0a5aeaa05">dc_bias_rmv</a>                  : 1;  <span class="comment">/**&lt; DC offset</span>
<a name="l00297"></a>00297 <span class="comment">                                                         - 0: 2x</span>
<a name="l00298"></a>00298 <span class="comment">                                                         - 1: 2x+1 */</span>
<a name="l00299"></a>00299 <span class="preprocessor">#else</span>
<a name="l00300"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#aea1a4d4a2de0dcc7e09e2ab0a5aeaa05">00300</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#aea1a4d4a2de0dcc7e09e2ab0a5aeaa05">dc_bias_rmv</a>                  : 1;
<a name="l00301"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#ad72415529080cda7283586037068638d">00301</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#ad72415529080cda7283586037068638d">reserved_1_3</a>                 : 3;
<a name="l00302"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a063eba7fe8984084c53388a00afbb743">00302</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a063eba7fe8984084c53388a00afbb743">scale</a>                        : 3;
<a name="l00303"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a7f8129c6ed231c5bac4dc522a2c4ff0e">00303</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a7f8129c6ed231c5bac4dc522a2c4ff0e">reserved_7_7</a>                 : 1;
<a name="l00304"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a73b147dbf2ffc06b42c41f753fb23558">00304</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a73b147dbf2ffc06b42c41f753fb23558">dma_idx</a>                      : 1;
<a name="l00305"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a8fb223292bb87a8567e4c4c28a27d6e7">00305</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a8fb223292bb87a8567e4c4c28a27d6e7">reserved_9_11</a>                : 3;
<a name="l00306"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a834c27b653a07e566e0c296b7cc6a2e1">00306</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a834c27b653a07e566e0c296b7cc6a2e1">scr_seed</a>                     : 25;
<a name="l00307"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a0b99f9a8c5e9fac1158fa4e5bab15223">00307</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a0b99f9a8c5e9fac1158fa4e5bab15223">reserved_37_39</a>               : 3;
<a name="l00308"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#ab9078071d569589a8c52180adb006453">00308</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#ab9078071d569589a8c52180adb006453">base_off</a>                     : 11;
<a name="l00309"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a8c54f36fea1b0fb1986bec5b5b592d33">00309</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a8c54f36fea1b0fb1986bec5b5b592d33">reserved_51_52</a>               : 2;
<a name="l00310"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#aed7b86ab12de9f3b920327335c4efb47">00310</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#aed7b86ab12de9f3b920327335c4efb47">ca_len_dbg</a>                   : 3;
<a name="l00311"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#ada43e15f8129b1e55798d06e73a8ba61">00311</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#ada43e15f8129b1e55798d06e73a8ba61">ca_len</a>                       : 2;
<a name="l00312"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a8c2da741824d622c2acd12b5014e2838">00312</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a8c2da741824d622c2acd12b5014e2838">reserved_58_59</a>               : 2;
<a name="l00313"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a4dea74920062000c24122fdaad21dcc6">00313</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a4dea74920062000c24122fdaad21dcc6">div_combine</a>                  : 1;
<a name="l00314"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a28c9a0e9f46732accbfb7fcbef97c2cc">00314</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#a28c9a0e9f46732accbfb7fcbef97c2cc">win_size</a>                     : 1;
<a name="l00315"></a><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#af5a4f934bd78dac3284605c08e0df134">00315</a>     uint64_t <a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html#af5a4f934bd78dac3284605c08e0df134">reserved_62_63</a>               : 2;
<a name="l00316"></a>00316 <span class="preprocessor">#endif</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrse__jcfgx.html#a506fe2fbe826c54ca63b5712b41cff29">s</a>;
<a name="l00318"></a><a class="code" href="unioncvmx__wrse__jcfgx.html#a19a7725e1aa6a1850e26ad7aee62c3c0">00318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__jcfgx_1_1cvmx__wrse__jcfgx__s.html">cvmx_wrse_jcfgx_s</a>              <a class="code" href="unioncvmx__wrse__jcfgx.html#a19a7725e1aa6a1850e26ad7aee62c3c0">cnf75xx</a>;
<a name="l00319"></a>00319 };
<a name="l00320"></a><a class="code" href="cvmx-wrse-defs_8h.html#acbbfe9154be150c67f4208231032feae">00320</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__jcfgx.html" title="cvmx_wrse_jcfg#">cvmx_wrse_jcfgx</a> <a class="code" href="unioncvmx__wrse__jcfgx.html" title="cvmx_wrse_jcfg#">cvmx_wrse_jcfgx_t</a>;
<a name="l00321"></a>00321 <span class="comment"></span>
<a name="l00322"></a>00322 <span class="comment">/**</span>
<a name="l00323"></a>00323 <span class="comment"> * cvmx_wrse_status</span>
<a name="l00324"></a>00324 <span class="comment"> *</span>
<a name="l00325"></a>00325 <span class="comment"> * WRSE Status Register</span>
<a name="l00326"></a>00326 <span class="comment"> *</span>
<a name="l00327"></a>00327 <span class="comment"> */</span>
<a name="l00328"></a><a class="code" href="unioncvmx__wrse__status.html">00328</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__status.html" title="cvmx_wrse_status">cvmx_wrse_status</a> {
<a name="l00329"></a><a class="code" href="unioncvmx__wrse__status.html#abadb0401e10ab48b04d9726b2bfb352a">00329</a>     uint64_t <a class="code" href="unioncvmx__wrse__status.html#abadb0401e10ab48b04d9726b2bfb352a">u64</a>;
<a name="l00330"></a><a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html">00330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html">cvmx_wrse_status_s</a> {
<a name="l00331"></a>00331 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#a4c43c1099c89d30645dc908a132374bf">reserved_5_63</a>                : 59;
<a name="l00333"></a>00333     uint64_t <a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#a4bd6fc54aa4fc3281772d8f73832c4e1">ready</a>                        : 1;  <span class="comment">/**&lt; Ready to receive the next job. */</span>
<a name="l00334"></a>00334     uint64_t <a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#a12adb4a512cce27989525a619bbc7272">reserved_1_3</a>                 : 3;
<a name="l00335"></a>00335     uint64_t <a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#ae5b082c9e30f9eef064234f1030506ac">busy</a>                         : 1;  <span class="comment">/**&lt; Indicates if the WRSE is busy processing a job. &apos;0&apos; = Ready for new</span>
<a name="l00336"></a>00336 <span class="comment">                                                         job, &apos;1&apos; = Busy processing. */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#else</span>
<a name="l00338"></a><a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#ae5b082c9e30f9eef064234f1030506ac">00338</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#ae5b082c9e30f9eef064234f1030506ac">busy</a>                         : 1;
<a name="l00339"></a><a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#a12adb4a512cce27989525a619bbc7272">00339</a>     uint64_t <a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#a12adb4a512cce27989525a619bbc7272">reserved_1_3</a>                 : 3;
<a name="l00340"></a><a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#a4bd6fc54aa4fc3281772d8f73832c4e1">00340</a>     uint64_t <a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#a4bd6fc54aa4fc3281772d8f73832c4e1">ready</a>                        : 1;
<a name="l00341"></a><a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#a4c43c1099c89d30645dc908a132374bf">00341</a>     uint64_t <a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html#a4c43c1099c89d30645dc908a132374bf">reserved_5_63</a>                : 59;
<a name="l00342"></a>00342 <span class="preprocessor">#endif</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrse__status.html#a3d708819612792069ce54fe97d7916fa">s</a>;
<a name="l00344"></a><a class="code" href="unioncvmx__wrse__status.html#aff6c0f3568c6baecab6a89278c3eaa44">00344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrse__status_1_1cvmx__wrse__status__s.html">cvmx_wrse_status_s</a>             <a class="code" href="unioncvmx__wrse__status.html#aff6c0f3568c6baecab6a89278c3eaa44">cnf75xx</a>;
<a name="l00345"></a>00345 };
<a name="l00346"></a><a class="code" href="cvmx-wrse-defs_8h.html#aa2f592d57d63e98bdeafa1d83e1e2483">00346</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrse__status.html" title="cvmx_wrse_status">cvmx_wrse_status</a> <a class="code" href="unioncvmx__wrse__status.html" title="cvmx_wrse_status">cvmx_wrse_status_t</a>;
<a name="l00347"></a>00347 
<a name="l00348"></a>00348 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
