{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632382609979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632382609983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 15:36:49 2021 " "Processing started: Thu Sep 23 15:36:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632382609983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382609983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shumaguan2 -c shumaguan2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off shumaguan2 -c shumaguan2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382609984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632382610471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632382610471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shumaguan2.v 1 1 " "Found 1 design units, including 1 entities, in source file shumaguan2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shumaguan2 " "Found entity 1: shumaguan2" {  } { { "shumaguan2.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/shumaguan2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632382617515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382617515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yimaqi.v 1 1 " "Found 1 design units, including 1 entities, in source file yimaqi.v" { { "Info" "ISGN_ENTITY_NAME" "1 yimaqi " "Found entity 1: yimaqi" {  } { { "yimaqi.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/yimaqi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632382617522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382617522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saomiao.v 1 1 " "Found 1 design units, including 1 entities, in source file saomiao.v" { { "Info" "ISGN_ENTITY_NAME" "1 saomiao " "Found entity 1: saomiao" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632382617529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382617529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jishuqi.v 1 1 " "Found 1 design units, including 1 entities, in source file jishuqi.v" { { "Info" "ISGN_ENTITY_NAME" "1 jishuqi " "Found entity 1: jishuqi" {  } { { "jishuqi.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/jishuqi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632382617535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382617535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shumaguan2 " "Elaborating entity \"shumaguan2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632382617571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishuqi jishuqi:j1 " "Elaborating entity \"jishuqi\" for hierarchy \"jishuqi:j1\"" {  } { { "shumaguan2.v" "j1" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/shumaguan2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632382617589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yimaqi yimaqi:y1 " "Elaborating entity \"yimaqi\" for hierarchy \"yimaqi:y1\"" {  } { { "shumaguan2.v" "y1" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/shumaguan2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632382617600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saomiao saomiao:s1 " "Elaborating entity \"saomiao\" for hierarchy \"saomiao:s1\"" {  } { { "shumaguan2.v" "s1" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/shumaguan2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632382617610 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "saomiao.v(39) " "Verilog HDL Case Statement warning at saomiao.v(39): incomplete case statement has no default case item" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1632382617618 "|shumaguan2|saomiao:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yima_in saomiao.v(39) " "Verilog HDL Always Construct warning at saomiao.v(39): inferring latch(es) for variable \"yima_in\", which holds its previous value in one or more paths through the always construct" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632382617618 "|shumaguan2|saomiao:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yima_in\[0\] saomiao.v(39) " "Inferred latch for \"yima_in\[0\]\" at saomiao.v(39)" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382617618 "|shumaguan2|saomiao:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yima_in\[1\] saomiao.v(39) " "Inferred latch for \"yima_in\[1\]\" at saomiao.v(39)" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382617618 "|shumaguan2|saomiao:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yima_in\[2\] saomiao.v(39) " "Inferred latch for \"yima_in\[2\]\" at saomiao.v(39)" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382617618 "|shumaguan2|saomiao:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yima_in\[3\] saomiao.v(39) " "Inferred latch for \"yima_in\[3\]\" at saomiao.v(39)" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382617618 "|shumaguan2|saomiao:s1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saomiao:s1\|yima_in\[0\] " "Latch saomiao:s1\|yima_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saomiao:s1\|cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal saomiao:s1\|cnt\[2\]" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632382618042 ""}  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632382618042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saomiao:s1\|yima_in\[1\] " "Latch saomiao:s1\|yima_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saomiao:s1\|cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal saomiao:s1\|cnt\[2\]" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632382618042 ""}  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632382618042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saomiao:s1\|yima_in\[2\] " "Latch saomiao:s1\|yima_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saomiao:s1\|cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal saomiao:s1\|cnt\[2\]" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632382618042 ""}  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632382618042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saomiao:s1\|yima_in\[3\] " "Latch saomiao:s1\|yima_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saomiao:s1\|cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal saomiao:s1\|cnt\[2\]" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632382618042 ""}  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/saomiao.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632382618042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[7\] VCC " "Pin \"dig\[7\]\" is stuck at VCC" {  } { { "shumaguan2.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan2/shumaguan2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632382618062 "|shumaguan2|dig[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632382618062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632382618134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632382618675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632382618675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632382618788 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632382618788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632382618788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632382618788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632382618802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 15:36:58 2021 " "Processing ended: Thu Sep 23 15:36:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632382618802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632382618802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632382618802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632382618802 ""}
