regmap	,	V_28
sched_clock_register	,	F_27
"sys"	,	L_4
pistachio_clksrc_of_init	,	F_15
__iomem	,	T_2
gpt_id	,	V_3
raw_spin_unlock_irqrestore	,	F_8
pistachio_clksrc_set_mode	,	F_10
u32	,	T_1
enable	,	V_17
lock	,	V_12
clocksource_register_hz	,	F_28
val	,	V_18
ret	,	V_31
PERIP_TIMER_CONTROL	,	V_32
pistachio_clksrc_disable	,	F_12
clk	,	V_25
offset	,	V_2
to_pistachio_clocksource	,	F_6
pistachio_clocksource_enable	,	F_13
periph_regs	,	V_29
"img,cr-periph"	,	L_2
"cannot iomap\n"	,	L_1
"fast"	,	L_6
TIMER_ME_GLOBAL	,	V_34
raw_spin_lock_init	,	F_26
PTR_ERR	,	F_20
pistachio_clksrc_enable	,	F_11
clk_get_rate	,	F_25
node	,	V_24
raw_spin_lock_irqsave	,	F_7
TIMER_RELOAD_VALUE	,	V_22
pr_err	,	F_17
pistachio_clocksource	,	V_7
"cannot get peripheral regmap (%ld)\n"	,	L_3
syscon_regmap_lookup_by_phandle	,	F_18
of_clk_get_by_name	,	F_22
flags	,	V_11
notrace	,	T_4
device_node	,	V_23
TIMER_CURRENT_VALUE	,	V_14
clocksource	,	V_5
rate	,	V_30
pistachio_clocksource_read_cycles	,	F_5
sys_clk	,	V_26
"clock get failed (%ld)\n"	,	L_5
"clock get failed (%lu)\n"	,	L_7
pistachio_read_sched_clock	,	F_9
value	,	V_4
clk_prepare_enable	,	F_23
pcs	,	V_8
readl	,	F_2
timeridx	,	V_16
TIMER_ME_LOCAL	,	V_20
writel	,	F_4
pcs_gpt	,	V_15
overflw	,	V_10
RELOAD_VALUE	,	V_21
clk_disable_unprepare	,	F_24
TIMER_CURRENT_OVERFLOW_VALUE	,	V_13
counter	,	V_9
regmap_update_bits	,	F_21
cs	,	V_6
TIMER_IRQ_MASK	,	V_33
cycle_t	,	T_3
u64	,	T_5
TIMER_CFG	,	V_19
gpt_readl	,	F_1
__init	,	T_6
of_iomap	,	F_16
pistachio_clocksource_disable	,	F_14
"failed to enable clock (%d)\n"	,	L_8
base	,	V_1
gpt_writel	,	F_3
fast_clk	,	V_27
IS_ERR	,	F_19
