{"Source Block": ["oh/elink/dv/elink_e16_model.v@1527:1547@HdlStmProcess", "   // # while the negative edge FFs can be disabled\n   // # by the state of the detected frame (to save power)  \n   // ####################################################     \n\n   //# frame\n   always @ (posedge rxi_lclk or posedge reset)\n     if(reset)\n       begin\n\t  frame_reg     <= 1'b0;\n\t  frame_reg_del <= 1'b0;\n       end\n     else\n       begin\n\t  frame_reg     <= rxi_frame;\n\t  frame_reg_del <= frame_reg;\n       end\n\n   //# even bytes\n   always @ (posedge rxi_lclk)\n     data_even_reg[LW-1:0] <= rxi_data[LW-1:0];\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1540:1551", "\t  frame_reg     <= rxi_frame;\n\t  frame_reg_del <= frame_reg;\n       end\n\n   //# even bytes\n   always @ (posedge rxi_lclk)\n     data_even_reg[LW-1:0] <= rxi_data[LW-1:0];\n\n   //# odd bytes\n   always @ (negedge rxi_lclk)\n     data_odd_reg[LW-1:0] <= rxi_data[LW-1:0];\n\n"]], "Diff Content": {"Delete": [[1532, "   always @ (posedge rxi_lclk or posedge reset)\n"], [1533, "     if(reset)\n"], [1534, "       begin\n"], [1535, "\t  frame_reg     <= 1'b0;\n"], [1536, "\t  frame_reg_del <= 1'b0;\n"], [1537, "       end\n"], [1538, "     else\n"], [1539, "       begin\n"], [1540, "\t  frame_reg     <= rxi_frame;\n"], [1541, "\t  frame_reg_del <= frame_reg;\n"], [1542, "       end\n"]], "Add": [[1542, "   input [5:0] \t     txo_cfg_reg;// Link configuration register\n"], [1542, "   input             vertical_k; // specifies if block is vertical or horizontal\n"], [1542, "   input [3:0] \t     who_am_i;   // specifies what link is that (north,east,south,west)\n"], [1542, "   input \t     cfg_extcomp_dis;// Disable external coordinates comparison\n"]]}}