{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711188938621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711188938621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 13:15:38 2024 " "Processing started: Sat Mar 23 13:15:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711188938621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711188938621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComplexCPU -c ComplexCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComplexCPU -c ComplexCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711188938621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711188939782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711188939782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/testrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/testrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testROM " "Found entity 1: testROM" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_RAM " "Found entity 1: M_RAM" {  } { { "sv files/M_RAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_MUX " "Found entity 1: M_MUX" {  } { { "sv files/M_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mmr_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mmr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_selector " "Found entity 1: M_mmr_selector" {  } { { "sv files/M_mmr_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mmr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mmr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_MUX " "Found entity 1: M_mmr_MUX" {  } { { "sv files/M_mmr_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mmr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mmr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_DEMUX " "Found entity 1: M_mmr_DEMUX" {  } { { "sv files/M_mmr_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_DEMUX " "Found entity 1: M_DEMUX" {  } { { "sv files/M_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_addr_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_addr_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_addr_checker " "Found entity 1: M_addr_checker" {  } { { "sv files/M_addr_checker.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_addr_checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/conc32.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/conc32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conc32 " "Found entity 1: conc32" {  } { { "sv files/conc32.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/conc32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/gpr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/gpr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_MUX " "Found entity 1: GPR_MUX" {  } { { "sv files/GPR_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/GPR_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/gpr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/gpr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_DEMUX " "Found entity 1: GPR_DEMUX" {  } { { "sv files/GPR_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/GPR_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cpu_regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cpu_regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_regN " "Found entity 1: CPU_regN" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr_selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpr_selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_selector " "Found entity 1: GPR_selector" {  } { { "GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711188952655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711188952655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711188952695 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_50 " "Pin \"clk_50\" not connected" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 104 -496 -328 120 "clk_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Design Software" 0 -1 1711188952705 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "rst " "Pin \"rst\" not connected" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 120 -496 -328 136 "rst" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Design Software" 0 -1 1711188952705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_MUX M_MUX:inst5 " "Elaborating entity \"M_MUX\" for hierarchy \"M_MUX:inst5\"" {  } { { "TopLevel.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 352 1992 2200 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711188952717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testROM testROM:inst3 " "Elaborating entity \"testROM\" for hierarchy \"testROM:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 184 912 1264 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711188952736 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 testROM.sv(28) " "Net \"rom.data_a\" at testROM.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1711188952746 "|TopLevel|testROM:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a\[0\] 0 testROM.sv(28) " "Net \"rom.waddr_a\[0\]\" at testROM.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1711188952746 "|TopLevel|testROM:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 testROM.sv(28) " "Net \"rom.we_a\" at testROM.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1711188952746 "|TopLevel|testROM:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_DEMUX M_DEMUX:inst " "Elaborating entity \"M_DEMUX\" for hierarchy \"M_DEMUX:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 264 -368 -168 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711188952746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_addr_checker M_addr_checker:inst1 " "Elaborating entity \"M_addr_checker\" for hierarchy \"M_addr_checker:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 424 -368 -176 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711188952756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state M_addr_checker.sv(15) " "Verilog HDL or VHDL warning at M_addr_checker.sv(15): object \"state\" assigned a value but never read" {  } { { "sv files/M_addr_checker.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_addr_checker.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1711188952766 "|TopLevel|M_addr_checker:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_MUX M_mmr_MUX:inst40 " "Elaborating entity \"M_mmr_MUX\" for hierarchy \"M_mmr_MUX:inst40\"" {  } { { "TopLevel.bdf" "inst40" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 336 1240 1448 608 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711188952766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_selector M_mmr_selector:inst10 " "Elaborating entity \"M_mmr_selector\" for hierarchy \"M_mmr_selector:inst10\"" {  } { { "TopLevel.bdf" "inst10" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 696 864 1040 776 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711188952786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 7 M_mmr_selector.sv(13) " "Verilog HDL assignment warning at M_mmr_selector.sv(13): truncated value with size 12 to match size of target (7)" {  } { { "sv files/M_mmr_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_selector.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711188952796 "|TopLevel|M_mmr_selector:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_RAM M_RAM:inst4 " "Elaborating entity \"M_RAM\" for hierarchy \"M_RAM:inst4\"" {  } { { "TopLevel.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 856 864 1208 968 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711188952806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_DEMUX M_mmr_DEMUX:inst38 " "Elaborating entity \"M_mmr_DEMUX\" for hierarchy \"M_mmr_DEMUX:inst38\"" {  } { { "TopLevel.bdf" "inst38" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 336 464 672 608 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711188952876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conc32 conc32:inst2 " "Elaborating entity \"conc32\" for hierarchy \"conc32:inst2\"" {  } { { "TopLevel.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 336 128 344 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711188952886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711188953016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 13:15:53 2024 " "Processing ended: Sat Mar 23 13:15:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711188953016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711188953016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711188953016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711188953016 ""}
