{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "usage: ipykernel_launcher.py [-h] [--filter [FILTERFILE]] [--version]\n",
      "                             hexfile [outfile]\n",
      "ipykernel_launcher.py: error: unrecognized arguments: -f\n"
     ]
    },
    {
     "ename": "SystemExit",
     "evalue": "2",
     "output_type": "error",
     "traceback": [
      "An exception has occurred, use %tb to see the full traceback.\n",
      "\u001b[1;31mSystemExit\u001b[0m\u001b[1;31m:\u001b[0m 2\n"
     ]
    }
   ],
   "source": [
    "#!/usr/bin/python3\n",
    "\n",
    "# constants\n",
    "CODE_COL_BEGIN = 14\n",
    "CODE_COL_END   = 22\n",
    "ASM_COL_BEGIN  = 24\n",
    "ASM_COL_END    = 53\n",
    "\n",
    "import argparse\n",
    "    \n",
    "parser = argparse.ArgumentParser(description='Generate a VHDL file describing a ROM containing the code generated by RARS.')\n",
    "parser.add_argument(\"hexfile\",\n",
    "                    help=\"Hex file generated by RARS containing the machine code. To generate this file: 1) Open your asm program in RARS and assemble it (F3). 2) In Settings->Memory Configuration select: \\\"Compact, Text at Address 0\\\" and click on \\\"Apply and Close\\\". 3) Now go to File->Dump Memory... select \\\"Text/Data Segment Window\\\" and click on \\\"Dump To File...\\\" 4) Chose a file name and save the file.\")\n",
    "parser.add_argument(\"outfile\", help=\"Optional output VHDL file. Default to ROM.vhd.\",  nargs='?', default='ROM.vhd')\n",
    "parser.add_argument(\"--filter\", dest=\"filterfile\", help=\"Optional filter file for gtkwave.\", nargs='?')\n",
    "parser.add_argument('--version', action='version', version='%(prog)s 1.2')\n",
    "args = parser.parse_args()\n",
    "print(args.hexfile)\n",
    "print(args.outfile)\n",
    "if args.filterfile is not None:\n",
    "    print(args.filterfile)\n",
    "\n",
    "file_in = open(args.hexfile, \"r\")\n",
    "file_out = open(args.outfile, \"w\")\n",
    "if args.filterfile is not None:\n",
    "    file_filter = open(args.filterfile, \"w\")\n",
    "\n",
    "print(\"-- ROM file for the ICAI-RISC-V processor.\", file=file_out)\n",
    "print(\"-- Generated from the hex file: \", args.outfile, file=file_out)\n",
    "entity_decl = r\"\"\"\n",
    "library ieee;\n",
    "use ieee.std_logic_1164.all;\n",
    "use ieee.numeric_std.all;\n",
    "\n",
    "entity ROM is\n",
    "  port(\n",
    "    clk: in std_logic;                         -- Synchronous ROM\n",
    "    en_pc: in std_logic;                       -- Whith enable\n",
    "    addr: in  std_logic_vector(31 downto 0);   -- Address bus\n",
    "    data: out std_logic_vector(31 downto 0) ); -- Data out\n",
    "end ROM;\n",
    "\n",
    "architecture Behavioural of ROM is\n",
    "  -- The internal address is word address, no byte address\n",
    "  signal internal_addr : std_logic_vector(29 downto 0);\n",
    "\n",
    "  -- ROM declaration\"\"\"\n",
    "print(entity_decl, file=file_out)\n",
    "\n",
    "# Read the file to know how many instructions are.\n",
    "n_lines = 0\n",
    "line_read = file_in.readline()\n",
    "while line_read:\n",
    "    n_lines +=1\n",
    "    line_read = file_in.readline()\n",
    "\n",
    "# The ROM is defined with a line more because in the last instruction the PC\n",
    "# will point to the last address+1 and the simulator will fire an addresing\n",
    "# error. So because the node lines are n_lines-2, we declare the lengt of\n",
    "# n_lines - 1\n",
    "print(' type mem_t is array (0 to', n_lines-1, ') of std_logic_vector(31 downto 0);', file=file_out)\n",
    "\n",
    "\n",
    "# Now generate the ROM signal, reading the file again\n",
    "print('  signal memory : mem_t:= (', file=file_out)\n",
    "addr = 0\n",
    "file_in.seek(0) # Rewind the file\n",
    "line_read = file_in.readline() # The two first lines don't contain any code\n",
    "line_read = file_in.readline()\n",
    "line_read = file_in.readline()\n",
    "while line_read:\n",
    "    print('    ', addr, ' => X\"'+line_read[CODE_COL_BEGIN:CODE_COL_END]+'\",', file=file_out)\n",
    "    # print the filter file is the option is given in the command line\n",
    "    if args.filterfile is not None:\n",
    "        print(line_read[CODE_COL_BEGIN:CODE_COL_END]+' '+\n",
    "              line_read[ASM_COL_BEGIN:ASM_COL_END].strip(), file = file_filter)\n",
    "        # The asm field has trailing spaces. strip() will remove them\n",
    "    addr +=1\n",
    "    line_read = file_in.readline()\n",
    "\n",
    "end_of_file= r\"\"\"     others => X\"00000000\");\n",
    "begin\n",
    "\n",
    "  internal_addr <= addr(31 downto 2);\n",
    "\n",
    "  mem_rom: process(clk)\n",
    "  begin\n",
    "    if clk'event and clk = '1' then\n",
    "      if en_pc = '1' then\n",
    "        data <= memory(to_integer(unsigned(internal_addr)));\n",
    "      end if;\n",
    "    end if;\n",
    "  end process mem_rom;\n",
    "end architecture Behavioural;\n",
    "\"\"\"\n",
    "\n",
    "print(end_of_file, file=file_out)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1\n"
     ]
    }
   ],
   "source": [
    "a= 1\n",
    "print(a)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
