# Reading pref.tcl
# do 01_gates_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/TEC_MTY/01_gates {D:/TEC_MTY/01_gates/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:46:56 on Feb 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TEC_MTY/01_gates" D:/TEC_MTY/01_gates/gates.v 
# -- Compiling module gates
# 
# Top level modules:
# 	gates
# End time: 12:46:56 on Feb 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/TEC_MTY/01_gates {D:/TEC_MTY/01_gates/gates_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:46:56 on Feb 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TEC_MTY/01_gates" D:/TEC_MTY/01_gates/gates_tb.v 
# -- Compiling module gates_tb
# 
# Top level modules:
# 	gates_tb
# End time: 12:46:56 on Feb 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  gates_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" gates_tb 
# Start time: 12:46:56 on Feb 11,2025
# Loading work.gates_tb
# Loading work.gates
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Valor de A_reg = 0; Valor de B_reg = 0; Valor de Z_wire = 11111000
# Valor de A_reg = 0; Valor de B_reg = 1; Valor de Z_wire = 10010110
# Valor de A_reg = 1; Valor de B_reg = 1; Valor de Z_wire = 01000011
# Valor de A_reg = 1; Valor de B_reg = 0; Valor de Z_wire = 00011110
# ** Note: $stop    : D:/TEC_MTY/01_gates/gates_tb.v(41)
#    Time: 50 ps  Iteration: 0  Instance: /gates_tb
# Break in Module gates_tb at D:/TEC_MTY/01_gates/gates_tb.v line 41
# End time: 12:47:35 on Feb 11,2025, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
