module counter_12 (
    input wire rst_n,  // Reset signal, active low
    input wire clk,    // Clock signal
    input wire valid_count,  // Signal to enable counting
    output reg [3:0] out  // 4-bit output representing the current count value
);