name: I2C1
description: I2C address block description
groupName: I2C
baseAddress: 1073763328
registers:
- name: I2C_CR1
  displayName: I2C_CR1
  description: I2C control register 1
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PE
    description: "Peripheral enable\nNote: When PE = 0, the I2C SCL and SDA lines\
      \ are released. Internal state machines and status bits are put back to their\
      \ reset value. When cleared, PE must be kept low for at least three APB clock\
      \ cycles."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Peripheral disable
      value: 0
    - name: B_0x1
      description: Peripheral enable
      value: 1
  - name: TXIE
    description: TX interrupt enable
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Transmit (TXIS) interrupt disabled
      value: 0
    - name: B_0x1
      description: Transmit (TXIS) interrupt enabled
      value: 1
  - name: RXIE
    description: RX interrupt enable
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receive (RXNE) interrupt disabled
      value: 0
    - name: B_0x1
      description: Receive (RXNE) interrupt enabled
      value: 1
  - name: ADDRIE
    description: Address match interrupt enable (slave only)
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Address match (ADDR) interrupts disabled
      value: 0
    - name: B_0x1
      description: Address match (ADDR) interrupts enabled
      value: 1
  - name: NACKIE
    description: Not acknowledge received interrupt enable
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Not acknowledge (NACKF) received interrupts disabled
      value: 0
    - name: B_0x1
      description: Not acknowledge (NACKF) received interrupts enabled
      value: 1
  - name: STOPIE
    description: Stop detection interrupt enable
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Stop detection (STOPF) interrupt disabled
      value: 0
    - name: B_0x1
      description: Stop detection (STOPF) interrupt enabled
      value: 1
  - name: TCIE
    description: "Transfer complete interrupt enable\nNote: Any of these events generate\
      \ an interrupt:\nNote: Transfer complete (TC)\nNote: Transfer complete reload\
      \ (TCR)"
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Transfer complete interrupt disabled
      value: 0
    - name: B_0x1
      description: Transfer complete interrupt enabled
      value: 1
  - name: ERRIE
    description: "Error interrupts enable\nNote: Any of these errors generate an interrupt:\n\
      Note: Arbitration loss (ARLO)\nNote: Bus error detection (BERR)\nNote: Overrun/Underrun\
      \ (OVR)"
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Error detection interrupts disabled
      value: 0
    - name: B_0x1
      description: Error detection interrupts enabled
      value: 1
  - name: DNF
    description: "Digital noise filter\nThese bits are used to configure the digital\
      \ noise filter on SDA and SCL input. The digital filter, filters spikes with\
      \ a length of up to DNF[3:0] * t<sub>I2CCLK</sub>\n<sub>...</sub>\nNote: If\
      \ the analog filter is enabled, the digital filter is added to it. This filter\
      \ can be programmed only when the I2C is disabled (PE = 0)."
    bitOffset: 8
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Digital filter disabled
      value: 0
    - name: B_0x1
      description: Digital filter enabled and filtering capability up to 1 t<sub>I2CCLK</sub>
      value: 1
    - name: B_0xF
      description: digital filter enabled and filtering capability up to15 t<sub>I2CCLK</sub>
      value: 15
  - name: ANFOFF
    description: "Analog noise filter OFF\nNote: This bit can be programmed only when\
      \ the I2C is disabled (PE = 0)."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Analog noise filter enabled
      value: 0
    - name: B_0x1
      description: Analog noise filter disabled
      value: 1
  - name: TXDMAEN
    description: DMA transmission requests enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA mode disabled for transmission
      value: 0
    - name: B_0x1
      description: DMA mode enabled for transmission
      value: 1
  - name: RXDMAEN
    description: DMA reception requests enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA mode disabled for reception
      value: 0
    - name: B_0x1
      description: DMA mode enabled for reception
      value: 1
  - name: SBC
    description: "Slave byte control\nThis bit is used to enable hardware byte control\
      \ in slave mode."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Slave byte control disabled
      value: 0
    - name: B_0x1
      description: Slave byte control enabled
      value: 1
  - name: NOSTRETCH
    description: "Clock stretching disable \nThis bit is used to disable clock stretching\
      \ in slave mode. It must be kept cleared in master mode.\nNote: This bit can\
      \ be programmed only when the I2C is disabled (PE = 0)."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Clock stretching enabled
      value: 0
    - name: B_0x1
      description: Clock stretching disabled
      value: 1
  - name: WUPEN
    description: Wake-up from Stop mode enable
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up from Stop mode disable.
      value: 0
    - name: B_0x1
      description: Wake-up from Stop mode enable.
      value: 1
  - name: GCEN
    description: General call enable
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: General call disabled. Address 0b00000000 is NACKed.
      value: 0
    - name: B_0x1
      description: General call enabled. Address 0b00000000 is ACKed.
      value: 1
  - name: FMP
    description: Fast-mode Plus 20 mA drive enable
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 20 mA I/O drive disabled
      value: 0
    - name: B_0x1
      description: 20 mA I/O drive enabled
      value: 1
  - name: ADDRACLR
    description: Address match flag (ADDR) automatic clear
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADDR flag is set by hardware, cleared by software by setting ADDRCF
        bit.
      value: 0
    - name: B_0x1
      description: ADDR flag remains cleared by hardware. This mode can be used in
        slave mode, to avoid the ADDR clock stretching if the I2C enables only one
        slave address. This allows a slave data management by DMA only, without any
        interrupt from peripheral.
      value: 1
  - name: STOPFACLR
    description: STOP detection flag (STOPF) automatic clear
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: STOPF flag is set by hardware, cleared by software by setting STOPCF
        bit.
      value: 0
    - name: B_0x1
      description: STOPF flag remains cleared by hardware. This mode can be used in
        NOSTRETCH slave mode, to avoid the overrun error if the STOPF flag is not
        cleared before next data transmission. This allows a slave data management
        by DMA only, without any interrupt from peripheral.
      value: 1
- name: I2C_CR2
  displayName: I2C_CR2
  description: I2C control register 2
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SADD
    description: "Slave address (master mode)\nIn 7-bit addressing mode (ADD10 = 0):\n\
      SADD[7:1] must be written with the 7-bit slave address to be sent. Bits SADD[9],\
      \ SADD[8] and SADD[0] are don't care.\nIn 10-bit addressing mode (ADD10 = 1):\n\
      SADD[9:0] must be written with the 10-bit slave address to be sent.\nNote: Changing\
      \ these bits when the START bit is set is not allowed."
    bitOffset: 0
    bitWidth: 10
    access: read-write
  - name: RD_WRN
    description: "Transfer direction (master mode)\nNote: Changing this bit when the\
      \ START bit is set is not allowed."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Master requests a write transfer
      value: 0
    - name: B_0x1
      description: Master requests a read transfer
      value: 1
  - name: ADD10
    description: "10-bit addressing mode (master mode)\nNote: Changing this bit when\
      \ the START bit is set is not allowed."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The master operates in 7-bit addressing mode
      value: 0
    - name: B_0x1
      description: The master operates in 10-bit addressing mode
      value: 1
  - name: HEAD10R
    description: "10-bit address header only read direction (master receiver mode)\n\
      Note: Changing this bit when the START bit is set is not allowed."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'The master sends the complete 10-bit slave address read sequence:
        Start + 2 bytes 10-bit address in write direction + Restart + first seven
        bits of the 10-bit address in read direction.'
      value: 0
    - name: B_0x1
      description: The master only sends the first seven bits of the 10-bit address,
        followed by Read direction.
      value: 1
  - name: START
    description: "Start generation\nThis bit is set by software, and cleared by hardware\
      \ after the Start followed by the address sequence is sent, by an arbitration\
      \ loss, by an address matched in slave mode, by a timeout error detection, or\
      \ when PE = 0.\nIf the I2C is already in master mode with AUTOEND = 0, setting\
      \ this bit generates a Repeated start condition when RELOAD = 0, after the end\
      \ of the NBYTES transfer.\nOtherwise, setting this bit generates a START condition\
      \ once the bus is free.\nNote: Writing 0 to this bit has no effect.\nNote: The\
      \ START bit can be set even if the bus is BUSY or I2C is in slave mode.\nNote:\
      \ This bit has no effect when RELOAD is set."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No Start generation
      value: 0
    - name: B_0x1
      description: 'Restart/Start generation:'
      value: 1
  - name: STOP
    description: "Stop generation (master mode)\nThe bit is set by software, cleared\
      \ by hardware when a STOP condition is detected, or when PE = 0.\nIn master\
      \ mode:\nNote: Writing 0 to this bit has no effect."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No Stop generation
      value: 0
    - name: B_0x1
      description: Stop generation after current byte transfer
      value: 1
  - name: NACK
    description: "NACK generation (slave mode)\nThe bit is set by software, cleared\
      \ by hardware when the NACK is sent, or when a STOP condition or an Address\
      \ matched is received, or when PE = 0.\nNote: Writing 0 to this bit has no effect.\n\
      Note: This bit is used in slave mode only: in master receiver mode, NACK is\
      \ automatically generated after last byte preceding STOP or RESTART condition,\
      \ whatever the NACK bit value.\nNote: When an overrun occurs in slave receiver\
      \ NOSTRETCH mode, a NACK is automatically generated, whatever the NACK bit value.\n\
      Note: When hardware PEC checking is enabled (PECBYTE = 1), the PEC acknowledge\
      \ value does not depend on the NACK value."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: an ACK is sent after current received byte.
      value: 0
    - name: B_0x1
      description: a NACK is sent after current received byte.
      value: 1
  - name: NBYTES
    description: Number of bytes
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: RELOAD
    description: "NBYTES reload mode\nThis bit is set and cleared by software."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The transfer is completed after the NBYTES data transfer (STOP
        or RESTART follows).
      value: 0
    - name: B_0x1
      description: The transfer is not completed after the NBYTES data transfer (NBYTES
        is reloaded). TCR flag is set when NBYTES data are transferred, stretching
        SCL low.
      value: 1
  - name: AUTOEND
    description: "Automatic end mode (master mode)\nThis bit is set and cleared by\
      \ software.\nNote: This bit has no effect in slave mode or when the RELOAD bit\
      \ is set."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'software end mode: TC flag is set when NBYTES data are transferred,
        stretching SCL low.'
      value: 0
    - name: B_0x1
      description: 'Automatic end mode: a STOP condition is automatically sent when
        NBYTES data are transferred.'
      value: 1
- name: I2C_OAR1
  displayName: I2C_OAR1
  description: I2C own address 1 register
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OA1
    description: "Interface own slave address\n7-bit addressing mode: OA1[7:1] contains\
      \ the 7-bit own slave address. Bits OA1[9], OA1[8] and OA1[0] are don't care.\
      \ \n10-bit addressing mode: OA1[9:0] contains the 10-bit own slave address.\n\
      Note: These bits can be written only when OA1EN = 0."
    bitOffset: 0
    bitWidth: 10
    access: read-write
  - name: OA1MODE
    description: "Own address 1 10-bit mode\nNote: This bit can be written only when\
      \ OA1EN = 0."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Own address 1 is a 7-bit address.
      value: 0
    - name: B_0x1
      description: Own address 1 is a 10-bit address.
      value: 1
  - name: OA1EN
    description: Own address 1 enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Own address 1 disabled. The received slave address OA1 is NACKed.
      value: 0
    - name: B_0x1
      description: Own address 1 enabled. The received slave address OA1 is ACKed.
      value: 1
- name: I2C_OAR2
  displayName: I2C_OAR2
  description: I2C own address 2 register
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OA2
    description: "Interface address\n7-bit addressing mode: 7-bit address\nNote: These\
      \ bits can be written only when OA2EN = 0."
    bitOffset: 1
    bitWidth: 7
    access: read-write
  - name: OA2MSK
    description: "Own address 2 masks\nNote: These bits can be written only when OA2EN\
      \ = 0.\nNote: As soon as OA2MSK is not equal to 0, the reserved I2C addresses\
      \ (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches."
    bitOffset: 8
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No mask
      value: 0
    - name: B_0x1
      description: OA2[1] is masked and dont care. Only OA2[7:2] are compared.
      value: 1
    - name: B_0x2
      description: OA2[2:1] are masked and dont care. Only OA2[7:3] are compared.
      value: 2
    - name: B_0x3
      description: OA2[3:1] are masked and dont care. Only OA2[7:4] are compared.
      value: 3
    - name: B_0x4
      description: OA2[4:1] are masked and dont care. Only OA2[7:5] are compared.
      value: 4
    - name: B_0x5
      description: OA2[5:1] are masked and dont care. Only OA2[7:6] are compared.
      value: 5
    - name: B_0x6
      description: OA2[6:1] are masked and dont care. Only OA2[7] is compared.
      value: 6
    - name: B_0x7
      description: OA2[7:1] are masked and dont care. No comparison is done, and all
        (except reserved) 7-bit received addresses are acknowledged.
      value: 7
  - name: OA2EN
    description: Own address 2 enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Own address 2 disabled. The received slave address OA2 is NACKed.
      value: 0
    - name: B_0x1
      description: Own address 2 enabled. The received slave address OA2 is ACKed.
      value: 1
- name: I2C_TIMINGR
  displayName: I2C_TIMINGR
  description: I2C timing register
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SCLL
    description: "SCL low period (master mode)\nThis field is used to generate the\
      \ SCL low period in master mode.\nt<sub>SCLL </sub>= (SCLL + 1) x t<sub>PRESC</sub>\n\
      Note: SCLL is also used to generate t<sub>BUF </sub>and t<sub>SU:STA </sub>timings."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: SCLH
    description: "SCL high period (master mode)\nThis field is used to generate the\
      \ SCL high period in master mode.\nt<sub>SCLH </sub>= (SCLH + 1) x t<sub>PRESC</sub>\n\
      Note: SCLH is also used to generate t<sub>SU:STO </sub>and t<sub>HD:STA </sub>timing."
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: SDADEL
    description: "Data hold time\nThis field is used to generate the delay t<sub>SDADEL\
      \ </sub>between SCL falling edge and SDA edge. In master and in slave modes\
      \ with NOSTRETCH = 0, the SCL line is stretched low during t<sub>SDADEL</sub>.\n\
      t<sub>SDADEL</sub>= SDADEL x t<sub>PRESC</sub>\nNote: SDADEL is used to generate\
      \ t<sub>HD:DAT </sub>timing."
    bitOffset: 16
    bitWidth: 4
    access: read-write
  - name: SCLDEL
    description: "Data setup time\nThis field is used to generate a delay t<sub>SCLDEL\
      \ </sub>between SDA edge and SCL rising edge. In master and in slave modes with\
      \ NOSTRETCH = 0, the SCL line is stretched low during t<sub>SCLDEL</sub>.\n\
      t<sub>SCLDEL </sub>= (SCLDEL + 1) x t<sub>PRESC</sub>\nNote: t<sub>SCLDEL</sub>\
      \ is used to generate t<sub>SU:DAT </sub>timing."
    bitOffset: 20
    bitWidth: 4
    access: read-write
  - name: PRESC
    description: "Timing prescaler\nThis field is used to prescale I2CCLK to generate\
      \ the clock period t<sub>PRESC </sub>used for data setup and hold counters (refer\
      \ to I2C timings) and for SCL high and low level counters (refer to I2C master\
      \ initialization).\nt<sub>PRESC </sub>= (PRESC + 1) x t<sub>I2CCLK</sub>"
    bitOffset: 28
    bitWidth: 4
    access: read-write
- name: I2C_TIMEOUTR
  displayName: I2C_TIMEOUTR
  description: I2C timeout register
  addressOffset: 20
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TIMEOUTA
    description: "Bus timeout A\nThis field is used to configure:\nThe SCL low timeout\
      \ condition t<sub>TIMEOUT</sub> when TIDLE = 0\nt<sub>TIMEOUT</sub>= (TIMEOUTA\
      \ + 1) x 2048 x t<sub>I2CCLK</sub>\nThe bus idle condition (both SCL and SDA\
      \ high) when TIDLE = 1\nt<sub>IDLE</sub>= (TIMEOUTA + 1) x 4 x t<sub>I2CCLK</sub>\n\
      Note: These bits can be written only when TIMOUTEN = 0."
    bitOffset: 0
    bitWidth: 12
    access: read-write
  - name: TIDLE
    description: "Idle clock timeout detection\nNote: This bit can be written only\
      \ when TIMOUTEN = 0."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIMEOUTA is used to detect SCL low timeout
      value: 0
    - name: B_0x1
      description: TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle
        condition)
      value: 1
  - name: TIMOUTEN
    description: Clock timeout enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SCL timeout detection is disabled
      value: 0
    - name: B_0x1
      description: 'SCL timeout detection is enabled: when SCL is low for more than
        t<sub>TIMEOUT</sub> (TIDLE = 0) or high for more than t<sub>IDLE </sub>(TIDLE
        = 1), a timeout error is detected (TIMEOUT = 1).'
      value: 1
  - name: TIMEOUTB
    description: "Bus timeout B\nThis field is used to configure the cumulative clock\
      \ extension timeout:\nIn master mode, the master cumulative clock low extend\
      \ time (t<sub>LOW:MEXT</sub>) is detected\nIn slave mode, the slave cumulative\
      \ clock low extend time (t<sub>LOW:SEXT</sub>) is detected\nt<sub>LOW:EXT </sub>=\
      \ (TIMEOUTB + TIDLE = 01) x 2048 x t<sub>I2CCLK</sub>\nNote: These bits can\
      \ be written only when TEXTEN = 0."
    bitOffset: 16
    bitWidth: 12
    access: read-write
  - name: TEXTEN
    description: Extended clock timeout enable
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Extended clock timeout detection is disabled
      value: 0
    - name: B_0x1
      description: Extended clock timeout detection is enabled. When a cumulative
        SCL stretch for more than t<sub>LOW:EXT </sub>is done by the I2C interface,
        a timeout error is detected (TIMEOUT = 1).
      value: 1
- name: I2C_ISR
  displayName: I2C_ISR
  description: I2C interrupt and status register
  addressOffset: 24
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: TXE
    description: "Transmit data register empty (transmitters) \nThis bit is set by\
      \ hardware when the I2C_TXDR register is empty. It is cleared when the next\
      \ data to be sent is written in the I2C_TXDR register. \nThis bit can be written\
      \ to 1 by software in order to flush the transmit data register I2C_TXDR.\n\
      Note: This bit is set by hardware when PE = 0."
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TXIS
    description: "Transmit interrupt status (transmitters) \nThis bit is set by hardware\
      \ when the I2C_TXDR register is empty and the data to be transmitted must be\
      \ written in the I2C_TXDR register. It is cleared when the next data to be sent\
      \ is written in the I2C_TXDR register.\nThis bit can be written to 1 by software\
      \ only when NOSTRETCH = 1, to generate a TXIS event (interrupt if TXIE = 1 or\
      \ DMA request if TXDMAEN = 1).\nNote: This bit is cleared by hardware when PE\
      \ = 0."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: RXNE
    description: "Receive data register not empty (receivers)\nThis bit is set by\
      \ hardware when the received data is copied into the I2C_RXDR register, and\
      \ is ready to be read. It is cleared when I2C_RXDR is read.\nNote: This bit\
      \ is cleared by hardware when PE = 0."
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: ADDR
    description: "Address matched (slave mode)\nThis bit is set by hardware as soon\
      \ as the received slave address matched with one of the enabled slave addresses.\
      \ It is cleared by software by setting ADDRCF bit.\nNote: This bit is cleared\
      \ by hardware when PE = 0."
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: NACKF
    description: "Not Acknowledge received flag \nThis flag is set by hardware when\
      \ a NACK is received after a byte transmission. It is cleared by software by\
      \ setting the NACKCF bit.\nNote: This bit is cleared by hardware when PE = 0."
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: STOPF
    description: "Stop detection flag\nThis flag is set by hardware when a STOP condition\
      \ is detected on the bus and the peripheral is involved in this transfer:\n\
      either as a master, provided that the STOP condition is generated by the peripheral.\n\
      or as a slave, provided that the peripheral has been addressed previously during\
      \ this transfer.\nIt is cleared by software by setting the STOPCF bit.\nNote:\
      \ This bit is cleared by hardware when PE = 0."
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: TC
    description: "Transfer Complete (master mode)\nThis flag is set by hardware when\
      \ RELOAD = 0, AUTOEND = 0 and NBYTES data have been transferred. It is cleared\
      \ by software when START bit or STOP bit is set.\nNote: This bit is cleared\
      \ by hardware when PE = 0."
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: TCR
    description: "Transfer Complete Reload\nThis flag is set by hardware when RELOAD\
      \ = 1 and NBYTES data have been transferred. It is cleared by software when\
      \ NBYTES is written to a non-zero value.\nNote: This bit is cleared by hardware\
      \ when PE = 0.\nNote: This flag is only for master mode, or for slave mode when\
      \ the SBC bit is set."
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: BERR
    description: "Bus error \nThis flag is set by hardware when a misplaced Start\
      \ or STOP condition is detected whereas the peripheral is involved in the transfer.\
      \ The flag is not set during the address phase in slave mode. It is cleared\
      \ by software by setting BERRCF bit.\nNote: This bit is cleared by hardware\
      \ when PE = 0."
    bitOffset: 8
    bitWidth: 1
    access: read-only
  - name: ARLO
    description: "Arbitration lost \nThis flag is set by hardware in case of arbitration\
      \ loss. It is cleared by software by setting the ARLOCF bit.\nNote: This bit\
      \ is cleared by hardware when PE = 0."
    bitOffset: 9
    bitWidth: 1
    access: read-only
  - name: OVR
    description: "Overrun/Underrun (slave mode)\nThis flag is set by hardware in slave\
      \ mode with NOSTRETCH = 1, when an overrun/underrun error occurs. It is cleared\
      \ by software by setting the OVRCF bit.\nNote: This bit is cleared by hardware\
      \ when PE = 0."
    bitOffset: 10
    bitWidth: 1
    access: read-only
  - name: BUSY
    description: "Bus busy\nThis flag indicates that a communication is in progress\
      \ on the bus. It is set by hardware when a START condition is detected, and\
      \ cleared by hardware when a STOP condition is detected, or when PE = 0."
    bitOffset: 15
    bitWidth: 1
    access: read-only
  - name: DIR
    description: "Transfer direction (slave mode)\nThis flag is updated when an address\
      \ match event occurs (ADDR = 1)."
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Write transfer, slave enters receiver mode.
      value: 0
    - name: B_0x1
      description: Read transfer, slave enters transmitter mode.
      value: 1
  - name: ADDCODE
    description: "Address match code (slave mode) \nThese bits are updated with the\
      \ received address when an address match event occurs (ADDR = 1).\nIn the case\
      \ of a 10-bit address, ADDCODE provides the 10-bit header followed by the two\
      \ MSBs of the address."
    bitOffset: 17
    bitWidth: 7
    access: read-only
- name: I2C_ICR
  displayName: I2C_ICR
  description: I2C interrupt clear register
  addressOffset: 28
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ADDRCF
    description: "Address matched flag clear \nWriting 1 to this bit clears the ADDR\
      \ flag in the I2C_ISR register. Writing 1 to this bit also clears the START\
      \ bit in the I2C_CR2 register."
    bitOffset: 3
    bitWidth: 1
    access: write-only
  - name: NACKCF
    description: "Not Acknowledge flag clear\nWriting 1 to this bit clears the NACKF\
      \ flag in I2C_ISR register."
    bitOffset: 4
    bitWidth: 1
    access: write-only
  - name: STOPCF
    description: "STOP detection flag clear \nWriting 1 to this bit clears the STOPF\
      \ flag in the I2C_ISR register."
    bitOffset: 5
    bitWidth: 1
    access: write-only
  - name: BERRCF
    description: "Bus error flag clear\nWriting 1 to this bit clears the BERRF flag\
      \ in the I2C_ISR register."
    bitOffset: 8
    bitWidth: 1
    access: write-only
  - name: ARLOCF
    description: "Arbitration lost flag clear\nWriting 1 to this bit clears the ARLO\
      \ flag in the I2C_ISR register."
    bitOffset: 9
    bitWidth: 1
    access: write-only
  - name: OVRCF
    description: "Overrun/Underrun flag clear\nWriting 1 to this bit clears the OVR\
      \ flag in the I2C_ISR register."
    bitOffset: 10
    bitWidth: 1
    access: write-only
- name: I2C_PECR
  displayName: I2C_PECR
  description: I2C PEC register
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PEC
    description: "Packet error checking register\nThis field contains the internal\
      \ PEC when PECEN=1.\nThe PEC is cleared by hardware when PE = 0."
    bitOffset: 0
    bitWidth: 8
    access: read-only
- name: I2C_RXDR
  displayName: I2C_RXDR
  description: I2C receive data register
  addressOffset: 36
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RXDATA
    description: "8-bit receive data\nData byte received from the I<sup>2</sup>C bus"
    bitOffset: 0
    bitWidth: 8
    access: read-only
- name: I2C_TXDR
  displayName: I2C_TXDR
  description: I2C transmit data register
  addressOffset: 40
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TXDATA
    description: "8-bit transmit data\nData byte to be transmitted to the I<sup>2</sup>C\
      \ bus\nNote: These bits can be written only when TXE = 1."
    bitOffset: 0
    bitWidth: 8
    access: read-write
interrupts:
- name: I2C1
  description: I2C1 global interrupt (combined with EXTI line 23)
  value: 23
addressBlocks:
- offset: 0
  size: 44
  usage: registers
