"D:/My_Designs/architecturelab/test/src/and2i.vhd" VHDL test 1 0 0 -02
"D:/My_Designs/architecturelab/test/src/xor2i.vhd" VHDL test 1 0 0 -02
"D:/My_Designs/architecturelab/test/src/or3i.vhd" VHDL test 1 0 0 -02
"D:/My_Designs/architecturelab/test/src/fulladder.vhd" VHDL test 1 0 0 -02
"D:/My_Designs/architecturelab/test/src/mix2i.vhd" VHDL test 1 0 0 -02
"D:/My_Designs/architecturelab/test/src/not1i.vhd" VHDL test 1 0 0 -02
"D:/My_Designs/architecturelab/test/src/fulladder4i.vhd" VHDL test 1 0 0 -02
"D:/My_Designs/architecturelab/test/src/mult4b.vhd" VHDL test 1 0 0 -02
"D:/My_Designs/architecturelab/test/src/reg8b.vhd" VHDL test 1 0 0 -02
"D:/My_Designs/architecturelab/test/src/packrom.vhd" VHDL test 1 0 0 -02
"D:/My_Designs/architecturelab/test/src/rom1.vhd" VHDL test 1 0 0 -02
. . 0 0 0