INFO: [VRFC 10-163] Analyzing VHDL file "C:/02_PXL/01_Digitale_Systemen/examen/OEF3/OEF3.srcs/sim_1/new/STATE_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'STATE_machine_tb'
