* Z:\mnt\design.r\spice\examples\8362.asc
XU1 IN N005 IN MP_01 N002 MP_02 0 MP_03 N003 N004 N006 NC_04 MP_05 N001 MP_06 MP_07 0 LT8362
V1 IN 0 12
L1 IN N001 6.8µ Rser=.5
D1 N001 OUT MBRS1100
C1 OUT 0 4.7µ
R1 N003 0 34.8K
C2 N005 0 150p Rser=57.6K
C3 N006 0 2.2n
R2 N004 0 20K
C4 N002 0 1µ
C5 OUT N003 4.7p Rpar=1Meg
Rload OUT 0 150
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.4m startup
.lib LT8362.sub
.backanno
.end
