#-----------------------------------------------------------
# Vivado v2016.3_AR68069 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Nov 21 14:35:50 2016
# Process ID: 22681
# Current directory: /proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/cl/examples/cl_hello_world/build/scripts
# Command line: vivado -mode batch -source create_dcp_from_cl.tcl
# Log file: /proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/cl/examples/cl_hello_world/build/scripts/vivado.log
# Journal file: /proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/cl/examples/cl_hello_world/build/scripts/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/cccabra/.Xilinx/Vivado/init.tcl'
80 Beta devices matching pattern found, 40 enabled.
source create_dcp_from_cl.tcl
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/cl/examples
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using CL directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using CL directory /proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/common/shell_latest
# set systemtime [clock seconds]
# set timestamp [clock format $systemtime -gmt 1 -format {%y_%m_%d-%H%M}]
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 16_11_21-2236
# file mkdir ../src_post_encryption
# source encrypt.tcl
## file copy -force $CL_DIR/cl_hello_world/design/cl/cl_simple.sv   $CL_DIR/cl_hello_world/build/src_post_encryption
## file copy -force $CL_DIR/cl_hello_world/design/cl/cl_tst.sv      $CL_DIR/cl_hello_world/build/src_post_encryption
## file copy -force $CL_DIR/cl_hello_world/design/cl/cl_int_tst.sv  $CL_DIR/cl_hello_world/build/src_post_encryption
## file copy -force $CL_DIR/cl_hello_world/design/cl/mem_scrb.sv    $CL_DIR/cl_hello_world/build/src_post_encryption
## file copy -force $CL_DIR/cl_hello_world/design/cl/cl_tst_scrb.sv $CL_DIR/cl_hello_world/build/src_post_encryption
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_keyfile.txt -lang verilog \
## $CL_DIR/cl_hello_world/build/src_post_encryption/cl_simple.sv \
## $CL_DIR/cl_hello_world/build/src_post_encryption/cl_tst.sv  \
## $CL_DIR/cl_hello_world/build/src_post_encryption/mem_scrb.sv  \
## $CL_DIR/cl_hello_world/build/src_post_encryption/cl_tst_scrb.sv  \
## $CL_DIR/cl_hello_world/build/src_post_encryption/cl_int_tst.sv  
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i-es1
## }
# create_project -in_memory -part [DEVICE_TYPE] -force
# read_verilog [ list \
# $CL_DIR/src_post_encryption/cl_simple.sv \
# $CL_DIR/src_post_encryption/cl_tst.sv \
# $CL_DIR/src_post_encryption/cl_int_tst.sv \
# $CL_DIR/src_post_encryption/mem_scrb.sv \
# $CL_DIR/src_post_encryption/cl_tst_scrb.sv
# ]
ERROR: [Common 17-69] Command failed: File '/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/cl/examples/src_post_encryption/cl_simple.sv' does not exist
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 14:36:00 2016...
