/**
 * Copyright (c) Huawei Technologies Co., Ltd. 2020-2021. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#include "dkmd_log.h"

#include <linux/module.h>
#include <soc_pctrl_interface.h>
#include <dpu/soc_dpu_define.h>
#include "dkmd_dpu.h"
#include "peri/dkmd_peri.h"
#include "dpu_connector.h"
#include "spr/spr_config.h"
#include "mipi_config_utils.h"
#include "dkmd_lcd_interface.h"
#include <securec.h>

#ifndef CONFIG_DVFS_TIME
#define DVFS_EXECUTE_TIME 300
#else
#define DVFS_EXECUTE_TIME CONFIG_DVFS_TIME
#endif

enum {
	TE0_PIN = BIT(0),
	TE1_PIN = BIT(1),
};

void mipi_config_phy_test_code(char __iomem *mipi_dsi_base, uint32_t test_code_addr, uint32_t test_code_parameter)
{
	outp32(DPU_DSI_CDPHY_TEST_CTRL_1_ADDR(mipi_dsi_base), test_code_addr);
	outp32(DPU_DSI_CDPHY_TEST_CTRL_0_ADDR(mipi_dsi_base), 0x00000002);
	outp32(DPU_DSI_CDPHY_TEST_CTRL_0_ADDR(mipi_dsi_base), 0x00000000);
	outp32(DPU_DSI_CDPHY_TEST_CTRL_1_ADDR(mipi_dsi_base), test_code_parameter);
	outp32(DPU_DSI_CDPHY_TEST_CTRL_0_ADDR(mipi_dsi_base), 0x00000002);
	outp32(DPU_DSI_CDPHY_TEST_CTRL_0_ADDR(mipi_dsi_base), 0x00000000);

	dpu_pr_debug("cdphy_addr[%#x]=%#x\n", test_code_addr, test_code_parameter);
}

void mipi_cdphy_config_reset(char __iomem *mipi_dsi_base)
{
	/* RST_CTRL reset */
	set_reg(DPU_DSI_CDPHY_RST_CTRL_ADDR(mipi_dsi_base), 0x0, 1, 1);
	set_reg(DPU_DSI_CDPHY_RST_CTRL_ADDR(mipi_dsi_base), 0x0, 1, 0);

	/* TESTCLR reset and dereset */
	set_reg(DPU_DSI_CDPHY_TEST_CTRL_0_ADDR(mipi_dsi_base), 0x1, 1, 0);
	set_reg(DPU_DSI_CDPHY_TEST_CTRL_0_ADDR(mipi_dsi_base), 0x0, 1, 0);
}

void mipi_cdphy_config_dereset(char __iomem *mipi_dsi_base)
{
	/* RST_CTRL Dereset */
	set_reg(DPU_DSI_CDPHY_RST_CTRL_ADDR(mipi_dsi_base), 0x1, 1, 0);
	set_reg(DPU_DSI_CDPHY_RST_CTRL_ADDR(mipi_dsi_base), 0x1, 1, 1);
	set_reg(DPU_DSI_CDPHY_RST_CTRL_ADDR(mipi_dsi_base), 0x3, 2, 2);
}

void mipi_cdphy_pll_config_para(struct mipi_dsi_phy_ctrl *phy_ctrl,
	char __iomem *mipi_dsi_base)
{
	dpu_pr_info("postDiv=%d, preDiv=%d, fbkDiv=%d \n", phy_ctrl->rg_pll_posdiv,
				phy_ctrl->rg_pll_prediv, phy_ctrl->rg_pll_fbkdiv);
	/* 01: pll_lock_sel */
	mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x14d), 0x6);
	/* 02: Div src */
	mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x10f), 0x2);
	/* 03: Div(post, pre, fbkDiv) */
	mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x103), (phy_ctrl->rg_pll_posdiv << 1));
	mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x104), (phy_ctrl->rg_pll_prediv << 5));
	mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x110), phy_ctrl->rg_pll_fbkdiv);
}

void mipi_cdphy_config_vref_sel(char __iomem *mipi_dsi_base, struct mipi_dsi_phy_ctrl *phy_ctrl,
								uint32_t phy_mode)
{
	if (phy_mode == CPHY_MODE) {
		mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x14f), 0x45);
		mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x154), 0x03);
	} else {
		mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x14f), 0x65);
		mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x154), 0x05);
	}
}

static uint32_t get_data_pre_delay(uint32_t lp11_flag, struct mipi_dsi_phy_ctrl *phy_ctrl, uint32_t clk_pre)
{
	uint32_t data_pre_delay = 0;

	/* if use 1080 X 2160 resolution panel,need reduce the lp11 time, and disable noncontinue mode */
	if (lp11_flag != MIPI_SHORT_LP11)
		data_pre_delay = phy_ctrl->clk_pre_delay + 2 + phy_ctrl->clk_t_lpx +
			phy_ctrl->clk_t_hs_prepare + phy_ctrl->clk_t_hs_zero + 8 + clk_pre;

	return data_pre_delay;
}

static uint32_t get_data_pre_delay_reality(uint32_t lp11_flag, struct mipi_dsi_phy_ctrl *phy_ctrl)
{
	uint32_t data_pre_delay_reality = 0;

	/* if use 1080 X 2160 resolution panel,need reduce the lp11 time, and disable noncontinue mode */
	if (lp11_flag != MIPI_SHORT_LP11)
		data_pre_delay_reality = phy_ctrl->data_pre_delay + 5;

	return data_pre_delay_reality;
}

static uint32_t get_clk_post_delay_reality(uint32_t lp11_flag, struct mipi_dsi_phy_ctrl *phy_ctrl)
{
	uint32_t clk_post_delay_reality = 0;

	/* if use 1080 X 2160 resolution panel, need reduce the lp11 time, and disable noncontinue mode */
	if (lp11_flag != MIPI_SHORT_LP11)
		clk_post_delay_reality = phy_ctrl->clk_post_delay + 4;

	return clk_post_delay_reality;
}

static uint64_t get_default_lane_byte_clk(struct mipi_panel_info *mipi)
{
	uint32_t post_div[6] = { 1, 2, 4, 8, 16, 32 };  /* clk division */
	uint64_t lane_clock;
	uint64_t vco_clk;
	uint32_t rg_pll_fbkdiv;
	uint32_t rg_pll_posdiv = 0;
	uint32_t rg_pll_prediv = 1; /* for 38.4M */

	if (mipi->dsi_bit_clk_default == 0) {
		dpu_pr_warn("reset dsi_bit_clk_default %u M -> %u M\n",
			mipi->dsi_bit_clk_default, mipi->dsi_bit_clk);
		mipi->dsi_bit_clk_default = mipi->dsi_bit_clk;
	}

	lane_clock = (uint64_t)(mipi->dsi_bit_clk_default);
	if (mipi->phy_mode == DPHY_MODE)
		lane_clock = lane_clock * 2;

	dpu_pr_info("default lane_clock %llu M\n", lane_clock);

	vco_clk = lane_clock * post_div[0];
	/* chip restrain, vco_clk_min and post_div index */
	while ((vco_clk <= VCO_CLK_MIN_VALUE) && (rg_pll_posdiv < 5)) {
		rg_pll_posdiv++;
		vco_clk = lane_clock * post_div[rg_pll_posdiv];
	}
	vco_clk = vco_clk * 1000000;  /* MHZ to HZ */
	rg_pll_fbkdiv = (uint32_t)(vco_clk * (1U << rg_pll_prediv) / DEFAULT_MIPI_REF_CLK_RATE);
	lane_clock = (rg_pll_fbkdiv / (1U << rg_pll_prediv)) * DEFAULT_MIPI_REF_CLK_RATE /
			(1U << rg_pll_posdiv);

	dpu_pr_info("vco_clk %llu, rg_pll_fbkdiv %d, rg_pll_posdiv %d, lane_clock %llu\n",
		vco_clk, rg_pll_fbkdiv, rg_pll_posdiv, lane_clock);

	/* lanebyte clk formula which is stated in cdphy spec */
	if (mipi->phy_mode == DPHY_MODE)
		return lane_clock / 8;
	else
		return lane_clock / 7;
}

static uint32_t get_mipi_pixel_clk(struct mipi_panel_info *mipi)
{
	if (mipi->pxl_clk_rate_div == 0)
		return (uint32_t)mipi->pxl_clk_rate;

	return (uint32_t)mipi->pxl_clk_rate / mipi->pxl_clk_rate_div;
}

void mipi_dsi_convert_pxl2cycle(struct dpu_panel_info *pinfo)
{
	uint32_t pixel_clk;
	uint64_t lane_byte_clk;
	struct mipi_panel_info *mipi = &pinfo->mipi;
	uint32_t h_pulse_width = mipi->hsa;
	uint32_t h_back_porch = mipi->hbp;
	uint32_t hline_time = mipi->hline_time;
	uint32_t dpi_hsize = mipi->dpi_hsize;

	if (pinfo->mipi.need_convert_pixel2cycle == 0)
		return;

	pixel_clk = get_mipi_pixel_clk(mipi);
	if (pixel_clk == 0)
		return;

	dpu_pr_info("pixel: htiming: %d, %d, %d, %d\n",
		pinfo->mipi.hsa, pinfo->mipi.hbp,
		pinfo->mipi.hline_time, pinfo->mipi.dpi_hsize);

	lane_byte_clk = get_default_lane_byte_clk(mipi);
	pinfo->mipi.hsa = round1(h_pulse_width * lane_byte_clk, pixel_clk);
	pinfo->mipi.hbp = round1(h_back_porch * lane_byte_clk, pixel_clk);
	pinfo->mipi.hline_time = round1(hline_time * lane_byte_clk, pixel_clk);
	pinfo->mipi.dpi_hsize = round1(dpi_hsize * lane_byte_clk, pixel_clk);
	dpu_pr_info("cycle: pixel_clk=%llu M, lane_byte_clk %llu M, htiming: %d, %d, %d, %d\n",
		pixel_clk, lane_byte_clk, pinfo->mipi.hsa, pinfo->mipi.hbp,
		pinfo->mipi.hline_time, pinfo->mipi.dpi_hsize);
}

static void mipi_dsi_pll_dphy_config(struct mipi_dsi_phy_ctrl *phy_ctrl,
	uint64_t *lane_clock, int32_t fpga_flag)
{
	uint32_t m_pll;
	uint32_t n_pll;
	uint64_t vco_div = 1;  /* default clk division */
	uint64_t vco_clk = 0;
	uint32_t post_div[6] = { 1, 2, 4, 8, 16, 32 }; /* clk division */
	uint32_t post_div_idx = 0;

	if (fpga_flag) {
		/* D PHY Data rate range is from 2500 Mbps to 80 Mbps
		 * The following devil numbers from chip protocol
		 * It contains lots of fixed numbers
		 */
		if ((*lane_clock >= 320) && (*lane_clock <= 2500)) {
			phy_ctrl->rg_band_sel = 0;
			vco_div = 1;  /* clk division */
		} else if ((*lane_clock >= 80) && (*lane_clock < 320)) {
			phy_ctrl->rg_band_sel = 1;
			vco_div = 4; /* clk division */
		} else {
			dpu_pr_err("80M <= lane_clock <= 2500M, not support lane_clock=%llu M\n", *lane_clock);
		}

		/* accord chip protocol, lane_clock from MHz to Hz */
		n_pll = 2;
		m_pll = (uint32_t)((*lane_clock) * vco_div * n_pll * 1000000UL / DEFAULT_MIPI_CLK_RATE);

		*lane_clock = m_pll * (DEFAULT_MIPI_CLK_RATE / n_pll) / vco_div;
		if (*lane_clock > 750000000)  /* 750MHz */
			phy_ctrl->rg_cp = 3;
		else if ((*lane_clock >= 80000000) && (*lane_clock <= 750000000)) /* 80M <= lane_clock <= 750M */
			phy_ctrl->rg_cp = 1;
		else
			dpu_pr_err("80M <= lane_clock <= 2500M, not support lane_clock=%llu M\n", *lane_clock);

		phy_ctrl->rg_pre_div = n_pll - 1;
		phy_ctrl->rg_div = m_pll;

		dpu_pr_info("lane_clock=%llu M, m_pll: %u, n_pll: %u\n", *lane_clock, m_pll, n_pll);
	} else {
		phy_ctrl->rg_pll_prediv = 1; /* for 38.4M */
		vco_clk = (*lane_clock) * post_div[post_div_idx];

		while ((vco_clk <= VCO_CLK_MIN_VALUE) && (post_div_idx < 5)) {
			post_div_idx++;
			vco_clk = (*lane_clock) * post_div[post_div_idx];
		}

		vco_clk = vco_clk * 1000000;  /* MHz to Hz */
		phy_ctrl->rg_pll_posdiv = post_div_idx;
		phy_ctrl->rg_pll_fbkdiv = (uint32_t)(vco_clk * (1U << phy_ctrl->rg_pll_prediv) / DEFAULT_MIPI_REF_CLK_RATE);

		*lane_clock = (phy_ctrl->rg_pll_fbkdiv / (1U << phy_ctrl->rg_pll_prediv)) * DEFAULT_MIPI_REF_CLK_RATE /
			(1U << phy_ctrl->rg_pll_posdiv);

		dpu_pr_info("lane_clock=%llu M, rg_pll_prediv=%d, rg_pll_posdiv=%d, rg_pll_fbkdiv=%d\n",
			*lane_clock, phy_ctrl->rg_pll_prediv, phy_ctrl->rg_pll_posdiv,
			phy_ctrl->rg_pll_fbkdiv);
	}

	/* The following devil numbers from chip protocol */
	phy_ctrl->rg_0p8v = 0;
	phy_ctrl->rg_2p5g = 1;
	phy_ctrl->rg_320m = 0;
	phy_ctrl->rg_lpf_r = 0;
}

static uint32_t get_data_t_hs_prepare(struct mipi_panel_info *mipi,
	uint32_t accuracy, uint32_t ui)
{
	uint32_t data_t_hs_prepare;
	uint32_t prepare_val1;
	uint32_t prepare_val2;

	/*
	 * D-PHY Specification : 40ns + 4*UI <= data_t_hs_prepare <= 85ns + 6*UI
	 * clocked by TXBYTECLKHS
	 * 35 is default adjust value
	 */
	if (mipi->data_t_hs_prepare_adjust == 0)
		mipi->data_t_hs_prepare_adjust = 35;

	prepare_val1 = 400 * accuracy + 4 * ui + mipi->data_t_hs_prepare_adjust * ui;
	prepare_val2 = 850 * accuracy + 6 * ui - 8 * ui;
	data_t_hs_prepare = (prepare_val1 <= prepare_val2) ? prepare_val1 : prepare_val2;

	return data_t_hs_prepare;
}

static void mipi_dsi_clk_data_lane_dphy_config(struct mipi_panel_info *mipi,
	struct mipi_dsi_phy_ctrl *phy_ctrl, uint64_t lane_clock)
{
	uint32_t accuracy;
	uint32_t ui;
	uint32_t unit_tx_byte_clk_hs;
	uint32_t clk_post;
	uint32_t clk_pre;
	uint32_t clk_t_hs_exit;
	uint32_t clk_pre_delay;
	uint32_t clk_t_hs_prepare;
	uint32_t clk_t_hs_trial;
	uint32_t data_post_delay;
	uint32_t data_t_hs_trial;
	uint32_t data_t_hs_prepare;
	uint32_t clk_t_lpx;
	uint32_t clk_t_hs_zero;
	uint32_t data_t_hs_zero;
	uint32_t data_t_lpx;

	/******************  clock/data lane parameters config  ******************/
	if (lane_clock == 0)
		return;

	accuracy = 10;  /* magnification */
	ui =  (uint32_t)(10 * 1000000000UL * accuracy / lane_clock);

	/* unit of measurement */
	unit_tx_byte_clk_hs = 8 * ui;

	/* D-PHY Specification : 60ns + 52*UI <= clk_post */
	clk_post = 600 * accuracy + 52 * ui + unit_tx_byte_clk_hs + mipi->clk_post_adjust * ui;

	/* D-PHY Specification : clk_pre >= 8*UI */
	clk_pre = 8 * ui + unit_tx_byte_clk_hs + mipi->clk_pre_adjust * ui;

	/* D-PHY Specification : clk_t_hs_exit >= 100ns */
	clk_t_hs_exit = 1000 * accuracy + 100 * accuracy + (uint32_t)(mipi->clk_t_hs_exit_adjust) * ui;

	/* clocked by TXBYTECLKHS */
	clk_pre_delay = 0 + mipi->clk_pre_delay_adjust * ui;

	/* D-PHY Specification : clk_t_hs_trial >= 60ns clocked by TXBYTECLKHS */
	clk_t_hs_trial = 600 * accuracy + 3 * unit_tx_byte_clk_hs + (uint32_t)(mipi->clk_t_hs_trial_adjust) * ui;

	/* D-PHY Specification : 38ns <= clk_t_hs_prepare <= 95ns clocked by TXBYTECLKHS */
	clk_t_hs_prepare = 660 * accuracy;

	/* clocked by TXBYTECLKHS */
	data_post_delay = 0 + mipi->data_post_delay_adjust * ui;

	/*
	 * D-PHY Specification : data_t_hs_trial >= max( n*8*UI, 60ns + n*4*UI ),
	 * n = 1. clocked by TXBYTECLKHS
	 */
	data_t_hs_trial = ((600 * accuracy + 4 * ui) >= (8 * ui) ?
		(600 * accuracy + 4 * ui) : (8 * ui)) + 8 * ui +
		3 * unit_tx_byte_clk_hs + (uint32_t)(mipi->data_t_hs_trial_adjust) * ui;

	/*
	 * D-PHY Specification : 40ns + 4*UI <= data_t_hs_prepare <= 85ns + 6*UI
	 * clocked by TXBYTECLKHS
	 */
	data_t_hs_prepare = get_data_t_hs_prepare(mipi, accuracy, ui);
	/*
	 * D-PHY chip spec : clk_t_lpx + clk_t_hs_prepare > 200ns
	 * D-PHY Specification : clk_t_lpx >= 50ns
	 * clocked by TXBYTECLKHS
	 */
	clk_t_lpx = (uint32_t)(2000 * accuracy + 10 * accuracy +
		(uint32_t)(mipi->clk_t_lpx_adjust) * ui - clk_t_hs_prepare);
	/*
	 * D-PHY Specification : clk_t_hs_zero + clk_t_hs_prepare >= 300 ns
	 * clocked by TXBYTECLKHS
	 */
	clk_t_hs_zero = (uint32_t)(3000 * accuracy + 3 * unit_tx_byte_clk_hs +
		mipi->clk_t_hs_zero_adjust * ui - clk_t_hs_prepare);
	/*
	 * D-PHY chip spec : data_t_lpx + data_t_hs_prepare > 200ns
	 * D-PHY Specification : data_t_lpx >= 50ns
	 * clocked by TXBYTECLKHS
	 */
	data_t_lpx = 2000 * accuracy + 10 * accuracy +
		(uint32_t)(mipi->data_t_lpx_adjust) * ui - data_t_hs_prepare;
	/*
	 * D-PHY Specification : data_t_hs_zero + data_t_hs_prepare >= 145ns + 10*UI
	 * clocked by TXBYTECLKHS
	 */
	data_t_hs_zero = (uint32_t)(1450 * accuracy + 10 * ui +
		3 * unit_tx_byte_clk_hs + mipi->data_t_hs_zero_adjust * ui -
		data_t_hs_prepare);

	/* The follow code from chip code, It contains lots of fixed numbers */
	phy_ctrl->clk_pre_delay = DIV_ROUND_UP(clk_pre_delay, unit_tx_byte_clk_hs);
	phy_ctrl->clk_t_hs_prepare = DIV_ROUND_UP(clk_t_hs_prepare, unit_tx_byte_clk_hs);
	phy_ctrl->clk_t_lpx = DIV_ROUND_UP(clk_t_lpx, unit_tx_byte_clk_hs);
	phy_ctrl->clk_t_hs_zero = DIV_ROUND_UP(clk_t_hs_zero, unit_tx_byte_clk_hs);
	phy_ctrl->clk_t_hs_trial = DIV_ROUND_UP(clk_t_hs_trial, unit_tx_byte_clk_hs);

	phy_ctrl->data_post_delay = DIV_ROUND_UP(data_post_delay, unit_tx_byte_clk_hs);
	phy_ctrl->data_t_hs_prepare = DIV_ROUND_UP(data_t_hs_prepare, unit_tx_byte_clk_hs);
	phy_ctrl->data_t_lpx = DIV_ROUND_UP(data_t_lpx, unit_tx_byte_clk_hs);
	phy_ctrl->data_t_hs_zero = DIV_ROUND_UP(data_t_hs_zero, unit_tx_byte_clk_hs);
	phy_ctrl->data_t_hs_trial = DIV_ROUND_UP(data_t_hs_trial, unit_tx_byte_clk_hs);

	phy_ctrl->clk_post_delay = phy_ctrl->data_t_hs_trial + DIV_ROUND_UP(clk_post, unit_tx_byte_clk_hs);
	phy_ctrl->data_pre_delay = get_data_pre_delay(mipi->lp11_flag,
		phy_ctrl, DIV_ROUND_UP(clk_pre, unit_tx_byte_clk_hs));

	phy_ctrl->clk_lane_lp2hs_time = phy_ctrl->clk_pre_delay +
		phy_ctrl->clk_t_lpx + phy_ctrl->clk_t_hs_prepare +
		phy_ctrl->clk_t_hs_zero + 5 + 7;

	phy_ctrl->clk_lane_hs2lp_time = phy_ctrl->clk_t_hs_trial +
		phy_ctrl->clk_post_delay + 8 + 4;

	phy_ctrl->data_lane_lp2hs_time =
		get_data_pre_delay_reality(mipi->lp11_flag, phy_ctrl) +
		phy_ctrl->data_t_lpx + phy_ctrl->data_t_hs_prepare +
		phy_ctrl->data_t_hs_zero + (uint32_t)mipi->data_lane_lp2hs_time_adjust + 7;

	phy_ctrl->data_lane_hs2lp_time = phy_ctrl->data_t_hs_trial + 8 + 5;

	phy_ctrl->phy_stop_wait_time =
		get_clk_post_delay_reality(mipi->lp11_flag, phy_ctrl) +
		phy_ctrl->clk_t_hs_trial + DIV_ROUND_UP(clk_t_hs_exit, unit_tx_byte_clk_hs) -
		(phy_ctrl->data_post_delay + 4 + phy_ctrl->data_t_hs_trial) + 3;

	phy_ctrl->lane_byte_clk = lane_clock / 8;
	if (unlikely(mipi->max_tx_esc_clk == 0))
		return;
	phy_ctrl->clk_division =
		(((phy_ctrl->lane_byte_clk / 2) % mipi->max_tx_esc_clk) > 0) ?
		(uint32_t)(phy_ctrl->lane_byte_clk / 2 / mipi->max_tx_esc_clk + 1) :
		(uint32_t)(phy_ctrl->lane_byte_clk / 2 / mipi->max_tx_esc_clk);
}

void get_dsi_dphy_ctrl(struct dpu_connector *connector, struct mipi_dsi_phy_ctrl *phy_ctrl)
{
	uint32_t dsi_bit_clk;
	uint64_t lane_clock;
	struct mipi_panel_info *mipi = NULL;
	dpu_check_and_no_retval(!phy_ctrl, err, "phyctrl is NULL\n");
	dpu_check_and_no_retval(!connector, err, "connector is NULL\n");
	mipi = &connector->mipi;
	dsi_bit_clk = mipi->dsi_bit_clk_upt;
	lane_clock = (uint64_t)(2 * dsi_bit_clk);
	dpu_pr_info("Expected : lane_clock = %llu M\n", lane_clock);

	/************************  PLL parameters config  *********************/
	/* chip spec :
	 * If the output data rate is below 320 Mbps, RG_BNAD_SEL should be set to 1.
	 * At this mode a post divider of 1/4 will be applied to VCO.
	 */
	mipi_dsi_pll_dphy_config(phy_ctrl, &lane_clock, (int32_t)connector->conn_info->base.fpga_flag);

	/* HSTX select VCM VREF */
	phy_ctrl->rg_vrefsel_vcm = 0x30; /* dphy test suggest value */
	if (mipi->rg_vrefsel_vcm_adjust != 0) {
		phy_ctrl->rg_vrefsel_vcm = mipi->rg_vrefsel_vcm_adjust;
		dpu_pr_info("rg_vrefsel_vcm=%#x\n", phy_ctrl->rg_vrefsel_vcm);
	}

	phy_ctrl->rg_vrefsel_eq = 0x0;
	if (mipi->rg_vrefsel_eq_adjust != 0) {
		phy_ctrl->rg_vrefsel_eq = mipi->rg_vrefsel_eq_adjust;
		dpu_pr_info("rg_vrefsel_eq=%#x\n", phy_ctrl->rg_vrefsel_eq);
	}

	mipi_dsi_clk_data_lane_dphy_config(mipi, phy_ctrl, lane_clock);

	phy_ctrl->lane_byte_clk_default = get_default_lane_byte_clk(mipi);

	dpu_pr_info("DPHY clock_lane and data_lane config :\n"
		"rg_cp=%u\n"
		"rg_band_sel=%u\n"
		"rg_vrefsel_vcm=%u\n"
		"rg_vrefsel_eq=%u\n"
		"clk_pre_delay=%u\n"
		"clk_post_delay=%u\n"
		"clk_t_hs_prepare=%u\n"
		"clk_t_lpx=%u\n"
		"clk_t_hs_zero=%u\n"
		"clk_t_hs_trial=%u\n"
		"data_pre_delay=%u\n"
		"data_post_delay=%u\n"
		"data_t_hs_prepare=%u\n"
		"data_t_lpx=%u\n"
		"data_t_hs_zero=%u\n"
		"data_t_hs_trial=%u\n"
		"clk_lane_lp2hs_time=%u\n"
		"clk_lane_hs2lp_time=%u\n"
		"data_lane_lp2hs_time=%u\n"
		"data_lane_hs2lp_time=%u\n"
		"phy_stop_wait_time=%u\n",
		phy_ctrl->rg_cp,
		phy_ctrl->rg_band_sel,
		phy_ctrl->rg_vrefsel_vcm,
		phy_ctrl->rg_vrefsel_eq,
		phy_ctrl->clk_pre_delay,
		phy_ctrl->clk_post_delay,
		phy_ctrl->clk_t_hs_prepare,
		phy_ctrl->clk_t_lpx,
		phy_ctrl->clk_t_hs_zero,
		phy_ctrl->clk_t_hs_trial,
		phy_ctrl->data_pre_delay,
		phy_ctrl->data_post_delay,
		phy_ctrl->data_t_hs_prepare,
		phy_ctrl->data_t_lpx,
		phy_ctrl->data_t_hs_zero,
		phy_ctrl->data_t_hs_trial,
		phy_ctrl->clk_lane_lp2hs_time,
		phy_ctrl->clk_lane_hs2lp_time,
		phy_ctrl->data_lane_lp2hs_time,
		phy_ctrl->data_lane_hs2lp_time,
		phy_ctrl->phy_stop_wait_time);
}

static void mipi_dsi_get_cphy_div(struct mipi_dsi_phy_ctrl *phy_ctrl,
	uint64_t lane_clock, uint64_t *vco_div)
{
	/* C PHY Data rate range is from 1500 Mbps to 40 Mbps
	* The following devil numbers from chip protocol
	* It contains lots of fixed numbers
	*/
	if ((lane_clock >= 320) && (lane_clock <= 1500)) {
		phy_ctrl->rg_cphy_div = 0;
		*vco_div = 1;  /* clk division */
	} else if ((lane_clock >= 160) && (lane_clock < 320)) {
		phy_ctrl->rg_cphy_div = 1;
		*vco_div = 2;  /* clk division */
	} else if ((lane_clock >= 80) && (lane_clock < 160)) {
		phy_ctrl->rg_cphy_div = 2;
		*vco_div = 4;  /* clk division */
	} else if ((lane_clock >= 40) && (lane_clock < 80)) {
		phy_ctrl->rg_cphy_div = 3;
		*vco_div = 8;  /* clk division */
	} else {
		dpu_pr_err("40M <= lane_clock <= 1500M, not support lane_clock = %llu M\n", lane_clock);
	}
}

static void mipi_dsi_pll_cphy_config(struct mipi_dsi_phy_ctrl *phy_ctrl,
	uint64_t *lane_clock, int32_t fpga_flag)
{
	uint32_t m_pll = 0;
	uint32_t n_pll = 0;
	uint64_t vco_div = 1;  /* default clk division */
	uint64_t vco_clk = 0;
	uint32_t post_div[6] = { 1, 2, 4, 8, 16, 32 };  /* clk division */
	uint32_t post_div_idx = 0;

	if (fpga_flag) {
		mipi_dsi_get_cphy_div(phy_ctrl, *lane_clock, &vco_div);

		/* accord chip protocol, lane_clock from MHz to Hz */
		n_pll = 2;
		m_pll = (uint32_t)((*lane_clock) * vco_div * n_pll * 1000000UL / DEFAULT_MIPI_CLK_RATE);

		if (vco_div)
			*lane_clock = m_pll * (DEFAULT_MIPI_CLK_RATE / n_pll) / vco_div;

		if (*lane_clock > 750000000)  /* 750Mhz */
			phy_ctrl->rg_cp = 3;
		else if ((*lane_clock >= 40000000) && (*lane_clock <= 750000000)) /* 40M <= lane_clock <= 750M */
			phy_ctrl->rg_cp = 1;
		else
			dpu_pr_err("40M <= lane_clock <= 1500M, not support lane_clock=%llu M\n", *lane_clock);

		phy_ctrl->rg_pre_div = n_pll - 1;
		phy_ctrl->rg_div = m_pll;

		dpu_pr_info("lane_clock=%llu M, m_pll: %d, n_pll: %d\n", *lane_clock, m_pll, n_pll);
	} else {
		phy_ctrl->rg_pll_prediv = 1; /* for 38.4M */
		vco_clk = (*lane_clock) * post_div[post_div_idx];

		while ((vco_clk <= VCO_CLK_MIN_VALUE) && (post_div_idx < 5)) {
			post_div_idx++;
			vco_clk = (*lane_clock) * post_div[post_div_idx];
		}

		vco_clk = vco_clk * 1000000;  /* MHz to Hz */
		phy_ctrl->rg_pll_posdiv = post_div_idx;
		phy_ctrl->rg_pll_fbkdiv = (uint32_t)(vco_clk * (1U << phy_ctrl->rg_pll_prediv) / DEFAULT_MIPI_REF_CLK_RATE);

		*lane_clock = (phy_ctrl->rg_pll_fbkdiv / (1U << phy_ctrl->rg_pll_prediv)) * DEFAULT_MIPI_REF_CLK_RATE /
			(1U << phy_ctrl->rg_pll_posdiv);

		dpu_pr_info("lane_clock = %llu M, rg_pll_prediv=%d, rg_pll_posdiv=%d, rg_pll_fbkdiv=%d\n",
			*lane_clock, phy_ctrl->rg_pll_prediv, phy_ctrl->rg_pll_posdiv,
			phy_ctrl->rg_pll_fbkdiv);
	}

	/* The following devil numbers from chip protocol */
	phy_ctrl->rg_0p8v = 0;
	phy_ctrl->rg_2p5g = 1;
	phy_ctrl->rg_320m = 0;
	phy_ctrl->rg_lpf_r = 0;
}

static void mipi_dsi_clk_data_lane_cphy_config(struct mipi_panel_info *mipi,
	struct mipi_dsi_phy_ctrl *phy_ctrl, uint64_t lane_clock)
{
	uint32_t accuracy;
	uint32_t ui;
	uint32_t unit_tx_word_clk_hs;

	/********************  data lane parameters config  ******************/
	if (lane_clock == 0)
		return;

	accuracy = 10;  /* magnification */
	ui = (uint32_t)(10 * 1000000000UL * accuracy / lane_clock);

	/* unit of measurement */
	unit_tx_word_clk_hs = 7 * ui;

	if (mipi->mininum_phy_timing_flag == 1) {
		/* CPHY Specification: 38ns <= t3_prepare <= 95ns */
		phy_ctrl->t_prepare = MIN_T3_PREPARE_PARAM * accuracy;

		/* CPHY Specification: 50ns <= t_lpx */
		phy_ctrl->t_lpx = MIN_T3_LPX_PARAM * accuracy + 8 * ui - unit_tx_word_clk_hs;

		/* CPHY Specification: 7*UI <= t_prebegin <= 448UI */
		phy_ctrl->t_prebegin = MIN_T3_PREBEGIN_PARAM * ui - unit_tx_word_clk_hs;

		/* CPHY Specification: 7*UI <= t_post <= 224*UI */
		phy_ctrl->t_post = MIN_T3_POST_PARAM * ui - unit_tx_word_clk_hs;
	} else {
		/* CPHY Specification: 38ns <= t3_prepare <= 95ns */
		/* 380 * accuracy - unit_tx_word_clk_hs; */
		phy_ctrl->t_prepare = T3_PREPARE_PARAM * accuracy;

		/* CPHY Specification: 50ns <= t_lpx */
		phy_ctrl->t_lpx =  T3_LPX_PARAM * accuracy + 8 * ui - unit_tx_word_clk_hs;

		/* CPHY Specification: 7*UI <= t_prebegin <= 448UI */
		phy_ctrl->t_prebegin =  T3_PREBEGIN_PARAM * ui - unit_tx_word_clk_hs;

		/* CPHY Specification: 7*UI <= t_post <= 224*UI */
		phy_ctrl->t_post = T3_POST_PARAM * ui - unit_tx_word_clk_hs;
	}

	/* The follow code from chip code, It contains lots of fixed numbers */
	phy_ctrl->t_prepare = DIV_ROUND_UP(phy_ctrl->t_prepare, unit_tx_word_clk_hs);
	phy_ctrl->t_lpx = DIV_ROUND_UP(phy_ctrl->t_lpx, unit_tx_word_clk_hs);
	phy_ctrl->t_prebegin = DIV_ROUND_UP(phy_ctrl->t_prebegin, unit_tx_word_clk_hs);
	phy_ctrl->t_post = DIV_ROUND_UP(phy_ctrl->t_post, unit_tx_word_clk_hs);

	phy_ctrl->data_lane_lp2hs_time = phy_ctrl->t_lpx + phy_ctrl->t_prepare +
		phy_ctrl->t_prebegin + 5 + 17;
	phy_ctrl->data_lane_hs2lp_time = phy_ctrl->t_post + 8 + 5;

	phy_ctrl->lane_word_clk = lane_clock / 7;
	if (unlikely(mipi->max_tx_esc_clk == 0))
		return;
	phy_ctrl->clk_division =
		(((phy_ctrl->lane_word_clk / 2) % mipi->max_tx_esc_clk) > 0) ?
		(uint32_t)(phy_ctrl->lane_word_clk / 2 / mipi->max_tx_esc_clk + 1) :
		(uint32_t)(phy_ctrl->lane_word_clk / 2 / mipi->max_tx_esc_clk);

	phy_ctrl->phy_stop_wait_time = phy_ctrl->t_post + 8 + 5;
}

void get_dsi_cphy_ctrl(struct dpu_connector *connector, struct mipi_dsi_phy_ctrl *phy_ctrl)
{
	uint64_t lane_clock;
	struct mipi_panel_info *mipi = NULL;
	dpu_check_and_no_retval(!connector, err, "connector is NULL\n");
	dpu_check_and_no_retval(!phy_ctrl, err, "phyctrl is NULL\n");
	mipi = &connector->mipi;
	lane_clock = mipi->dsi_bit_clk_upt;

	dpu_pr_info("Expected : lane_clock = %llu M\n", lane_clock);

	/************************  PLL parameters config  *********************/
	mipi_dsi_pll_cphy_config(phy_ctrl, &lane_clock, (int32_t)connector->conn_info->base.fpga_flag);

	/* HSTX select VCM VREF */
	phy_ctrl->rg_vrefsel_vcm = 0x51;

	mipi_dsi_clk_data_lane_cphy_config(mipi, phy_ctrl, lane_clock);

	phy_ctrl->lane_byte_clk_default = get_default_lane_byte_clk(mipi);

	dpu_pr_info("CPHY clock_lane and data_lane config :\n"
		"rg_cphy_div=%u\n"
		"rg_cp=%u\n"
		"rg_vrefsel_vcm=%u\n"
		"t_prepare=%u\n"
		"t_lpx=%u\n"
		"t_prebegin=%u\n"
		"t_post=%u\n"
		"lane_word_clk=%llu\n"
		"data_lane_lp2hs_time=%u\n"
		"data_lane_hs2lp_time=%u\n"
		"clk_division=%u\n"
		"phy_stop_wait_time=%u\n",
		phy_ctrl->rg_cphy_div,
		phy_ctrl->rg_cp,
		phy_ctrl->rg_vrefsel_vcm,
		phy_ctrl->t_prepare,
		phy_ctrl->t_lpx,
		phy_ctrl->t_prebegin,
		phy_ctrl->t_post,
		phy_ctrl->lane_word_clk,
		phy_ctrl->data_lane_lp2hs_time,
		phy_ctrl->data_lane_hs2lp_time,
		phy_ctrl->clk_division,
		phy_ctrl->phy_stop_wait_time);
}

static void get_mipi_dsi_timing(struct dkmd_connector_info *pinfo, struct mipi_panel_info *mipi)
{
	struct dkmd_rect rect = {
		.x = 0,
		.y = 0,
		.w = pinfo->base.dsc_out_width,
		.h = pinfo->base.dsc_out_height,
	};

	mipi->width = rect.w;
	if (is_dual_mipi_panel(&pinfo->base))
		mipi->width = rect.w / 2;
	mipi->vactive_line = pinfo->base.yres;

	dpu_pr_info("dsi_bit_clk_upt %llu M, htiming: %d, %d, %d, %d, %d, %d, %d\n",
		mipi->dsi_bit_clk_upt, mipi->hsa,
		mipi->hbp, mipi->hline_time, mipi->dpi_hsize,
		mipi->vsa, mipi->vbp, mipi->vfp);
}

void get_mipi_dsi_timing_config_para(struct mipi_panel_info *mipi,
	struct mipi_dsi_phy_ctrl *phy_ctrl, struct mipi_dsi_timing *timing)
{
	uint64_t lane_byte_clk;

	lane_byte_clk = (mipi->phy_mode == DPHY_MODE) ? phy_ctrl->lane_byte_clk : phy_ctrl->lane_word_clk;

	if (phy_ctrl->lane_byte_clk_default == 0) {
		phy_ctrl->lane_byte_clk_default = get_default_lane_byte_clk(mipi);
		dpu_pr_err("change lane_byte_clk_default to %llu M\n",
			phy_ctrl->lane_byte_clk_default);
	}
	timing->hsa = mipi->hsa;
	timing->hbp = mipi->hbp;
	timing->hline_time = mipi->hline_time;

	timing->dpi_hsize = mipi->dpi_hsize;
	timing->width = mipi->width;
	timing->vsa = mipi->vsa;
	timing->vbp = mipi->vbp;
	timing->vfp = mipi->vfp;
	timing->vactive_line = mipi->vactive_line;

	dpu_pr_info("lanebyteclk: %llu M, %llu M, htiming: %d, %d, %d, %d "
		"new: %d, %d, %d, %d\n",
		lane_byte_clk, phy_ctrl->lane_byte_clk_default,
		mipi->hsa, mipi->hbp, mipi->hline_time,
		mipi->dpi_hsize, timing->hsa, timing->hbp, timing->hline_time,
		timing->dpi_hsize);
}

static void mipi_cdphy_pll_configuration(struct mipi_dsi_phy_ctrl *phy_ctrl,
	char __iomem *mipi_dsi_base, uint32_t rg_cphy_div_param, uint32_t fpga_flag)
{
	if (fpga_flag == 1) {
		/* PLL configuration I */
		mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x46),
			phy_ctrl->rg_cp + (phy_ctrl->rg_lpf_r << 4));

		/* PLL configuration II */
		mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x48),
			phy_ctrl->rg_0p8v +
			(phy_ctrl->rg_2p5g << 1) +
			(phy_ctrl->rg_320m << 2) +
			(phy_ctrl->rg_band_sel << 3) +
			rg_cphy_div_param);

		/* PLL configuration III */
		mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x49),
			phy_ctrl->rg_pre_div);

		/* PLL configuration IV */
		mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x4A),
			phy_ctrl->rg_div);
	} else {
		mipi_cdphy_pll_config_para(phy_ctrl, mipi_dsi_base);
	}
}

void mipi_config_cphy_spec1v0_parameter(const struct mipi_dsi_phy_ctrl *phy_ctrl,
	struct mipi_panel_info *mipi, char __iomem *mipi_dsi_base, int32_t fpga_flag)
{
	uint32_t i;
	uint32_t addr;

	for (i = 0; i <= (uint32_t)mipi->lane_nums; i++) {
		if (fpga_flag) {
			/* Lane Transmission Property */
			addr = MIPIDSI_PHY_TST_LANE_TRANSMISSION_PROPERTY + (i << 5);
			mipi_config_phy_test_code(mipi_dsi_base, addr, 0x43);
		}

		/* Lane Timing Control - DPHY: THS-PREPARE/CPHY: T3-PREPARE */
		addr = MIPIDSI_PHY_TST_DATA_PREPARE + (i << 5);
		mipi_config_phy_test_code(mipi_dsi_base, addr, phy_reduce(phy_ctrl->t_prepare));

		/* Lane Timing Control - TLPX */
		addr = MIPIDSI_PHY_TST_DATA_TLPX + (i << 5);
		mipi_config_phy_test_code(mipi_dsi_base, addr, phy_reduce(phy_ctrl->t_lpx));
	}
}

void mipi_config_dphy_spec1v2_parameter(const struct mipi_dsi_phy_ctrl *phy_ctrl,
	struct mipi_panel_info *mipi, char __iomem *mipi_dsi_base)
{
	uint32_t i;
	uint32_t addr;

	/* pre_delay of clock lane request setting */
	mipi_config_phy_test_code(mipi_dsi_base, MIPIDSI_PHY_TST_CLK_PRE_DELAY,
		phy_reduce(phy_ctrl->clk_pre_delay));

	/* post_delay of clock lane request setting */
	mipi_config_phy_test_code(mipi_dsi_base, MIPIDSI_PHY_TST_CLK_POST_DELAY,
		phy_reduce(phy_ctrl->clk_post_delay));

	/* clock lane timing ctrl - t_lpx */
	mipi_config_phy_test_code(mipi_dsi_base, MIPIDSI_PHY_TST_CLK_TLPX,
		phy_reduce(phy_ctrl->clk_t_lpx));

	/* clock lane timing ctrl - t_hs_prepare */
	mipi_config_phy_test_code(mipi_dsi_base, MIPIDSI_PHY_TST_CLK_PREPARE,
		phy_reduce(phy_ctrl->clk_t_hs_prepare));

	/* clock lane timing ctrl - t_hs_zero */
	mipi_config_phy_test_code(mipi_dsi_base, MIPIDSI_PHY_TST_CLK_ZERO,
		phy_reduce(phy_ctrl->clk_t_hs_zero));

	/* clock lane timing ctrl - t_hs_trial */
	mipi_config_phy_test_code(mipi_dsi_base, MIPIDSI_PHY_TST_CLK_TRAIL,
		phy_reduce(phy_ctrl->clk_t_hs_trial));

	for (i = 0; i <= (uint32_t)(mipi->lane_nums + 1); i++) {
		if (i == 2)
			i++;  /* addr: lane0:0x60; lane1:0x80; lane2:0xC0; lane3:0xE0 */

		/* data lane pre_delay */
		addr = MIPIDSI_PHY_TST_DATA_PRE_DELAY + (i << 5);
		mipi_config_phy_test_code(mipi_dsi_base, addr, phy_reduce(phy_ctrl->data_pre_delay));

		/* data lane post_delay */
		addr = MIPIDSI_PHY_TST_DATA_POST_DELAY + (i << 5);
		mipi_config_phy_test_code(mipi_dsi_base, addr, phy_reduce(phy_ctrl->data_post_delay));

		/* data lane timing ctrl - t_lpx */
		addr = MIPIDSI_PHY_TST_DATA_TLPX + (i << 5);
		mipi_config_phy_test_code(mipi_dsi_base, addr, phy_reduce(phy_ctrl->data_t_lpx));

		/* data lane timing ctrl - t_hs_prepare */
		addr = MIPIDSI_PHY_TST_DATA_PREPARE + (i << 5);
		mipi_config_phy_test_code(mipi_dsi_base, addr, phy_reduce(phy_ctrl->data_t_hs_prepare));

		/* data lane timing ctrl - t_hs_zero */
		addr = MIPIDSI_PHY_TST_DATA_ZERO + (i << 5);
		mipi_config_phy_test_code(mipi_dsi_base, addr, phy_reduce(phy_ctrl->data_t_hs_zero));

		/* data lane timing ctrl - t_hs_trial */
		addr = MIPIDSI_PHY_TST_DATA_TRAIL + (i << 5);
		mipi_config_phy_test_code(mipi_dsi_base, addr, phy_reduce(phy_ctrl->data_t_hs_trial));

		dpu_pr_info("DPHY spec1v2 config:\n"
			"addr=%#x,\n"
			"clk_pre_delay=%#x,\n"
			"clk_t_hs_trial=%#x,\n"
			"data_t_hs_zero=%#x,\n"
			"data_t_lpx=%#x,\n"
			"data_t_hs_prepare=%#x,\n",
			addr,
			phy_ctrl->clk_pre_delay,
			phy_ctrl->clk_t_hs_trial,
			phy_ctrl->data_t_hs_zero,
			phy_ctrl->data_t_lpx,
			phy_ctrl->data_t_hs_prepare);
	}
}

void mipi_cdphy_init_config(struct dpu_connector *connector,
	struct mipi_dsi_phy_ctrl *phy_ctrl, char __iomem *mipi_dsi_base)
{
	struct mipi_panel_info *mipi = &connector->mipi;
	uint32_t fpga_flag = connector->conn_info->base.fpga_flag;

	if (mipi->phy_mode == CPHY_MODE) {
		if (mipi->mininum_phy_timing_flag == 1) {
			/* T3-PREBEGIN */
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x01), MIN_T3_PREBEGIN_PHY_TIMING);
			/* T3-POST */
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x02), MIN_T3_POST_PHY_TIMING);
		} else {
			/* T3-PREBEGIN */
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x01), T3_PREBEGIN_PHY_TIMING);
			/* T3-POST */
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x02), T3_POST_PHY_TIMING);
		}
		mipi_cdphy_pll_configuration(phy_ctrl, mipi_dsi_base, (phy_ctrl->rg_cphy_div << 4), fpga_flag);
		if (fpga_flag) {
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x4F), 0xf0);
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x52), 0xa8);
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x53), 0xc2);
		}

		/* PLL update control */
		mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x4B), 0x1);
		if (!fpga_flag)
			mipi_cdphy_config_vref_sel(mipi_dsi_base, phy_ctrl, mipi->phy_mode);
		/* set cphy spec parameter */
		mipi_config_cphy_spec1v0_parameter(phy_ctrl, mipi, mipi_dsi_base, (int32_t)fpga_flag);
	} else {
		mipi_cdphy_pll_configuration(phy_ctrl, mipi_dsi_base, 0, fpga_flag);
		if (fpga_flag) {
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x4F), 0xf0);
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x50), 0xc0);
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x51), 0x22);
			mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x53), phy_ctrl->rg_vrefsel_vcm);
		}

		/* PLL update control */
		mipi_config_phy_test_code(mipi_dsi_base, (CDPHY_TEST_CTRL_TESTEN_BIT + 0x4B), 0x1);
		if (!fpga_flag)
			mipi_cdphy_config_vref_sel(mipi_dsi_base, phy_ctrl, mipi->phy_mode);
		/* set dphy spec parameter */
		mipi_config_dphy_spec1v2_parameter(phy_ctrl, mipi, mipi_dsi_base);
	}
}

bool mipi_phy_status_check(const char __iomem *mipi_dsi_base, uint32_t expected_value)
{
	bool is_ready = false;
	uint32_t temp = 0;
	unsigned long dw_jiffies;

	dw_jiffies = jiffies + HZ / 2;  /* HZ / 2 = 0.5s */
	do {
		temp = inp32(DPU_DSI_CDPHY_STATUS_ADDR(mipi_dsi_base));
		if ((temp & expected_value) == expected_value) {
			is_ready = true;
			break;
		}
	} while (time_after(dw_jiffies, jiffies));

	dpu_pr_info("DPU_DSI_CDPHY_STATUS_ADDR = %#x ", temp);

	return is_ready;
}

static uint32_t mipi_get_cmp_stopstate_value(struct mipi_panel_info *mipi)
{
	uint32_t cmp_stopstate_val;

	if (mipi->lane_nums >= DSI_4_LANES)
		cmp_stopstate_val = (BIT(4) | BIT(7) | BIT(9) | BIT(11));
	else if (mipi->lane_nums >= DSI_3_LANES)
		cmp_stopstate_val = (BIT(4) | BIT(7) | BIT(9));
	else if (mipi->lane_nums >= DSI_2_LANES)
		cmp_stopstate_val = (BIT(4) | BIT(7));
	else
		cmp_stopstate_val = (BIT(4));

	return cmp_stopstate_val;
}

static void mipi_dsi_phy_config(struct dpu_connector *connector,
	struct mipi_dsi_phy_ctrl *phy_ctrl, char __iomem *mipi_dsi_base)
{
	bool is_ready = false;
	struct mipi_panel_info *mipi = &connector->mipi;

	/*************************Configure the PHY start*************************/
	set_reg(DPU_DSI_CLK_DIV_CTRL_ADDR(mipi_dsi_base), phy_ctrl->clk_division, 8, 0);
	set_reg(DPU_DSI_CLK_DIV_CTRL_ADDR(mipi_dsi_base), phy_ctrl->clk_division, 8, 8);

	mipi_cdphy_config_reset(mipi_dsi_base);

	if (mipi->phy_mode == CPHY_MODE)
		set_reg(DPU_DSI_CPHY_OR_DPHY_ADDR(mipi_dsi_base), 0x1, 1, 0);
	else
		set_reg(DPU_DSI_CPHY_OR_DPHY_ADDR(mipi_dsi_base), 0x0, 1, 0);

	set_reg(SOC_PCTRL_PERI_CTRL18_ADDR(connector->pctrl_base), 0x0, 2, 0); // default is 0, delete later
	set_reg(DPU_DSI_CDPHY_LANE_NUM_ADDR(mipi_dsi_base), mipi->lane_nums, 2, 0);

	mipi_cdphy_init_config(connector, phy_ctrl, mipi_dsi_base);

	mipi_cdphy_config_dereset(mipi_dsi_base);

	is_ready = mipi_phy_status_check(mipi_dsi_base, 0x01);
	if (!is_ready)
		dpu_pr_info("dsi%u, phylock is not ready!\n", connector->connector_id);

	is_ready = mipi_phy_status_check(mipi_dsi_base, mipi_get_cmp_stopstate_value(mipi));
	if (!is_ready)
		dpu_pr_info("dsi%u, phystopstateclklane is not ready!\n", connector->connector_id);

	/*************************Configure the PHY end*************************/
}

static void mipi_dsi_config_dpi_interface(struct mipi_panel_info *mipi, char __iomem *mipi_dsi_base)
{
	DPU_DSI_VIDEO_POL_CTRL_UNION pol_ctrl = {
		.reg = {
			.dataen_active_low = 0, // pinfo->ldi.data_en_plr,
			.vsync_active_low = 1, // pinfo->ldi.vsync_plr,
			.hsync_active_low = 1, // pinfo->ldi.hsync_plr,
			.shutd_active_low = 0,
			.colorm_active_low = 0,
			.reserved = 0,
		},
	};

	set_reg(DPU_DSI_VIDEO_VCID_ADDR(mipi_dsi_base), mipi->vc, 2, 0);
	set_reg(DPU_DSI_VIDEO_COLOR_FORMAT_ADDR(mipi_dsi_base), mipi->color_mode, 4, 0);

	outp32(DPU_DSI_VIDEO_POL_CTRL_ADDR(mipi_dsi_base), pol_ctrl.value);
}

static void mipi_dsi_video_mode_config(struct dpu_connector *connector,
	struct mipi_dsi_timing *timing, char __iomem *mipi_dsi_base)
{
	struct mipi_panel_info *mipi = &connector->mipi;
	struct dkmd_connector_info *pinfo = connector->conn_info;

	dpu_pr_info("use connector %u\n", connector->connector_id);
	/* video mode: low power mode */
	if (mipi->lp11_flag == MIPI_DISABLE_LP11)
		set_reg(DPU_DSI_VIDEO_MODE_CTRL_ADDR(mipi_dsi_base), 0x0f, 6, 8);
	else
		set_reg(DPU_DSI_VIDEO_MODE_CTRL_ADDR(mipi_dsi_base), 0x3f, 6, 8);

	if (is_mipi_video_panel(&pinfo->base)) {
		set_reg(DPU_DSI_VIDEO_MODE_LP_CMD_TIMING_ADDR(mipi_dsi_base), 0x4, 8, 16);
		/* video mode: send read cmd by lp mode */
		set_reg(DPU_DSI_VIDEO_MODE_CTRL_ADDR(mipi_dsi_base), 0x1, 1, 15);
	}

	if ((mipi->dsi_version == DSI_1_2_VERSION) && (is_mipi_video_panel(&pinfo->base)) &&
		((pinfo->ifbc_type == IFBC_TYPE_VESA3X_SINGLE) || (pinfo->ifbc_type == IFBC_TYPE_VESA3X_DUAL))) {
		set_reg(DPU_DSI_VIDEO_PKT_LEN_ADDR(mipi_dsi_base),
			timing->width * mipi->pxl_clk_rate_div, 14, 0);

		/* video vase3x must be set BURST mode */
		if (mipi->burst_mode < DSI_BURST_SYNC_PULSES_1) {
			dpu_pr_info("mipi->burst_mode = %d, video need config "
				"BURST mode\n", mipi->burst_mode);
			mipi->burst_mode = DSI_BURST_SYNC_PULSES_1;
		}
	} else {
		set_reg(DPU_DSI_VIDEO_PKT_LEN_ADDR(mipi_dsi_base), timing->width, 14, 0);
	}

	/* burst mode */
	set_reg(DPU_DSI_VIDEO_MODE_CTRL_ADDR(mipi_dsi_base), mipi->burst_mode, 2, 0);
}

static void mipi_dsi_timing_config(struct mipi_dsi_timing *timing, char __iomem *mipi_dsi_base)
{
	if (timing->hline_time < (timing->hsa + timing->hbp + timing->dpi_hsize))
		dpu_pr_info("wrong hfp!\n");

	set_reg(DPU_DSI_VIDEO_HSA_NUM_ADDR(mipi_dsi_base), timing->hsa, 12, 0);
	set_reg(DPU_DSI_VIDEO_HBP_NUM_ADDR(mipi_dsi_base), timing->hbp, 12, 0);
	set_reg(DPU_DSI_VIDEO_HLINE_NUM_ADDR(mipi_dsi_base), timing->hline_time, 15, 0);

	set_reg(DPU_DSI_VIDEO_VSA_NUM_ADDR(mipi_dsi_base), timing->vsa, 20, 0);
	set_reg(DPU_DSI_VIDEO_VBP_NUM_ADDR(mipi_dsi_base), timing->vbp, 20, 0);
	set_reg(DPU_DSI_VIDEO_VFP_NUM_ADDR(mipi_dsi_base), timing->vfp, 20, 0);
	set_reg(DPU_DSI_VIDEO_VACT_NUM_ADDR(mipi_dsi_base), timing->vactive_line, 24, 0);
	set_reg(DPU_DSI_TO_TIME_CTRL_ADDR(mipi_dsi_base), 0x7FF, 16, 0);
}

void mipi_dsi_phy_timing_config(struct mipi_dsi_phy_ctrl *phy_ctrl, char __iomem *mipi_dsi_base)
{
	/* Configure core's phy parameters */
	dpu_check_and_no_retval(!phy_ctrl, err, "phyctrl is NULL\n");
	set_reg(DPU_DSI_CLKLANE_TRANS_TIME_ADDR(mipi_dsi_base), phy_ctrl->clk_lane_lp2hs_time, 10, 0);
	set_reg(DPU_DSI_CLKLANE_TRANS_TIME_ADDR(mipi_dsi_base), phy_ctrl->clk_lane_hs2lp_time, 10, 16);

	set_reg(DPU_DSI_CDPHY_MAX_RD_TIME_ADDR(mipi_dsi_base), 0x7FFF, 15, 0);
	set_reg(DPU_DSI_DATALANE_TRNAS_TIME_ADDR(mipi_dsi_base), phy_ctrl->data_lane_lp2hs_time, 10, 0);
	set_reg(DPU_DSI_DATALANE_TRNAS_TIME_ADDR(mipi_dsi_base), phy_ctrl->data_lane_hs2lp_time, 10, 16);
}

static void mipi_ldi_init(struct dpu_connector *connector,
	struct mipi_dsi_phy_ctrl *phy_ctrl, char __iomem *mipi_dsi_base)
{
	int ret = -1;
	uint64_t lane_byte_clk;
	struct mipi_dsi_timing timing;
	struct mipi_panel_info *mipi = &connector->mipi;
	struct dkmd_connector_info *pinfo = connector->conn_info;

	lane_byte_clk = (mipi->phy_mode == CPHY_MODE) ?	phy_ctrl->lane_word_clk : phy_ctrl->lane_byte_clk;

	ret = memset_s(&timing, sizeof(timing), 0, sizeof(timing));
	if (ret != 0) {
		dpu_pr_info("memset timing err!\n");
		return;
	}
	get_mipi_dsi_timing_config_para(mipi, phy_ctrl, &timing);

	set_reg(DPU_DSI_LDI_DPI0_HRZ_CTRL3_ADDR(mipi_dsi_base), phy_reduce(timing.dpi_hsize), 13, 0);
	set_reg(DPU_DSI_LDI_DPI0_HRZ_CTRL2_ADDR(mipi_dsi_base), phy_reduce(timing.width), 13, 0);
	set_reg(DPU_DSI_LDI_VRT_CTRL2_ADDR(mipi_dsi_base), phy_reduce(timing.vactive_line), 13, 0);

	pinfo->disable_ldi(pinfo);

	if (is_mipi_video_panel(&pinfo->base)) {
		set_reg(DPU_DSI_LDI_FRM_MSK_ADDR(mipi_dsi_base), 0x0, 1, 0);
		set_reg(DPU_DSI_CMD_MOD_CTRL_ADDR(mipi_dsi_base), 0x1, 1, 1);
	}

	if (is_dual_mipi_panel(&pinfo->base))
		set_reg(DPU_DSI_LDI_CTRL_ADDR(mipi_dsi_base),
				((get_connector_phy_id(connector->connector_id) == CONNECTOR_ID_DSI0) ? 0 : 1), 1, 13);

	if (is_mipi_cmd_panel(&pinfo->base)) {
		uint32_t te_pin_val = pinfo->base.lcd_te_idx == 0 ? TE0_PIN : TE1_PIN;
		/* force update is not dependent on external TE signal */
		if (!is_force_update(&pinfo->base)) {
			set_reg(DPU_DSI_TE_CTRL_ADDR(mipi_dsi_base), (0x1 << 17) | (te_pin_val << 6) | 0x1, 18, 0);
			set_reg(DPU_DSI_TE_CTRL_2_ADDR(mipi_dsi_base), (0x1 << 17) | (te_pin_val << 6) | 0x1, 18, 0);
		}

		set_reg(DPU_DSI_TE_HS_NUM_ADDR(mipi_dsi_base), 0x0, 32, 0);
		set_reg(DPU_DSI_TE_HS_WD_ADDR(mipi_dsi_base), 0x24024, 32, 0);

		set_reg(DPU_DSI_TE_HS_NUM_2_ADDR(mipi_dsi_base), 0x0, 32, 0);
		set_reg(DPU_DSI_TE_HS_WD_2_ADDR(mipi_dsi_base), 0x24024, 32, 0);

		set_reg(DPU_DSI_TE_VS_WD_ADDR(mipi_dsi_base),
			(uint32_t)((0x3FC << 12) | (2 * lane_byte_clk / 1000000)), 32, 0);
		set_reg(DPU_DSI_TE_VS_WD_2_ADDR(mipi_dsi_base), (0x3FC << 12) | (2 * 38 / 1000000), 32, 0);

		mipi_dsi_te_ctrl3_init(mipi_dsi_base, te_pin_val, lane_byte_clk);

		set_reg(DPU_DSI_SHADOW_REG_CTRL_ADDR(mipi_dsi_base), 0x1, 1, 0);

		set_reg(DPU_DSI_LDI_FRM_MSK_ADDR(mipi_dsi_base), 0x1, 1, 0);
	}
}

static void check_mipi_header_porch(struct mipi_panel_info *mipi,
	struct mipi_dsi_phy_ctrl *phy_ctrl)
{
	uint64_t lane_byte_clk;
	uint64_t header_porch_time;
	uint64_t header_porch = mipi->vsa + mipi->vbp;

	lane_byte_clk = (mipi->phy_mode == DPHY_MODE) ? phy_ctrl->lane_byte_clk : phy_ctrl->lane_word_clk;
	header_porch_time = round1((uint64_t)mipi->hline_time * header_porch * 1000000, lane_byte_clk);
	dpu_pr_debug("header porch time is %llu", header_porch_time);
	if (header_porch_time < DVFS_EXECUTE_TIME)
		dpu_pr_warn("header porch time of %llu us does not meet dvfs constraint", header_porch_time);
}

void mipi_init(struct dpu_connector *connector)
{
	int ret = -1;
	struct mipi_dsi_timing timing;
	char __iomem *mipi_dsi_base = connector->connector_base;
	struct mipi_dsi_phy_ctrl *phy_ctrl = &connector->dsi_phy_ctrl;
	struct dkmd_connector_info *pinfo = connector->conn_info;
	struct mipi_panel_info *mipi = &connector->mipi;
	struct dsc_calc_info *dsc = &connector->dsc;

	if (mipi->max_tx_esc_clk == 0) {
		dpu_pr_warn("max_tx_esc_clk is invalid!\n");
		mipi->max_tx_esc_clk = DEFAULT_MAX_TX_ESC_CLK;
	}

	ret = memset_s(phy_ctrl, sizeof(struct mipi_dsi_phy_ctrl), 0, sizeof(struct mipi_dsi_phy_ctrl));
	if (ret != 0) {
		dpu_pr_info("memset phy_ctrl err!\n");
		return;
	}
	if (mipi->phy_mode == CPHY_MODE)
		get_dsi_cphy_ctrl(connector, phy_ctrl);
	else
		get_dsi_dphy_ctrl(connector, phy_ctrl);

	get_mipi_dsi_timing(pinfo, mipi);

	mipi_dsi_reset_init(connector);
	ret = -1;
	ret = memset_s(&timing, sizeof(timing), 0, sizeof(timing));
	if (ret != 0) {
		dpu_pr_info("memset timing err!\n");
		return;
	}
	get_mipi_dsi_timing_config_para(mipi, phy_ctrl, &timing);
	/* calculate header porch time, check dvfs constraint */
	check_mipi_header_porch(mipi, phy_ctrl);

	mipi_dsi_phy_config(connector, phy_ctrl, mipi_dsi_base);
	set_reg(DPU_DSI_MODE_CTRL_ADDR(mipi_dsi_base), 0x1, 1, 1);

	if (is_mipi_cmd_panel(&pinfo->base)) {
		set_reg(DPU_DSI_MODE_CTRL_ADDR(mipi_dsi_base), 0x1, 1, 0);
		/* check for dsc: panel_xres is not division 3 */
		if (mipi->color_mode == DSI_DSC24_COMPRESSED_DATA)
			set_reg(DPU_DSI_EDPI_CMD_SIZE_ADDR(mipi_dsi_base), dsc->dsc_info.chunk_size, 16, 0);
		else
			set_reg(DPU_DSI_EDPI_CMD_SIZE_ADDR(mipi_dsi_base), timing.width, 16, 0);

		/* cnt=2 in update-patial scene, cnt nees to be checked for different panels */
		if (mipi->hs_wr_to_time == 0)
			set_reg(DPU_DSI_HS_WR_TO_TIME_CTRL_ADDR(mipi_dsi_base), 0x1000002, 25, 0);
		else
			set_reg(DPU_DSI_HS_WR_TO_TIME_CTRL_ADDR(mipi_dsi_base),
				(uint32_t)((0x1 << 24) | (mipi->hs_wr_to_time * phy_ctrl->lane_byte_clk / 1000000000ULL)), 25, 0);
	}

	/* phy_stop_wait_time */
	set_reg(DPU_DSI_CDPHY_LANE_NUM_ADDR(mipi_dsi_base), phy_ctrl->phy_stop_wait_time, 8, 8);

	/* --------------configuring the DPI packet transmission---------------- */
	/*
	 * 2. Configure the DPI Interface:
	 * This defines how the DPI interface interacts with the controller.
	 */
	mipi_dsi_config_dpi_interface(mipi, mipi_dsi_base);

	/*
	 * 3. Select the Video Transmission Mode:
	 * This defines how the processor requires the video line to be
	 * transported through the DSI link.
	 */
	mipi_dsi_video_mode_config(connector, &timing, mipi_dsi_base);

	/* for dsi read, BTA enable */
	set_reg(DPU_DSI_PERIP_CHAR_CTRL_ADDR(mipi_dsi_base), 0x1, 1, 2);

	/*
	 * 4. Define the DPI Horizontal timing configuration:
	 *
	 * Hsa_time = HSA*(PCLK period/Clk Lane Byte Period);
	 * Hbp_time = HBP*(PCLK period/Clk Lane Byte Period);
	 * Hline_time = (HSA+HBP+HACT+HFP)*(PCLK period/Clk Lane Byte Period);
	 */
	mipi_dsi_timing_config(&timing, mipi_dsi_base);

	mipi_dsi_phy_timing_config(phy_ctrl, mipi_dsi_base);

	/* 16~19bit: pclk_en, pclk_sel, dpipclk_en, dpipclk_sel */
	set_reg(DPU_DSI_CLK_DIV_CTRL_ADDR(mipi_dsi_base), 0x5, 4, 16);

	if (is_mipi_cmd_panel(&pinfo->base))
		mipi_dsi_auto_ulps_config(&timing, connector, mipi_dsi_base);

	mipi_ldi_init(connector, phy_ctrl, mipi_dsi_base);

	/* Waking up Core */
	set_reg(DPU_DSI_POR_CTRL_ADDR(mipi_dsi_base), 0x1, 1, 0);

	dpu_pr_info("Waking up Core!\n");
}

MODULE_LICENSE("GPL");
