
*** Running vivado
    with args -log seq_fsm.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source seq_fsm.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source seq_fsm.tcl -notrace
Command: link_design -top seq_fsm -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.125 ; gain = 0.000 ; free physical = 3755 ; free virtual = 19983
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dekr0/Code/XilinxProject/lab_2_sequence_detector/Lab_2_seq_detecor.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/dekr0/Code/XilinxProject/lab_2_sequence_detector/Lab_2_seq_detecor.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.984 ; gain = 0.000 ; free physical = 3651 ; free virtual = 19876
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.984 ; gain = 68.926 ; free physical = 3649 ; free virtual = 19875
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2213.016 ; gain = 64.031 ; free physical = 3627 ; free virtual = 19853

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 189232711

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2350.828 ; gain = 137.812 ; free physical = 3285 ; free virtual = 19526

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 189232711

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19357
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 189232711

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19357
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2643d700f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19357
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2643d700f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19357
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2643d700f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19357
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2643d700f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19357
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19357
Ending Logic Optimization Task | Checksum: 1700d569c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19357

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1700d569c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19356

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1700d569c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19356

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19356
Ending Netlist Obfuscation Task | Checksum: 1700d569c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.766 ; gain = 0.000 ; free physical = 3115 ; free virtual = 19356
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2515.766 ; gain = 366.781 ; free physical = 3115 ; free virtual = 19356
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.785 ; gain = 0.000 ; free physical = 3112 ; free virtual = 19355
INFO: [Common 17-1381] The checkpoint '/home/dekr0/Code/XilinxProject/lab_2_sequence_detector/Lab_2_seq_detecor.runs/impl_1/seq_fsm_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file seq_fsm_drc_opted.rpt -pb seq_fsm_drc_opted.pb -rpx seq_fsm_drc_opted.rpx
Command: report_drc -file seq_fsm_drc_opted.rpt -pb seq_fsm_drc_opted.pb -rpx seq_fsm_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dekr0/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dekr0/Code/XilinxProject/lab_2_sequence_detector/Lab_2_seq_detecor.runs/impl_1/seq_fsm_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3083 ; free virtual = 19326
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 101b48797

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3083 ; free virtual = 19326
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3083 ; free virtual = 19326

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d75d82de

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3071 ; free virtual = 19317

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b51eaeaf

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3083 ; free virtual = 19330

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b51eaeaf

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3083 ; free virtual = 19330
Phase 1 Placer Initialization | Checksum: 1b51eaeaf

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3083 ; free virtual = 19330

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10c610a78

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3076 ; free virtual = 19324

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19319

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 189e0dfdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3071 ; free virtual = 19320
Phase 2.2 Global Placement Core | Checksum: fb0f0b2a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3071 ; free virtual = 19320
Phase 2 Global Placement | Checksum: fb0f0b2a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3071 ; free virtual = 19320

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13866f929

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3071 ; free virtual = 19320

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14c7ccca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19320

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ccb0221b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19320

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 216f684be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19320

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 131dd4689

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19319

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13519e072

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19319

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12464410f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19319
Phase 3 Detail Placement | Checksum: 12464410f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19319

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14ed63b03

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.155 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 110145ba7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19319
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19462db01

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19319
Phase 4.1.1.1 BUFG Insertion | Checksum: 14ed63b03

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19319
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.155. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b5307111

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19320
Phase 4.1 Post Commit Optimization | Checksum: 1b5307111

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19320

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b5307111

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3070 ; free virtual = 19320

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b5307111

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3069 ; free virtual = 19319

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3069 ; free virtual = 19319
Phase 4.4 Final Placement Cleanup | Checksum: 217b8cb81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3068 ; free virtual = 19318
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 217b8cb81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3068 ; free virtual = 19318
Ending Placer Task | Checksum: 18892666c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3067 ; free virtual = 19317
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3055 ; free virtual = 19306
INFO: [Common 17-1381] The checkpoint '/home/dekr0/Code/XilinxProject/lab_2_sequence_detector/Lab_2_seq_detecor.runs/impl_1/seq_fsm_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file seq_fsm_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3045 ; free virtual = 19296
INFO: [runtcl-4] Executing : report_utilization -file seq_fsm_utilization_placed.rpt -pb seq_fsm_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file seq_fsm_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3048 ; free virtual = 19299
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2626.457 ; gain = 0.000 ; free physical = 3026 ; free virtual = 19279
INFO: [Common 17-1381] The checkpoint '/home/dekr0/Code/XilinxProject/lab_2_sequence_detector/Lab_2_seq_detecor.runs/impl_1/seq_fsm_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ad1aae61 ConstDB: 0 ShapeSum: db77b80b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fed5dc05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2972 ; free virtual = 19222
Post Restoration Checksum: NetGraph: 7fea117 NumContArr: f6d73aee Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fed5dc05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2975 ; free virtual = 19226

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fed5dc05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2942 ; free virtual = 19194

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fed5dc05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2942 ; free virtual = 19194
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1360d8f6d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2935 ; free virtual = 19187
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.102  | TNS=0.000  | WHS=-0.016 | THS=-0.182 |

Phase 2 Router Initialization | Checksum: 1b2a65594

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2935 ; free virtual = 19187

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000422297 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 60
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 59
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21155b131

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2934 ; free virtual = 19185

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.578  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16410d5a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2934 ; free virtual = 19185
Phase 4 Rip-up And Reroute | Checksum: 16410d5a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2934 ; free virtual = 19185

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16410d5a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2934 ; free virtual = 19185

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16410d5a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2934 ; free virtual = 19185
Phase 5 Delay and Skew Optimization | Checksum: 16410d5a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2934 ; free virtual = 19185

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16849b314

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2936 ; free virtual = 19187
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.731  | TNS=0.000  | WHS=0.247  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16849b314

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2936 ; free virtual = 19187
Phase 6 Post Hold Fix | Checksum: 16849b314

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2936 ; free virtual = 19187

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0129505 %
  Global Horizontal Routing Utilization  = 0.00804228 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 176a683f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2936 ; free virtual = 19187

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 176a683f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2936 ; free virtual = 19187

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18d00f95e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2936 ; free virtual = 19187

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.731  | TNS=0.000  | WHS=0.247  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18d00f95e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2936 ; free virtual = 19187
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.840 ; gain = 16.008 ; free physical = 2966 ; free virtual = 19217

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.840 ; gain = 79.383 ; free physical = 2966 ; free virtual = 19217
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.840 ; gain = 0.000 ; free physical = 2966 ; free virtual = 19218
INFO: [Common 17-1381] The checkpoint '/home/dekr0/Code/XilinxProject/lab_2_sequence_detector/Lab_2_seq_detecor.runs/impl_1/seq_fsm_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file seq_fsm_drc_routed.rpt -pb seq_fsm_drc_routed.pb -rpx seq_fsm_drc_routed.rpx
Command: report_drc -file seq_fsm_drc_routed.rpt -pb seq_fsm_drc_routed.pb -rpx seq_fsm_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dekr0/Code/XilinxProject/lab_2_sequence_detector/Lab_2_seq_detecor.runs/impl_1/seq_fsm_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file seq_fsm_methodology_drc_routed.rpt -pb seq_fsm_methodology_drc_routed.pb -rpx seq_fsm_methodology_drc_routed.rpx
Command: report_methodology -file seq_fsm_methodology_drc_routed.rpt -pb seq_fsm_methodology_drc_routed.pb -rpx seq_fsm_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dekr0/Code/XilinxProject/lab_2_sequence_detector/Lab_2_seq_detecor.runs/impl_1/seq_fsm_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file seq_fsm_power_routed.rpt -pb seq_fsm_power_summary_routed.pb -rpx seq_fsm_power_routed.rpx
Command: report_power -file seq_fsm_power_routed.rpt -pb seq_fsm_power_summary_routed.pb -rpx seq_fsm_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file seq_fsm_route_status.rpt -pb seq_fsm_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file seq_fsm_timing_summary_routed.rpt -pb seq_fsm_timing_summary_routed.pb -rpx seq_fsm_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file seq_fsm_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file seq_fsm_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file seq_fsm_bus_skew_routed.rpt -pb seq_fsm_bus_skew_routed.pb -rpx seq_fsm_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 15 23:51:21 2022...

*** Running vivado
    with args -log seq_fsm.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source seq_fsm.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source seq_fsm.tcl -notrace
Command: open_checkpoint seq_fsm_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2084.000 ; gain = 0.000 ; free physical = 3936 ; free virtual = 20190
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2084.191 ; gain = 0.000 ; free physical = 3746 ; free virtual = 20000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2291.766 ; gain = 6.938 ; free physical = 3221 ; free virtual = 19476
Restored from archive | CPU: 0.120000 secs | Memory: 1.193016 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2291.766 ; gain = 6.938 ; free physical = 3221 ; free virtual = 19476
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.766 ; gain = 0.000 ; free physical = 3221 ; free virtual = 19476
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2291.766 ; gain = 211.703 ; free physical = 3221 ; free virtual = 19476
Command: write_bitstream -force seq_fsm.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dekr0/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./seq_fsm.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.609 ; gain = 424.844 ; free physical = 3139 ; free virtual = 19401
INFO: [Common 17-206] Exiting Vivado at Sat Oct 15 23:52:22 2022...
