static T_1 F_1 ( volatile T_2 T_3 * V_1 ,\r\nT_1 V_2 , T_1 V_3 )\r\n{\r\nT_1 V_4 [] = { 0xa0 , 0x80 , 0xa0 , 0xa0 , 0xa0 } ;\r\nT_1 V_5 [] = { 0x8732 , 0x8732 , 0xa732 , 0xa732 , 0x8732 } ;\r\nT_1 V_6 [] = { 0x87d2 , 0x87d2 , 0xa7d2 , 0x87d2 , 0xa7d2 } ;\r\nT_1 V_7 [] = { 36 , 39 , 40 } ;\r\nT_1 V_8 [] = { 110 , 120 , 125 } ;\r\nT_1 V_9 ;\r\nT_1 V_10 ;\r\nV_9 = ( V_2 & 0x70 ) >> 4 ;\r\nV_10 = ( V_2 & 0x180 ) >> 7 ;\r\nif ( V_9 > 4 || V_10 > 2 )\r\nreturn 0 ;\r\nF_2 ( V_11 , V_4 [ V_9 ] ) ;\r\nif ( V_3 < 5 ) {\r\nF_2 ( V_12 , 0x49A1 ) ;\r\nF_2 ( V_13 , V_5 [ V_9 ] ) ;\r\n} else {\r\nF_2 ( V_12 , 0x4DF1 ) ;\r\nF_2 ( V_13 , V_6 [ V_9 ] ) ;\r\n}\r\nF_2 ( V_14 , 0x31 ) ;\r\nF_2 ( V_15 , V_7 [ V_10 ] ) ;\r\nreturn V_8 [ V_10 ] * 10000 ;\r\n}\r\nT_1 F_3 ( T_1 V_16 ,\r\nT_1 V_17 ,\r\nT_1 * V_18 , T_1 * V_19 , T_1 * V_20 )\r\n{\r\nT_1 V_21 = 0 , V_22 = 0 , V_23 = 0 , V_24 = 0 ;\r\nT_1 V_25 = 0 , V_26 = 0 , V_27 = 0 ;\r\nT_1 V_28 = 0 , V_29 = 0 , V_30 = 0 ;\r\nT_1 V_31 , V_32 , V_33 ;\r\nT_1 V_34 = 0 , V_35 ;\r\nT_1 V_36 , V_37 , V_38 ;\r\nT_1 V_39 [] = { 1 , 2 , 0 } ;\r\nV_17 *= 100 ;\r\nV_16 *= 1000 ;\r\nV_37 = V_17 - ( V_17 >> 8 ) ;\r\nV_38 = V_17 + ( V_17 >> 8 ) ;\r\nV_36 = V_17 >> V_40 ;\r\nfor ( V_24 = 0 ; V_24 < 3 ; V_24 ++ ) {\r\nV_23 = V_39 [ V_24 ] ;\r\nV_21 = V_41 ;\r\nwhile ( V_21 <= V_42 ) {\r\nV_34 = V_21 * ( V_36 << V_23 ) ;\r\nV_22 = ( T_1 ) ( V_34 / ( V_16 >> V_40 ) ) ;\r\nif ( V_22 > V_43 )\r\nV_22 -- ;\r\nwhile ( ( V_22 >= V_43 ) &&\r\n( V_22 <= V_44 ) ) {\r\nV_35 = V_16 / V_21 ;\r\nV_35 = V_22 * V_35 ;\r\nif ( ( V_35 >= V_45 ) &&\r\n( ( V_35 <= V_46 ) ||\r\n( ( V_17 > V_46 )\r\n&& ( V_35 <= V_47 ) ) ) ) {\r\nV_34 = ( V_35 >> V_23 ) ;\r\nif ( ( V_34 >= V_37 )\r\n&& ( V_34 <= V_38 ) ) {\r\nV_32 = ( ( ( V_16 / V_21 ) - ( V_16 / V_42 ) ) ) / ( ( V_16 - ( V_16 / V_42 ) ) >> 10 ) ;\r\nV_33 = ( ( V_35 - V_45 ) ) / ( ( V_46 - V_45 ) >> 10 ) ;\r\nV_31 = V_32 + V_33 ;\r\nif ( ! V_30 ) {\r\nV_28 = V_35 ;\r\nV_27 = V_23 ;\r\nV_26 = V_22 ;\r\nV_25 = V_21 ;\r\nV_29 = V_34 ;\r\nV_30 =\r\nV_31 ;\r\n}\r\nif ( ( V_31 >= V_30 ) && ( V_23 > 0 ) ) {\r\nV_28 = V_35 ;\r\nV_27 = V_23 ;\r\nV_26 = V_22 ;\r\nV_25 = V_21 ;\r\nV_29 = V_34 ;\r\nV_30 =\r\nV_31 ;\r\n}\r\n}\r\n}\r\nV_22 ++ ;\r\n}\r\nV_21 ++ ;\r\n}\r\n}\r\nif ( V_30 ) {\r\n* V_19 = V_25 ;\r\n* V_18 = V_26 ;\r\nif ( ( V_27 == 2 ) || ( V_27 == 3 ) ) {\r\n* V_20 = 3 ;\r\n} else\r\n* V_20 = V_27 ;\r\n}\r\nreturn ( V_29 ) ;\r\n}\r\nint F_4 ( volatile T_2 T_3 * V_1 , struct V_48 * V_49 )\r\n{\r\nT_1 V_22 , V_21 , V_50 ;\r\nT_4 V_51 = 0 , V_52 ;\r\nT_1 V_53 ;\r\nT_1 V_54 ;\r\nT_1 V_55 ;\r\nF_2 ( V_56 , 0xFFFF ) ;\r\nV_54 = F_5 ( V_57 ) ;\r\nF_6 ( 0 ) ;\r\nF_2 ( V_57 , V_54 ) ;\r\nV_54 = F_5 ( V_58 ) ;\r\nF_6 ( 0 ) ;\r\nF_2 ( V_58 , V_54 ) ;\r\nF_2 ( V_59 ,\r\nV_60 | V_61 ) ;\r\nF_2 ( V_59 ,\r\nV_60 | V_62 |\r\nV_61 ) ;\r\nF_2 ( V_63 , 0 ) ;\r\nF_2 ( V_59 ,\r\nV_60 | V_61 ) ;\r\nF_2 ( V_59 ,\r\nV_60 | V_62 |\r\nV_61 ) ;\r\nF_7 ( V_49 , V_64 , & V_52 ) ;\r\nV_55 = F_1 ( V_1 , ( T_1 ) V_52 ,\r\n( T_1 ) V_49 -> V_65 ) ;\r\nif ( V_55 == 0 )\r\nreturn - V_66 ;\r\nV_53 = F_3 ( V_67 , V_68 , & V_22 , & V_21 , & V_50 ) ;\r\nV_51 |= ( ( V_50 ) | ( ( V_22 - 2 ) << 2 ) | ( ( V_21 - 2 ) << 11 ) ) ;\r\nV_54 = ( ( V_69 << 8 ) | ( V_51 & 0x00FF ) ) ;\r\nF_8 ( V_49 , V_70 , V_54 ) ;\r\nF_9 ( 1000000 ) ;\r\nV_54 |= F_10 ( 14 ) ;\r\nF_8 ( V_49 , V_70 , V_54 ) ;\r\nF_9 ( 1000000 ) ;\r\nV_54 =\r\n( ( V_71 << 8 ) | ( ( V_51 & 0xFF00 ) >> 8 ) ) ;\r\nF_8 ( V_49 , V_70 , V_54 ) ;\r\nF_9 ( 1000000 ) ;\r\nV_54 |= F_10 ( 14 ) ;\r\nF_8 ( V_49 , V_70 , V_54 ) ;\r\nF_9 ( 1000000 ) ;\r\nF_2 ( V_59 , V_72 ) ;\r\n#if 0\r\ntmp = ((STG_READ_REG(Thread0Enable)) | SET_BIT(0));\r\nSTG_WRITE_REG(Thread0Enable, tmp);\r\ntmp = ((STG_READ_REG(Thread1Enable)) | SET_BIT(0));\r\nSTG_WRITE_REG(Thread1Enable, tmp);\r\n#endif\r\nreturn 0 ;\r\n}
