
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549834 heartbeat IPC: 3.92183 cumulative IPC: 3.92183 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242346 heartbeat IPC: 3.714 cumulative IPC: 3.81509 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005870 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005870 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 86271007 heartbeat IPC: 0.127771 cumulative IPC: 0.127771 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 165357822 heartbeat IPC: 0.126443 cumulative IPC: 0.127104 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 244244272 heartbeat IPC: 0.126765 cumulative IPC: 0.12699 (Simulation time: 0 hr 3 min 33 sec) 
Finished CPU 0 instructions: 30000004 cycles: 236238403 cumulative IPC: 0.12699 (Simulation time: 0 hr 3 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.12699 instructions: 30000004 cycles: 236238403
cpu0_DTLB TOTAL     ACCESS:    8055019  HIT:    6477247  MISS:    1577772
cpu0_DTLB LOAD      ACCESS:    7948491  HIT:    6370719  MISS:    1577772
cpu0_DTLB RFO       ACCESS:     106528  HIT:     106528  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74391 cycles
cpu0_ITLB TOTAL     ACCESS:    3207249  HIT:    3207249  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3207249  HIT:    3207249  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577772  HIT:    1575434  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577772  HIT:    1575434  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 222.147 cycles
cpu0_L1D TOTAL     ACCESS:    7469145  HIT:    5082105  MISS:    2387040
cpu0_L1D LOAD      ACCESS:    6589062  HIT:    4204199  MISS:    2384863
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:     770813  HIT:     770813  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        161  MISS:       2177
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 195.782 cycles
cpu0_L2C TOTAL     ACCESS:    4994590  HIT:     991575  MISS:    4003015
cpu0_L2C LOAD      ACCESS:    2384805  HIT:     768741  MISS:    1616064
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2607609  HIT:     220762  MISS:    2386847
cpu0_L2C TRANSLATION ACCESS:       2176  HIT:       2072  MISS:        104
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 110.059 cycles
LLC TOTAL     ACCESS:    4003075  HIT:     470315  MISS:    3532760
LLC LOAD      ACCESS:    1616038  HIT:     220498  MISS:    1395540
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2386933  HIT:     249747  MISS:    2137186
LLC TRANSLATION ACCESS:        104  HIT:         70  MISS:         34
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 115.102 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      39612  ROW_BUFFER_MISS:    1353604
 DBUS AVG_CONGESTED_CYCLE:    3.97922
 WQ ROW_BUFFER_HIT:       1993  ROW_BUFFER_MISS:     842539  FULL:         77


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.645
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

