<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>add_top</TopModelName>
        <TargetClockPeriod>50.00</TargetClockPeriod>
        <ClockUncertainty>13.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>33.828</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>465</FF>
            <LUT>3581</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>add_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>add_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>add_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>add_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>add_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>add_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>a</name>
            <Object>a</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b</name>
            <Object>b</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res</name>
            <Object>res</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_ap_vld</name>
            <Object>res</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>add_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49</InstName>
                    <ModuleName>plus_minus_25_2_8_0_25_2_8_0_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>49</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>r_v_v_set_fu_107</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>107</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_1_set_fu_116</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>116</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_2_set_fu_125</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>125</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_3_set_fu_134</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>134</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_4_set_fu_143</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>143</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_5_set_fu_152</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_6_set_fu_161</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>161</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_7_set_fu_170</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>170</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_8_set_fu_179</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_9_set_fu_188</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>188</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_10_set_fu_197</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>197</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_11_set_fu_206</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>206</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_12_set_fu_215</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>215</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_13_set_fu_224</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>224</ID>
                        </Instance>
                        <Instance>
                            <InstName>r_v_v_14_set_fu_233</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>233</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_set_fu_242</InstName>
                            <ModuleName>set</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>242</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_adjust_9_s_fu_252</InstName>
                            <ModuleName>adjust_9_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>252</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186</InstName>
                                    <ModuleName>adjust_9_Pipeline_VITIS_LOOP_2139_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>186</ID>
                                    <BindInstances>k_3_fu_74_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln609_fu_212_p2 add_ln1123_fu_218_p2 add_ln2142_1_fu_712_p2 add_ln2142_fu_726_p2 expt_fu_759_p2 add_ln609_1_fu_875_p2 value_fu_265_p2 sub_ln1845_fu_283_p2 sub_i_i_i_i_fu_421_p2 tab_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln1309_fu_288_p2 l_fu_324_p2 r_v_v_2_set_fu_125_value_r add_ln1389_fu_369_p2 add_ln1309_1_fu_430_p2 l_1_fu_466_p2 r_v_v_8_set_fu_179_value_r add_ln1389_1_fu_511_p2 e_dif_fu_562_p2 sub_ln657_fu_582_p2 sub_ln1845_fu_642_p2 sub_i_i_i_i_i507_fu_780_p2 add_ln609_fu_874_p2 add_ln1309_2_fu_936_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>set</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>adjust_9_Pipeline_VITIS_LOOP_2139_1</Name>
            <Loops>
                <VITIS_LOOP_2139_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2139_1>
                        <Name>VITIS_LOOP_2139_1</Name>
                        <Slack>36.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2139_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2139_1" OPTYPE="add" PRAGMA="" RTLNAME="k_3_fu_74_p2" SOURCE="../ac_types/include/ac_int.h:2139" URAM="0" VARIABLE="k_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>adjust_9_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>19.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>152</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1295</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_212_p2" SOURCE="../ac_types/include/ac_int.h:609" URAM="0" VARIABLE="add_ln609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1123_fu_218_p2" SOURCE="../ac_types/include/ac_int.h:1123" URAM="0" VARIABLE="add_ln1123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2142_1_fu_712_p2" SOURCE="../ac_types/include/ac_int.h:2142" URAM="0" VARIABLE="add_ln2142_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2142_fu_726_p2" SOURCE="../ac_types/include/ac_int.h:2142" URAM="0" VARIABLE="add_ln2142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="expt_fu_759_p2" SOURCE="../ac_types/include/ac_int.h:3170" URAM="0" VARIABLE="expt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_1_fu_875_p2" SOURCE="../ac_types/include/ac_int.h:609" URAM="0" VARIABLE="add_ln609_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="value_fu_265_p2" SOURCE="../ac_types/include/ac_int.h:1401" URAM="0" VARIABLE="value"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1845_fu_283_p2" SOURCE="../ac_types/include/ac_int.h:1845" URAM="0" VARIABLE="sub_ln1845"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i_i_i_fu_421_p2" SOURCE="../ac_types/include/ac_int.h:1814" URAM="0" VARIABLE="sub_i_i_i_i"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="tab_U" SOURCE="" URAM="0" VARIABLE="tab"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>plus_minus_25_2_8_0_25_2_8_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>33.828</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>318</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3567</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1309_fu_288_p2" SOURCE="../ac_types/include/ac_int.h:1309" URAM="0" VARIABLE="add_ln1309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="l_fu_324_p2" SOURCE="../ac_types/include/ac_int.h:1377" URAM="0" VARIABLE="l"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_v_v_2_set_fu_125_value_r" SOURCE="../ac_types/include/ac_int.h:1378" URAM="0" VARIABLE="add_ln1378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1389_fu_369_p2" SOURCE="../ac_types/include/ac_int.h:1389" URAM="0" VARIABLE="add_ln1389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1309_1_fu_430_p2" SOURCE="../ac_types/include/ac_int.h:1309" URAM="0" VARIABLE="add_ln1309_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="l_1_fu_466_p2" SOURCE="../ac_types/include/ac_int.h:1377" URAM="0" VARIABLE="l_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_v_v_8_set_fu_179_value_r" SOURCE="../ac_types/include/ac_int.h:1378" URAM="0" VARIABLE="add_ln1378_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1389_1_fu_511_p2" SOURCE="../ac_types/include/ac_int.h:1389" URAM="0" VARIABLE="add_ln1389_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_dif_fu_562_p2" SOURCE="./../ac_types/include/ac_float.h:655" URAM="0" VARIABLE="e_dif"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln657_fu_582_p2" SOURCE="./../ac_types/include/ac_float.h:657" URAM="0" VARIABLE="sub_ln657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1845_fu_642_p2" SOURCE="../ac_types/include/ac_int.h:1845" URAM="0" VARIABLE="sub_ln1845"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i_i_i_i507_fu_780_p2" SOURCE="../ac_types/include/ac_int.h:1794" URAM="0" VARIABLE="sub_i_i_i_i_i507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_874_p2" SOURCE="../ac_types/include/ac_int.h:609" URAM="0" VARIABLE="add_ln609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1309_2_fu_936_p2" SOURCE="../ac_types/include/ac_int.h:1309" URAM="0" VARIABLE="add_ln1309_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>add_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>33.828</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>465</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3581</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile name_max_length="60"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="a" index="0" direction="in" srcType="ac_float&lt;25, 2, 8, AC_TRN&gt; const &amp;" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="a" name="a" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="in" srcType="ac_float&lt;25, 2, 8, AC_TRN&gt; const &amp;" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="b" name="b" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="res" index="2" direction="out" srcType="ac_float&lt;25, 2, 8, AC_TRN&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="res" name="res" usage="data" direction="out"/>
                <hwRef type="port" interface="res_ap_vld" name="res_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="a" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="a">DATA</portMap>
            </portMaps>
            <ports>
                <port>a</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="b">DATA</portMap>
            </portMaps>
            <ports>
                <port>b</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="res" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="res">DATA</portMap>
            </portMaps>
            <ports>
                <port>res</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="res"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="a">ap_none, 128, , </column>
                    <column name="b">ap_none, 128, , </column>
                    <column name="res">ap_vld, 128, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">in, ac_float&lt;25 2 8 AC_TRN&gt; const &amp;</column>
                    <column name="b">in, ac_float&lt;25 2 8 AC_TRN&gt; const &amp;</column>
                    <column name="res">out, ac_float&lt;25 2 8 AC_TRN&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="a">a, port, , </column>
                    <column name="b">b, port, , </column>
                    <column name="res">res, port, , </column>
                    <column name="res">res_ap_vld, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="../ac_types/include/ac_fixed.h:155" status="warning" parentFunction="overflow_adjust" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_fixed.h:160" status="warning" parentFunction="overflow_adjust" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_fixed.h:172" status="warning" parentFunction="overflow_adjust" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:376" status="warning" parentFunction="ldexpr32" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:380" status="warning" parentFunction="ldexpr32" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:422" status="warning" parentFunction="ldexpr32" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:426" status="warning" parentFunction="ldexpr32" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:488" status="warning" parentFunction="assign_int64" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:498" status="warning" parentFunction="assign_uint64" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:521" status="warning" parentFunction="iv_base&lt;n, c&gt;" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:523" status="warning" parentFunction="iv_base&lt;n, c&gt;" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:550" status="warning" parentFunction="assign_int64" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:560" status="warning" parentFunction="assign_uint64" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:593" status="warning" parentFunction="iv_base&lt;n, true&gt;" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:595" status="warning" parentFunction="iv_base&lt;n, true&gt;" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1024" status="warning" parentFunction="iv_copy" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1034" status="warning" parentFunction="iv_equal_zero" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1045" status="warning" parentFunction="iv_equal_ones" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1063" status="warning" parentFunction="iv_equal" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1070" status="warning" parentFunction="iv_equal" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1128" status="warning" parentFunction="iv_compare" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1145" status="warning" parentFunction="iv_compare" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1168" status="warning" parentFunction="iv_extend" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1236" status="warning" parentFunction="iv_mult" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1250" status="warning" parentFunction="iv_mult" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1261" status="warning" parentFunction="iv_mult" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1294" status="warning" parentFunction="iv_uadd_carry" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1318" status="warning" parentFunction="iv_add_int_carry" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1334" status="warning" parentFunction="iv_uadd_n" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1382" status="warning" parentFunction="iv_sub_int_borrow" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1409" status="warning" parentFunction="iv_sub_int_borrow" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1425" status="warning" parentFunction="iv_usub_n" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1458" status="warning" parentFunction="iv_neg" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1492" status="warning" parentFunction="iv_udiv" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1506" status="warning" parentFunction="iv_udiv" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1512" status="warning" parentFunction="iv_udiv" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1513" status="warning" parentFunction="iv_udiv" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1531" status="warning" parentFunction="iv_udiv" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1535" status="warning" parentFunction="iv_udiv" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1700" status="warning" parentFunction="iv_bitwise_complement_n" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1715" status="warning" parentFunction="iv_bitwise_and_n" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1741" status="warning" parentFunction="iv_bitwise_or_n" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1767" status="warning" parentFunction="iv_bitwise_xor_n" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1799" status="warning" parentFunction="iv_shift_l" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1807" status="warning" parentFunction="iv_shift_l" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1820" status="warning" parentFunction="iv_shift_r" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1828" status="warning" parentFunction="iv_shift_r" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1865" status="warning" parentFunction="iv_const_shift_l" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1871" status="warning" parentFunction="iv_const_shift_l" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1887" status="warning" parentFunction="iv_const_shift_l" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1911" status="warning" parentFunction="iv_const_shift_r" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1919" status="warning" parentFunction="iv_const_shift_r" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1933" status="warning" parentFunction="iv_conv_from_fraction" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:1958" status="warning" parentFunction="iv_conv_from_fraction" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:2404" status="warning" parentFunction="to_double" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:2416" status="warning" parentFunction="to_float" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:2563" status="warning" parentFunction="set_slc" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:2603" status="warning" parentFunction="set_slc2" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:4289" status="warning" parentFunction="xor_reduce" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:4333" status="warning" parentFunction="bit_fill_oct" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:4384" status="warning" parentFunction="bit_fill_hex" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:4424" status="warning" parentFunction="bit_fill" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
        <Pragma type="unroll" location="../ac_types/include/ac_int.h:4873" status="warning" parentFunction="bit_fill_bin" variable="" isDirective="0" options="">
            <Msg msg_id="207-4704" msg_severity="WARNING" msg_body="self-comparison always evaluates to true"/>
        </Pragma>
    </PragmaReport>
</profile>

