#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec  1 16:25:24 2019
# Process ID: 412
# Current directory: C:/technikum/dse/calculator/impl/Calculator.runs/synth_1
# Command line: vivado.exe -log calc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calc.tcl
# Log file: C:/technikum/dse/calculator/impl/Calculator.runs/synth_1/calc.vds
# Journal file: C:/technikum/dse/calculator/impl/Calculator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source calc.tcl -notrace
Command: synth_design -top calc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 793.461 ; gain = 233.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calc' [C:/technikum/dse/calculator/vhdl/calc_struct.vhd:23]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/technikum/dse/calculator/vhdl/alu.vhd:24' bound to instance 'u_alu' of component 'alu' [C:/technikum/dse/calculator/vhdl/calc_struct.vhd:116]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/technikum/dse/calculator/vhdl/alu_rtl.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [C:/technikum/dse/calculator/vhdl/alu_rtl.vhd:27]
INFO: [Synth 8-3491] module 'calc_ctrl' declared at 'C:/technikum/dse/calculator/vhdl/calc_ctrl.vhd:22' bound to instance 'u_calc_ctrl' of component 'calc_ctrl' [C:/technikum/dse/calculator/vhdl/calc_struct.vhd:134]
INFO: [Synth 8-638] synthesizing module 'calc_ctrl' [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:25]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'calc_ctrl' (2#1) [C:/technikum/dse/calculator/vhdl/calc_ctrl_rtl.vhd:25]
INFO: [Synth 8-3491] module 'io_ctrl' declared at 'C:/technikum/dse/calculator/vhdl/io_ctrl.vhd:25' bound to instance 'u_io_ctrl' of component 'io_ctrl' [C:/technikum/dse/calculator/vhdl/calc_struct.vhd:159]
INFO: [Synth 8-638] synthesizing module 'io_ctrl' [C:/technikum/dse/calculator/vhdl/io_ctrl_rtl.vhd:33]
	Parameter sys_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/technikum/dse/calculator/vhdl/io_ctrl_rtl.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element v_ff1_reg was removed.  [C:/technikum/dse/calculator/vhdl/io_ctrl_rtl.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element v_set_reg was removed.  [C:/technikum/dse/calculator/vhdl/io_ctrl_rtl.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element v_clear_reg was removed.  [C:/technikum/dse/calculator/vhdl/io_ctrl_rtl.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'io_ctrl' (3#1) [C:/technikum/dse/calculator/vhdl/io_ctrl_rtl.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'calc' (4#1) [C:/technikum/dse/calculator/vhdl/calc_struct.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 866.879 ; gain = 307.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 866.879 ; gain = 307.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 866.879 ; gain = 307.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 866.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/technikum/dse/calculator/impl/Calculator.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/technikum/dse/calculator/impl/Calculator.srcs/constrs_1/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/technikum/dse/calculator/impl/Calculator.srcs/constrs_1/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 964.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 964.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 964.695 ; gain = 404.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 964.695 ; gain = 404.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 964.695 ; gain = 404.832
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 's_add_overflow_reg' into 's_add_sign_reg' [C:/technikum/dse/calculator/vhdl/alu_rtl.vhd:126]
INFO: [Synth 8-4471] merging register 's_add_error_reg' into 's_add_sign_reg' [C:/technikum/dse/calculator/vhdl/alu_rtl.vhd:127]
INFO: [Synth 8-4471] merging register 's_sqr_overflow_reg' into 's_sqr_sign_reg' [C:/technikum/dse/calculator/vhdl/alu_rtl.vhd:159]
INFO: [Synth 8-4471] merging register 's_sqr_error_reg' into 's_sqr_sign_reg' [C:/technikum/dse/calculator/vhdl/alu_rtl.vhd:160]
INFO: [Synth 8-4471] merging register 's_not_overflow_reg' into 's_not_sign_reg' [C:/technikum/dse/calculator/vhdl/alu_rtl.vhd:200]
INFO: [Synth 8-4471] merging register 's_not_error_reg' into 's_not_sign_reg' [C:/technikum/dse/calculator/vhdl/alu_rtl.vhd:201]
INFO: [Synth 8-4471] merging register 's_xor_overflow_reg' into 's_xor_sign_reg' [C:/technikum/dse/calculator/vhdl/alu_rtl.vhd:229]
INFO: [Synth 8-4471] merging register 's_xor_error_reg' into 's_xor_sign_reg' [C:/technikum/dse/calculator/vhdl/alu_rtl.vhd:230]
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'calc_ctrl'
INFO: [Synth 8-5544] ROM "p_s_dig0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_s_dig1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_s_dig2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_digit_reg' in module 'io_ctrl'
INFO: [Synth 8-5544] ROM "ss_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
             s_calculate |                              001 |                              100
               s_display |                              010 |                              101
       s_enter_operation |                              011 |                              011
            s_enter_op_2 |                              100 |                              010
            s_enter_op_1 |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'calc_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_digit_reg' using encoding 'sequential' in module 'io_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 964.695 ; gain = 404.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	  18 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module calc_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	  18 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 6     
Module io_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "u_calc_ctrl/p_s_dig2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_calc_ctrl/p_s_dig1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_calc_ctrl/p_s_dig0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design calc has port led_o[14] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[13] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[12] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[11] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[10] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[9] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[8] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[7] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[6] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[5] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[4] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[3] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[2] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[1] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led_o[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[16]' (FDCE) to 'u_io_ctrl/pbsync_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[17]' (FDCE) to 'u_io_ctrl/pbsync_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[18]' (FDCE) to 'u_io_ctrl/pbsync_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[19]' (FDCE) to 'u_io_ctrl/pbsync_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[14]' (FDCE) to 'u_io_ctrl/swsync_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[15]' (FDCE) to 'u_io_ctrl/swsync_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[13]' (FDCE) to 'u_io_ctrl/swsync_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[12]' (FDCE) to 'u_io_ctrl/swsync_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[0]' (FDCE) to 'u_io_ctrl/swsync_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[1]' (FDCE) to 'u_io_ctrl/swsync_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[2]' (FDCE) to 'u_io_ctrl/swsync_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[3]' (FDCE) to 'u_io_ctrl/swsync_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[4]' (FDCE) to 'u_io_ctrl/swsync_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[5]' (FDCE) to 'u_io_ctrl/swsync_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[6]' (FDCE) to 'u_io_ctrl/swsync_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[7]' (FDCE) to 'u_io_ctrl/swsync_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[8]' (FDCE) to 'u_io_ctrl/swsync_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[9]' (FDCE) to 'u_io_ctrl/swsync_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[10]' (FDCE) to 'u_io_ctrl/swsync_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_io_ctrl/v_sync_reg[11]' (FDCE) to 'u_io_ctrl/swsync_o_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_alu/s_sqr_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_alu/s_not_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_alu/s_add_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_alu/s_xor_sign_reg )
INFO: [Synth 8-3886] merging instance 'u_alu/s_xor_result_reg[13]' (FDCE) to 'u_alu/s_xor_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_alu/s_not_result_reg[13]' (FDCE) to 'u_alu/s_not_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_alu/s_add_result_reg[13]' (FDCE) to 'u_alu/s_add_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_alu/s_xor_result_reg[15]' (FDCE) to 'u_alu/s_xor_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_alu/s_not_result_reg[15]' (FDCE) to 'u_alu/s_not_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_alu/s_add_result_reg[15]' (FDCE) to 'u_alu/s_add_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_alu/s_xor_result_reg[12]' (FDCE) to 'u_alu/s_xor_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_alu/s_not_result_reg[12]' (FDCE) to 'u_alu/s_not_result_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_alu/s_xor_result_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_alu/s_not_result_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_alu/s_add_result_reg[14] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 964.695 ; gain = 404.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 964.695 ; gain = 404.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 997.238 ; gain = 437.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 997.238 ; gain = 437.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 998.070 ; gain = 438.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 998.070 ; gain = 438.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 998.070 ; gain = 438.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 998.070 ; gain = 438.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 998.070 ; gain = 438.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 998.070 ; gain = 438.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |    31|
|4     |LUT2   |   164|
|5     |LUT3   |    46|
|6     |LUT4   |    60|
|7     |LUT5   |    30|
|8     |LUT6   |    85|
|9     |MUXF7  |    12|
|10    |FDCE   |   243|
|11    |FDPE   |    12|
|12    |IBUF   |    22|
|13    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   770|
|2     |  u_alu       |alu       |   347|
|3     |  u_calc_ctrl |calc_ctrl |   232|
|4     |  u_io_ctrl   |io_ctrl   |   140|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 998.070 ; gain = 438.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 998.070 ; gain = 340.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 998.070 ; gain = 438.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 998.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 998.070 ; gain = 695.469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 998.070 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/technikum/dse/calculator/impl/Calculator.runs/synth_1/calc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calc_utilization_synth.rpt -pb calc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 16:26:08 2019...
