Flow report for Digital_PSG
Wed Apr 08 17:56:29 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; Flow Summary                                                      ;
+-------------------------+-----------------------------------------+
; Flow Status             ; Successful - Wed Apr 08 17:56:29 2020   ;
; Quartus II Version      ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name           ; Digital_PSG                             ;
; Top-level Entity Name   ; top_level                               ;
; Family                  ; MAX II                                  ;
; Device                  ; EPM240T100C5                            ;
; Timing Models           ; Final                                   ;
; Met timing requirements ; Yes                                     ;
; Total logic elements    ; 231 / 240 ( 96 % )                      ;
; Total pins              ; 26 / 80 ( 33 % )                        ;
; Total virtual pins      ; 0                                       ;
; UFM blocks              ; 0 / 1 ( 0 % )                           ;
+-------------------------+-----------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/08/2020 17:55:34 ;
; Main task         ; Compilation         ;
; Revision Name     ; Digital_PSG         ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                         ;
+---------------------------------------+-----------------------------+---------------+-------------+----------------------+
; Assignment Name                       ; Value                       ; Default Value ; Entity Name ; Section Id           ;
+---------------------------------------+-----------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID                 ; 27098532800.158638653401196 ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL       ; Design Compiler             ; <None>        ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT                 ; Verilog Hdl                 ; --            ; --          ; eda_design_synthesis ;
; EDA_INPUT_VCC_NAME                    ; Vdd                         ; --            ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                          ; altsyn.lmf                  ; --            ; --          ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog                     ; --            ; --          ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog                     ; --            ; --          ; eda_timing_analysis  ;
; EDA_SIMULATION_TOOL                   ; ModelSim-Altera (Verilog)   ; <None>        ; --          ; --                   ;
; EDA_TIME_SCALE                        ; 1 ps                        ; --            ; --          ; eda_simulation       ;
; EDA_TIMING_ANALYSIS_TOOL              ; PrimeTime (Verilog)         ; <None>        ; --          ; --                   ;
; FITTER_EFFORT                         ; Standard Fit                ; Auto Fit      ; --          ; --                   ;
; MAXII_OPTIMIZATION_TECHNIQUE          ; Area                        ; Balanced      ; --          ; --                   ;
; MAX_CORE_JUNCTION_TEMP                ; 85                          ; --            ; --          ; --                   ;
; MIN_CORE_JUNCTION_TEMP                ; 0                           ; --            ; --          ; --                   ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                        ; --            ; --          ; --                   ;
; TOP_LEVEL_ENTITY                      ; top_level                   ; Digital_PSG   ; --          ; --                   ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS    ; Off                         ; --            ; --          ; eda_blast_fpga       ;
+---------------------------------------+-----------------------------+---------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:15     ; 1.0                     ; 159 MB              ; 00:00:12                           ;
; Fitter                  ; 00:00:20     ; 1.0                     ; 142 MB              ; 00:00:18                           ;
; Assembler               ; 00:00:03     ; 1.0                     ; 128 MB              ; 00:00:02                           ;
; Classic Timing Analyzer ; 00:00:05     ; 1.0                     ; 102 MB              ; 00:00:04                           ;
; EDA Netlist Writer      ; 00:00:03     ; 1.0                     ; 104 MB              ; 00:00:03                           ;
; Total                   ; 00:00:46     ; --                      ; --                  ; 00:00:39                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+-------------------------+------------------+--------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name      ; OS Version ; Processor type ;
+-------------------------+------------------+--------------+------------+----------------+
; Analysis & Synthesis    ; win2000          ; Windows 2000 ; 5.0        ; i686           ;
; Fitter                  ; win2000          ; Windows 2000 ; 5.0        ; i686           ;
; Assembler               ; win2000          ; Windows 2000 ; 5.0        ; i686           ;
; Classic Timing Analyzer ; win2000          ; Windows 2000 ; 5.0        ; i686           ;
; EDA Netlist Writer      ; win2000          ; Windows 2000 ; 5.0        ; i686           ;
+-------------------------+------------------+--------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Digital_PSG -c Digital_PSG
quartus_fit --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG
quartus_asm --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG
quartus_tan --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG
quartus_eda --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG



