version 3
F:/PT8616/final_source/FPGA/LTC_clockgen.vhd
LTC_clockgen
VHDL
VHDL
F:/PT8616/final_source/FPGA/test_clock_gen.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk_i
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
format_i
clk_i
ltc_bitcount_o
clk_i
ltc_clock_tick_o
clk_i
ltc_frame_tick_o
clk_i
sync_i
clk_i
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
ltc_bitcount_o_DIFF
ltc_clock_tick_o_DIFF
ltc_frame_tick_o_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk_i
sync_i
format_i
ltc_clock_tick_o
ltc_frame_tick_o
ltc_bitcount_o
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
