# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:47:28 on Aug 08,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/MarianoF/vhdl_projects/four_bit_adder/hdl/four_bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity four_bit_adder
# -- Compiling architecture behavioral of four_bit_adder
# ** Error (suppressible): C:/MarianoF/vhdl_projects/four_bit_adder/hdl/four_bit_adder.vhd(33): (vcom-1272) Length of expected is 5; length of actual is 9.
# ** Error: C:/MarianoF/vhdl_projects/four_bit_adder/hdl/four_bit_adder.vhd(34): VHDL Compiler exiting
# End time: 15:47:28 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/Microsemi/Libero_SoC_v11.9/Modelsim/win32acoem/vcom failed.
# Error in macro ./run.do line 13
# C:/Microsemi/Libero_SoC_v11.9/Modelsim/win32acoem/vcom failed.
#     while executing
# "vcom -2008 -explicit  -work presynth "${PROJECT_DIR}/hdl/four_bit_adder.vhd""
