:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[80]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_reg
:DATAPATHDELAY:2.491
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[80]/DSP_OUTPUT_INST
0.26400000000000023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_71__157
0.160
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_71__157
0.090
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_68__157
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_68__157
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59__158
0.220
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59__158
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_25__159
0.023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_25__159
0.204
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_26__99
0.229
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_26__99
0.125
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_23__99
0.155
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_23__99
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__100
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_2__99
0.191
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_2__99
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_1__99
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_1__99
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[79]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_reg
:DATAPATHDELAY:2.491
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[79]/DSP_OUTPUT_INST
0.26400000000000023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_71__155
0.160
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_71__155
0.090
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_68__155
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_68__155
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59__156
0.220
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59__156
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_25__157
0.023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_25__157
0.204
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_26__100
0.229
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_26__100
0.125
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_23__100
0.155
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_23__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__101
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__101
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_2__100
0.191
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_2__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_1__100
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_1__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[78]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_reg
:DATAPATHDELAY:2.491
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[78]/DSP_OUTPUT_INST
0.26400000000000023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_71__153
0.160
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_71__153
0.090
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_68__153
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_68__153
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59__154
0.220
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59__154
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_25__155
0.023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_25__155
0.204
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_26__101
0.229
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_26__101
0.125
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_23__101
0.155
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_23__101
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__102
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__102
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_i_2__101
0.191
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_i_2__101
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_i_1__101
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_i_1__101
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
