
AUTO_CAR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a1c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08005bbc  08005bbc  00006bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c1c  08005c1c  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005c1c  08005c1c  00006c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c24  08005c24  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c24  08005c24  00006c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005c28  08005c28  00006c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005c2c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  20000068  08005c94  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000324  08005c94  00007324  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ed10  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024de  00000000  00000000  00015da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db8  00000000  00000000  00018288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a9f  00000000  00000000  00019040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000179fa  00000000  00000000  00019adf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f93d  00000000  00000000  000314d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090366  00000000  00000000  00040e16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d117c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fb8  00000000  00000000  000d11c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000d5178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005ba4 	.word	0x08005ba4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08005ba4 	.word	0x08005ba4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <delay_us>:

#include "delay_us.h"


void delay_us(uint16_t us)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim11, 0); // 0개부터 카운트
 80005b6:	4b09      	ldr	r3, [pc, #36]	@ (80005dc <delay_us+0x30>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	2200      	movs	r2, #0
 80005bc:	625a      	str	r2, [r3, #36]	@ 0x24
  while((__HAL_TIM_GET_COUNTER(&htim11)) < us);
 80005be:	bf00      	nop
 80005c0:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <delay_us+0x30>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80005c6:	88fb      	ldrh	r3, [r7, #6]
 80005c8:	429a      	cmp	r2, r3
 80005ca:	d3f9      	bcc.n	80005c0 <delay_us+0x14>
}
 80005cc:	bf00      	nop
 80005ce:	bf00      	nop
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	20000144 	.word	0x20000144

080005e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e6:	f107 030c 	add.w	r3, r7, #12
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	4b2a      	ldr	r3, [pc, #168]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	4a29      	ldr	r2, [pc, #164]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000604:	6313      	str	r3, [r2, #48]	@ 0x30
 8000606:	4b27      	ldr	r3, [pc, #156]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	4b23      	ldr	r3, [pc, #140]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a22      	ldr	r2, [pc, #136]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b20      	ldr	r3, [pc, #128]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800062e:	2300      	movs	r3, #0
 8000630:	603b      	str	r3, [r7, #0]
 8000632:	4b1c      	ldr	r3, [pc, #112]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000636:	4a1b      	ldr	r2, [pc, #108]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000638:	f043 0302 	orr.w	r3, r3, #2
 800063c:	6313      	str	r3, [r2, #48]	@ 0x30
 800063e:	4b19      	ldr	r3, [pc, #100]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	f003 0302 	and.w	r3, r3, #2
 8000646:	603b      	str	r3, [r7, #0]
 8000648:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800064a:	2200      	movs	r2, #0
 800064c:	2130      	movs	r1, #48	@ 0x30
 800064e:	4816      	ldr	r0, [pc, #88]	@ (80006a8 <MX_GPIO_Init+0xc8>)
 8000650:	f001 fb40 	bl	8001cd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8000654:	2200      	movs	r2, #0
 8000656:	f24e 0142 	movw	r1, #57410	@ 0xe042
 800065a:	4814      	ldr	r0, [pc, #80]	@ (80006ac <MX_GPIO_Init+0xcc>)
 800065c:	f001 fb3a 	bl	8001cd4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000660:	2330      	movs	r3, #48	@ 0x30
 8000662:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000664:	2301      	movs	r3, #1
 8000666:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066c:	2300      	movs	r3, #0
 800066e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	4619      	mov	r1, r3
 8000676:	480c      	ldr	r0, [pc, #48]	@ (80006a8 <MX_GPIO_Init+0xc8>)
 8000678:	f001 f9a8 	bl	80019cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB13 PB14 PB15
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800067c:	f24e 0342 	movw	r3, #57410	@ 0xe042
 8000680:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000682:	2301      	movs	r3, #1
 8000684:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068a:	2300      	movs	r3, #0
 800068c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	4619      	mov	r1, r3
 8000694:	4805      	ldr	r0, [pc, #20]	@ (80006ac <MX_GPIO_Init+0xcc>)
 8000696:	f001 f999 	bl	80019cc <HAL_GPIO_Init>

}
 800069a:	bf00      	nop
 800069c:	3720      	adds	r7, #32
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40020000 	.word	0x40020000
 80006ac:	40020400 	.word	0x40020400

080006b0 <_write>:
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
int _write(int file, unsigned char* p, int len)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, p, len, 100);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	b29a      	uxth	r2, r3
 80006c0:	2364      	movs	r3, #100	@ 0x64
 80006c2:	68b9      	ldr	r1, [r7, #8]
 80006c4:	4807      	ldr	r0, [pc, #28]	@ (80006e4 <_write+0x34>)
 80006c6:	f003 fb19 	bl	8003cfc <HAL_UART_Transmit>
 80006ca:	4603      	mov	r3, r0
 80006cc:	75fb      	strb	r3, [r7, #23]
    return (status == HAL_OK ? len : 0);
 80006ce:	7dfb      	ldrb	r3, [r7, #23]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d101      	bne.n	80006d8 <_write+0x28>
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	e000      	b.n	80006da <_write+0x2a>
 80006d8:	2300      	movs	r3, #0
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3718      	adds	r7, #24
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	2000018c 	.word	0x2000018c

080006e8 <HCSR04_TRIGGER>:
void Car_Right(void);
void Car_Stop(void);

// 초음파 트리거
void HCSR04_TRIGGER(GPIO_TypeDef* port, uint16_t pin)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	807b      	strh	r3, [r7, #2]
  HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 80006f4:	887b      	ldrh	r3, [r7, #2]
 80006f6:	2200      	movs	r2, #0
 80006f8:	4619      	mov	r1, r3
 80006fa:	6878      	ldr	r0, [r7, #4]
 80006fc:	f001 faea 	bl	8001cd4 <HAL_GPIO_WritePin>
  delay_us(2);
 8000700:	2002      	movs	r0, #2
 8000702:	f7ff ff53 	bl	80005ac <delay_us>
  HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 8000706:	887b      	ldrh	r3, [r7, #2]
 8000708:	2201      	movs	r2, #1
 800070a:	4619      	mov	r1, r3
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f001 fae1 	bl	8001cd4 <HAL_GPIO_WritePin>
  delay_us(10);
 8000712:	200a      	movs	r0, #10
 8000714:	f7ff ff4a 	bl	80005ac <delay_us>
  HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8000718:	887b      	ldrh	r3, [r7, #2]
 800071a:	2200      	movs	r2, #0
 800071c:	4619      	mov	r1, r3
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f001 fad8 	bl	8001cd4 <HAL_GPIO_WritePin>

  __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC1);
 8000724:	4b05      	ldr	r3, [pc, #20]	@ (800073c <HCSR04_TRIGGER+0x54>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	68da      	ldr	r2, [r3, #12]
 800072a:	4b04      	ldr	r3, [pc, #16]	@ (800073c <HCSR04_TRIGGER+0x54>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	f042 0202 	orr.w	r2, r2, #2
 8000732:	60da      	str	r2, [r3, #12]

}
 8000734:	bf00      	nop
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	200000b4 	.word	0x200000b4

08000740 <HAL_TIM_IC_CaptureCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* --- 캡처 콜백 --- */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
   /* --- CENTER --- */
   if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	7f1b      	ldrb	r3, [r3, #28]
 800074c:	2b01      	cmp	r3, #1
 800074e:	d159      	bne.n	8000804 <HAL_TIM_IC_CaptureCallback+0xc4>
   {
       if(captureCenterFlag == 0)
 8000750:	4b8c      	ldr	r3, [pc, #560]	@ (8000984 <HAL_TIM_IC_CaptureCallback+0x244>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d11b      	bne.n	8000790 <HAL_TIM_IC_CaptureCallback+0x50>
       {
           IC_Center1 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 8000758:	2100      	movs	r1, #0
 800075a:	488b      	ldr	r0, [pc, #556]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 800075c:	f002 fda0 	bl	80032a0 <HAL_TIM_ReadCapturedValue>
 8000760:	4603      	mov	r3, r0
 8000762:	b29a      	uxth	r2, r3
 8000764:	4b89      	ldr	r3, [pc, #548]	@ (800098c <HAL_TIM_IC_CaptureCallback+0x24c>)
 8000766:	801a      	strh	r2, [r3, #0]
           captureCenterFlag = 1;
 8000768:	4b86      	ldr	r3, [pc, #536]	@ (8000984 <HAL_TIM_IC_CaptureCallback+0x244>)
 800076a:	2201      	movs	r2, #1
 800076c:	701a      	strb	r2, [r3, #0]
           __HAL_TIM_SET_CAPTUREPOLARITY(&htim3, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 800076e:	4b86      	ldr	r3, [pc, #536]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	6a1a      	ldr	r2, [r3, #32]
 8000774:	4b84      	ldr	r3, [pc, #528]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f022 020a 	bic.w	r2, r2, #10
 800077c:	621a      	str	r2, [r3, #32]
 800077e:	4b82      	ldr	r3, [pc, #520]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	6a1a      	ldr	r2, [r3, #32]
 8000784:	4b80      	ldr	r3, [pc, #512]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f042 0202 	orr.w	r2, r2, #2
 800078c:	621a      	str	r2, [r3, #32]
 800078e:	e039      	b.n	8000804 <HAL_TIM_IC_CaptureCallback+0xc4>
       }
       else
       {
           IC_Center2 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 8000790:	2100      	movs	r1, #0
 8000792:	487d      	ldr	r0, [pc, #500]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000794:	f002 fd84 	bl	80032a0 <HAL_TIM_ReadCapturedValue>
 8000798:	4603      	mov	r3, r0
 800079a:	b29a      	uxth	r2, r3
 800079c:	4b7c      	ldr	r3, [pc, #496]	@ (8000990 <HAL_TIM_IC_CaptureCallback+0x250>)
 800079e:	801a      	strh	r2, [r3, #0]
           __HAL_TIM_SET_CAPTUREPOLARITY(&htim3, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80007a0:	4b79      	ldr	r3, [pc, #484]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	6a1a      	ldr	r2, [r3, #32]
 80007a6:	4b78      	ldr	r3, [pc, #480]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f022 020a 	bic.w	r2, r2, #10
 80007ae:	621a      	str	r2, [r3, #32]
 80007b0:	4b75      	ldr	r3, [pc, #468]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	4b74      	ldr	r3, [pc, #464]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	6a12      	ldr	r2, [r2, #32]
 80007ba:	621a      	str	r2, [r3, #32]
           echoTimeCenter = (IC_Center2 > IC_Center1) ? (IC_Center2 - IC_Center1) : (0xFFFF - IC_Center1 + IC_Center2);
 80007bc:	4b74      	ldr	r3, [pc, #464]	@ (8000990 <HAL_TIM_IC_CaptureCallback+0x250>)
 80007be:	881a      	ldrh	r2, [r3, #0]
 80007c0:	4b72      	ldr	r3, [pc, #456]	@ (800098c <HAL_TIM_IC_CaptureCallback+0x24c>)
 80007c2:	881b      	ldrh	r3, [r3, #0]
 80007c4:	429a      	cmp	r2, r3
 80007c6:	d906      	bls.n	80007d6 <HAL_TIM_IC_CaptureCallback+0x96>
 80007c8:	4b71      	ldr	r3, [pc, #452]	@ (8000990 <HAL_TIM_IC_CaptureCallback+0x250>)
 80007ca:	881a      	ldrh	r2, [r3, #0]
 80007cc:	4b6f      	ldr	r3, [pc, #444]	@ (800098c <HAL_TIM_IC_CaptureCallback+0x24c>)
 80007ce:	881b      	ldrh	r3, [r3, #0]
 80007d0:	1ad3      	subs	r3, r2, r3
 80007d2:	b29b      	uxth	r3, r3
 80007d4:	e007      	b.n	80007e6 <HAL_TIM_IC_CaptureCallback+0xa6>
 80007d6:	4b6e      	ldr	r3, [pc, #440]	@ (8000990 <HAL_TIM_IC_CaptureCallback+0x250>)
 80007d8:	881a      	ldrh	r2, [r3, #0]
 80007da:	4b6c      	ldr	r3, [pc, #432]	@ (800098c <HAL_TIM_IC_CaptureCallback+0x24c>)
 80007dc:	881b      	ldrh	r3, [r3, #0]
 80007de:	1ad3      	subs	r3, r2, r3
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	3b01      	subs	r3, #1
 80007e4:	b29b      	uxth	r3, r3
 80007e6:	4a6b      	ldr	r2, [pc, #428]	@ (8000994 <HAL_TIM_IC_CaptureCallback+0x254>)
 80007e8:	8013      	strh	r3, [r2, #0]
           distance = echoTimeCenter / 58;
 80007ea:	4b6a      	ldr	r3, [pc, #424]	@ (8000994 <HAL_TIM_IC_CaptureCallback+0x254>)
 80007ec:	881b      	ldrh	r3, [r3, #0]
 80007ee:	4a6a      	ldr	r2, [pc, #424]	@ (8000998 <HAL_TIM_IC_CaptureCallback+0x258>)
 80007f0:	fba2 2303 	umull	r2, r3, r2, r3
 80007f4:	095b      	lsrs	r3, r3, #5
 80007f6:	b29b      	uxth	r3, r3
 80007f8:	b2da      	uxtb	r2, r3
 80007fa:	4b68      	ldr	r3, [pc, #416]	@ (800099c <HAL_TIM_IC_CaptureCallback+0x25c>)
 80007fc:	701a      	strb	r2, [r3, #0]
           captureCenterFlag = 0;
 80007fe:	4b61      	ldr	r3, [pc, #388]	@ (8000984 <HAL_TIM_IC_CaptureCallback+0x244>)
 8000800:	2200      	movs	r2, #0
 8000802:	701a      	strb	r2, [r3, #0]
       }
   }

   /* --- LEFT --- */
   if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	7f1b      	ldrb	r3, [r3, #28]
 8000808:	2b02      	cmp	r3, #2
 800080a:	d159      	bne.n	80008c0 <HAL_TIM_IC_CaptureCallback+0x180>
   {
       if(captureLeftFlag == 0)
 800080c:	4b64      	ldr	r3, [pc, #400]	@ (80009a0 <HAL_TIM_IC_CaptureCallback+0x260>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d11b      	bne.n	800084c <HAL_TIM_IC_CaptureCallback+0x10c>
       {
           IC_Left1 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 8000814:	2104      	movs	r1, #4
 8000816:	485c      	ldr	r0, [pc, #368]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000818:	f002 fd42 	bl	80032a0 <HAL_TIM_ReadCapturedValue>
 800081c:	4603      	mov	r3, r0
 800081e:	b29a      	uxth	r2, r3
 8000820:	4b60      	ldr	r3, [pc, #384]	@ (80009a4 <HAL_TIM_IC_CaptureCallback+0x264>)
 8000822:	801a      	strh	r2, [r3, #0]
           captureLeftFlag = 1;
 8000824:	4b5e      	ldr	r3, [pc, #376]	@ (80009a0 <HAL_TIM_IC_CaptureCallback+0x260>)
 8000826:	2201      	movs	r2, #1
 8000828:	701a      	strb	r2, [r3, #0]
           __HAL_TIM_SET_CAPTUREPOLARITY(&htim3, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 800082a:	4b57      	ldr	r3, [pc, #348]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	6a1a      	ldr	r2, [r3, #32]
 8000830:	4b55      	ldr	r3, [pc, #340]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8000838:	621a      	str	r2, [r3, #32]
 800083a:	4b53      	ldr	r3, [pc, #332]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	6a1a      	ldr	r2, [r3, #32]
 8000840:	4b51      	ldr	r3, [pc, #324]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f042 0220 	orr.w	r2, r2, #32
 8000848:	621a      	str	r2, [r3, #32]
 800084a:	e039      	b.n	80008c0 <HAL_TIM_IC_CaptureCallback+0x180>
       }
       else
       {
           IC_Left2 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 800084c:	2104      	movs	r1, #4
 800084e:	484e      	ldr	r0, [pc, #312]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000850:	f002 fd26 	bl	80032a0 <HAL_TIM_ReadCapturedValue>
 8000854:	4603      	mov	r3, r0
 8000856:	b29a      	uxth	r2, r3
 8000858:	4b53      	ldr	r3, [pc, #332]	@ (80009a8 <HAL_TIM_IC_CaptureCallback+0x268>)
 800085a:	801a      	strh	r2, [r3, #0]
           __HAL_TIM_SET_CAPTUREPOLARITY(&htim3, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 800085c:	4b4a      	ldr	r3, [pc, #296]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	6a1a      	ldr	r2, [r3, #32]
 8000862:	4b49      	ldr	r3, [pc, #292]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800086a:	621a      	str	r2, [r3, #32]
 800086c:	4b46      	ldr	r3, [pc, #280]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	4b45      	ldr	r3, [pc, #276]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	6a12      	ldr	r2, [r2, #32]
 8000876:	621a      	str	r2, [r3, #32]
           echoTimeLeft = (IC_Left2 > IC_Left1) ? (IC_Left2 - IC_Left1) : (0xFFFF - IC_Left1 + IC_Left2);
 8000878:	4b4b      	ldr	r3, [pc, #300]	@ (80009a8 <HAL_TIM_IC_CaptureCallback+0x268>)
 800087a:	881a      	ldrh	r2, [r3, #0]
 800087c:	4b49      	ldr	r3, [pc, #292]	@ (80009a4 <HAL_TIM_IC_CaptureCallback+0x264>)
 800087e:	881b      	ldrh	r3, [r3, #0]
 8000880:	429a      	cmp	r2, r3
 8000882:	d906      	bls.n	8000892 <HAL_TIM_IC_CaptureCallback+0x152>
 8000884:	4b48      	ldr	r3, [pc, #288]	@ (80009a8 <HAL_TIM_IC_CaptureCallback+0x268>)
 8000886:	881a      	ldrh	r2, [r3, #0]
 8000888:	4b46      	ldr	r3, [pc, #280]	@ (80009a4 <HAL_TIM_IC_CaptureCallback+0x264>)
 800088a:	881b      	ldrh	r3, [r3, #0]
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	b29b      	uxth	r3, r3
 8000890:	e007      	b.n	80008a2 <HAL_TIM_IC_CaptureCallback+0x162>
 8000892:	4b45      	ldr	r3, [pc, #276]	@ (80009a8 <HAL_TIM_IC_CaptureCallback+0x268>)
 8000894:	881a      	ldrh	r2, [r3, #0]
 8000896:	4b43      	ldr	r3, [pc, #268]	@ (80009a4 <HAL_TIM_IC_CaptureCallback+0x264>)
 8000898:	881b      	ldrh	r3, [r3, #0]
 800089a:	1ad3      	subs	r3, r2, r3
 800089c:	b29b      	uxth	r3, r3
 800089e:	3b01      	subs	r3, #1
 80008a0:	b29b      	uxth	r3, r3
 80008a2:	4a42      	ldr	r2, [pc, #264]	@ (80009ac <HAL_TIM_IC_CaptureCallback+0x26c>)
 80008a4:	8013      	strh	r3, [r2, #0]
           distance_Left = echoTimeLeft / 58;
 80008a6:	4b41      	ldr	r3, [pc, #260]	@ (80009ac <HAL_TIM_IC_CaptureCallback+0x26c>)
 80008a8:	881b      	ldrh	r3, [r3, #0]
 80008aa:	4a3b      	ldr	r2, [pc, #236]	@ (8000998 <HAL_TIM_IC_CaptureCallback+0x258>)
 80008ac:	fba2 2303 	umull	r2, r3, r2, r3
 80008b0:	095b      	lsrs	r3, r3, #5
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	4b3e      	ldr	r3, [pc, #248]	@ (80009b0 <HAL_TIM_IC_CaptureCallback+0x270>)
 80008b8:	701a      	strb	r2, [r3, #0]
           captureLeftFlag = 0;
 80008ba:	4b39      	ldr	r3, [pc, #228]	@ (80009a0 <HAL_TIM_IC_CaptureCallback+0x260>)
 80008bc:	2200      	movs	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
       }
   }

   /* --- RIGHT --- */
   if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	7f1b      	ldrb	r3, [r3, #28]
 80008c4:	2b04      	cmp	r3, #4
 80008c6:	d159      	bne.n	800097c <HAL_TIM_IC_CaptureCallback+0x23c>
   {
       if(captureRightFlag == 0)
 80008c8:	4b3a      	ldr	r3, [pc, #232]	@ (80009b4 <HAL_TIM_IC_CaptureCallback+0x274>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d11b      	bne.n	8000908 <HAL_TIM_IC_CaptureCallback+0x1c8>
       {
           IC_Right1 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_3);
 80008d0:	2108      	movs	r1, #8
 80008d2:	482d      	ldr	r0, [pc, #180]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 80008d4:	f002 fce4 	bl	80032a0 <HAL_TIM_ReadCapturedValue>
 80008d8:	4603      	mov	r3, r0
 80008da:	b29a      	uxth	r2, r3
 80008dc:	4b36      	ldr	r3, [pc, #216]	@ (80009b8 <HAL_TIM_IC_CaptureCallback+0x278>)
 80008de:	801a      	strh	r2, [r3, #0]
           captureRightFlag = 1;
 80008e0:	4b34      	ldr	r3, [pc, #208]	@ (80009b4 <HAL_TIM_IC_CaptureCallback+0x274>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	701a      	strb	r2, [r3, #0]
           __HAL_TIM_SET_CAPTUREPOLARITY(&htim3, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_FALLING);
 80008e6:	4b28      	ldr	r3, [pc, #160]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	6a1a      	ldr	r2, [r3, #32]
 80008ec:	4b26      	ldr	r3, [pc, #152]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f422 6220 	bic.w	r2, r2, #2560	@ 0xa00
 80008f4:	621a      	str	r2, [r3, #32]
 80008f6:	4b24      	ldr	r3, [pc, #144]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	6a1a      	ldr	r2, [r3, #32]
 80008fc:	4b22      	ldr	r3, [pc, #136]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000904:	621a      	str	r2, [r3, #32]
           echoTimeRight = (IC_Right2 > IC_Right1) ? (IC_Right2 - IC_Right1) : (0xFFFF - IC_Right1 + IC_Right2);
           distance_Right = echoTimeRight / 58;
           captureRightFlag = 0;
       }
   }
}
 8000906:	e039      	b.n	800097c <HAL_TIM_IC_CaptureCallback+0x23c>
           IC_Right2 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_3);
 8000908:	2108      	movs	r1, #8
 800090a:	481f      	ldr	r0, [pc, #124]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 800090c:	f002 fcc8 	bl	80032a0 <HAL_TIM_ReadCapturedValue>
 8000910:	4603      	mov	r3, r0
 8000912:	b29a      	uxth	r2, r3
 8000914:	4b29      	ldr	r3, [pc, #164]	@ (80009bc <HAL_TIM_IC_CaptureCallback+0x27c>)
 8000916:	801a      	strh	r2, [r3, #0]
           __HAL_TIM_SET_CAPTUREPOLARITY(&htim3, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_RISING);
 8000918:	4b1b      	ldr	r3, [pc, #108]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	6a1a      	ldr	r2, [r3, #32]
 800091e:	4b1a      	ldr	r3, [pc, #104]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f422 6220 	bic.w	r2, r2, #2560	@ 0xa00
 8000926:	621a      	str	r2, [r3, #32]
 8000928:	4b17      	ldr	r3, [pc, #92]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	4b16      	ldr	r3, [pc, #88]	@ (8000988 <HAL_TIM_IC_CaptureCallback+0x248>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	6a12      	ldr	r2, [r2, #32]
 8000932:	621a      	str	r2, [r3, #32]
           echoTimeRight = (IC_Right2 > IC_Right1) ? (IC_Right2 - IC_Right1) : (0xFFFF - IC_Right1 + IC_Right2);
 8000934:	4b21      	ldr	r3, [pc, #132]	@ (80009bc <HAL_TIM_IC_CaptureCallback+0x27c>)
 8000936:	881a      	ldrh	r2, [r3, #0]
 8000938:	4b1f      	ldr	r3, [pc, #124]	@ (80009b8 <HAL_TIM_IC_CaptureCallback+0x278>)
 800093a:	881b      	ldrh	r3, [r3, #0]
 800093c:	429a      	cmp	r2, r3
 800093e:	d906      	bls.n	800094e <HAL_TIM_IC_CaptureCallback+0x20e>
 8000940:	4b1e      	ldr	r3, [pc, #120]	@ (80009bc <HAL_TIM_IC_CaptureCallback+0x27c>)
 8000942:	881a      	ldrh	r2, [r3, #0]
 8000944:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8000946:	881b      	ldrh	r3, [r3, #0]
 8000948:	1ad3      	subs	r3, r2, r3
 800094a:	b29b      	uxth	r3, r3
 800094c:	e007      	b.n	800095e <HAL_TIM_IC_CaptureCallback+0x21e>
 800094e:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <HAL_TIM_IC_CaptureCallback+0x27c>)
 8000950:	881a      	ldrh	r2, [r3, #0]
 8000952:	4b19      	ldr	r3, [pc, #100]	@ (80009b8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8000954:	881b      	ldrh	r3, [r3, #0]
 8000956:	1ad3      	subs	r3, r2, r3
 8000958:	b29b      	uxth	r3, r3
 800095a:	3b01      	subs	r3, #1
 800095c:	b29b      	uxth	r3, r3
 800095e:	4a18      	ldr	r2, [pc, #96]	@ (80009c0 <HAL_TIM_IC_CaptureCallback+0x280>)
 8000960:	8013      	strh	r3, [r2, #0]
           distance_Right = echoTimeRight / 58;
 8000962:	4b17      	ldr	r3, [pc, #92]	@ (80009c0 <HAL_TIM_IC_CaptureCallback+0x280>)
 8000964:	881b      	ldrh	r3, [r3, #0]
 8000966:	4a0c      	ldr	r2, [pc, #48]	@ (8000998 <HAL_TIM_IC_CaptureCallback+0x258>)
 8000968:	fba2 2303 	umull	r2, r3, r2, r3
 800096c:	095b      	lsrs	r3, r3, #5
 800096e:	b29b      	uxth	r3, r3
 8000970:	b2da      	uxtb	r2, r3
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <HAL_TIM_IC_CaptureCallback+0x284>)
 8000974:	701a      	strb	r2, [r3, #0]
           captureRightFlag = 0;
 8000976:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <HAL_TIM_IC_CaptureCallback+0x274>)
 8000978:	2200      	movs	r2, #0
 800097a:	701a      	strb	r2, [r3, #0]
}
 800097c:	bf00      	nop
 800097e:	3708      	adds	r7, #8
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20000091 	.word	0x20000091
 8000988:	200000b4 	.word	0x200000b4
 800098c:	20000088 	.word	0x20000088
 8000990:	2000008a 	.word	0x2000008a
 8000994:	20000096 	.word	0x20000096
 8000998:	8d3dcb09 	.word	0x8d3dcb09
 800099c:	2000009b 	.word	0x2000009b
 80009a0:	20000090 	.word	0x20000090
 80009a4:	20000084 	.word	0x20000084
 80009a8:	20000086 	.word	0x20000086
 80009ac:	20000094 	.word	0x20000094
 80009b0:	2000009a 	.word	0x2000009a
 80009b4:	20000092 	.word	0x20000092
 80009b8:	2000008c 	.word	0x2000008c
 80009bc:	2000008e 	.word	0x2000008e
 80009c0:	20000098 	.word	0x20000098
 80009c4:	2000009c 	.word	0x2000009c

080009c8 <Car_Forward>:



/* --- 모터 제어 함수 --- */
void Car_Forward()
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80009cc:	2200      	movs	r2, #0
 80009ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d2:	480b      	ldr	r0, [pc, #44]	@ (8000a00 <Car_Forward+0x38>)
 80009d4:	f001 f97e 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80009d8:	2201      	movs	r2, #1
 80009da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009de:	4808      	ldr	r0, [pc, #32]	@ (8000a00 <Car_Forward+0x38>)
 80009e0:	f001 f978 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80009e4:	2200      	movs	r2, #0
 80009e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009ea:	4805      	ldr	r0, [pc, #20]	@ (8000a00 <Car_Forward+0x38>)
 80009ec:	f001 f972 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80009f0:	2201      	movs	r2, #1
 80009f2:	2102      	movs	r1, #2
 80009f4:	4802      	ldr	r0, [pc, #8]	@ (8000a00 <Car_Forward+0x38>)
 80009f6:	f001 f96d 	bl	8001cd4 <HAL_GPIO_WritePin>
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	40020400 	.word	0x40020400

08000a04 <Car_Backward>:

void Car_Backward()
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8000a08:	2201      	movs	r2, #1
 8000a0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a0e:	480b      	ldr	r0, [pc, #44]	@ (8000a3c <Car_Backward+0x38>)
 8000a10:	f001 f960 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a1a:	4808      	ldr	r0, [pc, #32]	@ (8000a3c <Car_Backward+0x38>)
 8000a1c:	f001 f95a 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000a20:	2201      	movs	r2, #1
 8000a22:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a26:	4805      	ldr	r0, [pc, #20]	@ (8000a3c <Car_Backward+0x38>)
 8000a28:	f001 f954 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2102      	movs	r1, #2
 8000a30:	4802      	ldr	r0, [pc, #8]	@ (8000a3c <Car_Backward+0x38>)
 8000a32:	f001 f94f 	bl	8001cd4 <HAL_GPIO_WritePin>
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40020400 	.word	0x40020400

08000a40 <Car_Left>:

void Car_Left()
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8000a44:	2201      	movs	r2, #1
 8000a46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a4a:	480b      	ldr	r0, [pc, #44]	@ (8000a78 <Car_Left+0x38>)
 8000a4c:	f001 f942 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000a50:	2200      	movs	r2, #0
 8000a52:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a56:	4808      	ldr	r0, [pc, #32]	@ (8000a78 <Car_Left+0x38>)
 8000a58:	f001 f93c 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a62:	4805      	ldr	r0, [pc, #20]	@ (8000a78 <Car_Left+0x38>)
 8000a64:	f001 f936 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000a68:	2201      	movs	r2, #1
 8000a6a:	2102      	movs	r1, #2
 8000a6c:	4802      	ldr	r0, [pc, #8]	@ (8000a78 <Car_Left+0x38>)
 8000a6e:	f001 f931 	bl	8001cd4 <HAL_GPIO_WritePin>
}
 8000a72:	bf00      	nop
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40020400 	.word	0x40020400

08000a7c <Car_Right>:

void Car_Right()
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a86:	480b      	ldr	r0, [pc, #44]	@ (8000ab4 <Car_Right+0x38>)
 8000a88:	f001 f924 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a92:	4808      	ldr	r0, [pc, #32]	@ (8000ab4 <Car_Right+0x38>)
 8000a94:	f001 f91e 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000a98:	2201      	movs	r2, #1
 8000a9a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a9e:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <Car_Right+0x38>)
 8000aa0:	f001 f918 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2102      	movs	r1, #2
 8000aa8:	4802      	ldr	r0, [pc, #8]	@ (8000ab4 <Car_Right+0x38>)
 8000aaa:	f001 f913 	bl	8001cd4 <HAL_GPIO_WritePin>
}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40020400 	.word	0x40020400

08000ab8 <Car_Stop>:

void Car_Stop()
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8000abc:	2201      	movs	r2, #1
 8000abe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ac2:	480b      	ldr	r0, [pc, #44]	@ (8000af0 <Car_Stop+0x38>)
 8000ac4:	f001 f906 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ace:	4808      	ldr	r0, [pc, #32]	@ (8000af0 <Car_Stop+0x38>)
 8000ad0:	f001 f900 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ada:	4805      	ldr	r0, [pc, #20]	@ (8000af0 <Car_Stop+0x38>)
 8000adc:	f001 f8fa 	bl	8001cd4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	2102      	movs	r1, #2
 8000ae4:	4802      	ldr	r0, [pc, #8]	@ (8000af0 <Car_Stop+0x38>)
 8000ae6:	f001 f8f5 	bl	8001cd4 <HAL_GPIO_WritePin>
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40020400 	.word	0x40020400

08000af4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000af8:	f000 fd2e 	bl	8001558 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000afc:	f000 f912 	bl	8000d24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b00:	f7ff fd6e 	bl	80005e0 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000b04:	f000 fa8c 	bl	8001020 <MX_TIM3_Init>
  MX_TIM11_Init();
 8000b08:	f000 fb76 	bl	80011f8 <MX_TIM11_Init>
  MX_USART2_UART_Init();
 8000b0c:	f000 fc80 	bl	8001410 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8000b10:	f000 faf0 	bl	80010f4 <MX_TIM4_Init>

  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim11);   // for delay_us() function
 8000b14:	4873      	ldr	r0, [pc, #460]	@ (8000ce4 <main+0x1f0>)
 8000b16:	f001 fddf 	bl	80026d8 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	4872      	ldr	r0, [pc, #456]	@ (8000ce8 <main+0x1f4>)
 8000b1e:	f001 ff8f 	bl	8002a40 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8000b22:	2104      	movs	r1, #4
 8000b24:	4870      	ldr	r0, [pc, #448]	@ (8000ce8 <main+0x1f4>)
 8000b26:	f001 ff8b 	bl	8002a40 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 8000b2a:	2108      	movs	r1, #8
 8000b2c:	486e      	ldr	r0, [pc, #440]	@ (8000ce8 <main+0x1f4>)
 8000b2e:	f001 ff87 	bl	8002a40 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000b32:	2104      	movs	r1, #4
 8000b34:	486d      	ldr	r0, [pc, #436]	@ (8000cec <main+0x1f8>)
 8000b36:	f001 fe83 	bl	8002840 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000b3a:	2108      	movs	r1, #8
 8000b3c:	486b      	ldr	r0, [pc, #428]	@ (8000cec <main+0x1f8>)
 8000b3e:	f001 fe7f 	bl	8002840 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_IT(&huart2, &rxData, 1);
 8000b42:	2201      	movs	r2, #1
 8000b44:	496a      	ldr	r1, [pc, #424]	@ (8000cf0 <main+0x1fc>)
 8000b46:	486b      	ldr	r0, [pc, #428]	@ (8000cf4 <main+0x200>)
 8000b48:	f003 f963 	bl	8003e12 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    now = HAL_GetTick();
 8000b4c:	f000 fd6a 	bl	8001624 <HAL_GetTick>
 8000b50:	4603      	mov	r3, r0
 8000b52:	4a69      	ldr	r2, [pc, #420]	@ (8000cf8 <main+0x204>)
 8000b54:	6013      	str	r3, [r2, #0]

        /* --- 50ms마다 초음파 트리거 --- */
        if (now - previous_trigger_time >= 50)
 8000b56:	4b68      	ldr	r3, [pc, #416]	@ (8000cf8 <main+0x204>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	4b68      	ldr	r3, [pc, #416]	@ (8000cfc <main+0x208>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	2b31      	cmp	r3, #49	@ 0x31
 8000b62:	d922      	bls.n	8000baa <main+0xb6>
        {
            previous_trigger_time = now;
 8000b64:	4b64      	ldr	r3, [pc, #400]	@ (8000cf8 <main+0x204>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a64      	ldr	r2, [pc, #400]	@ (8000cfc <main+0x208>)
 8000b6a:	6013      	str	r3, [r2, #0]

            if (sensor_state == 0)
 8000b6c:	4b64      	ldr	r3, [pc, #400]	@ (8000d00 <main+0x20c>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d107      	bne.n	8000b84 <main+0x90>
            {
                HCSR04_TRIGGER(TRIG_LEFT_PORT, TRIG_LEFT_PIN);
 8000b74:	2140      	movs	r1, #64	@ 0x40
 8000b76:	4863      	ldr	r0, [pc, #396]	@ (8000d04 <main+0x210>)
 8000b78:	f7ff fdb6 	bl	80006e8 <HCSR04_TRIGGER>
                sensor_state = 1;
 8000b7c:	4b60      	ldr	r3, [pc, #384]	@ (8000d00 <main+0x20c>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	701a      	strb	r2, [r3, #0]
 8000b82:	e012      	b.n	8000baa <main+0xb6>
            }
            else if (sensor_state == 1)
 8000b84:	4b5e      	ldr	r3, [pc, #376]	@ (8000d00 <main+0x20c>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d107      	bne.n	8000b9c <main+0xa8>
            {
                HCSR04_TRIGGER(TRIG_CENTER_PORT, TRIG_CENTER_PIN);
 8000b8c:	2120      	movs	r1, #32
 8000b8e:	485e      	ldr	r0, [pc, #376]	@ (8000d08 <main+0x214>)
 8000b90:	f7ff fdaa 	bl	80006e8 <HCSR04_TRIGGER>
                sensor_state = 2;
 8000b94:	4b5a      	ldr	r3, [pc, #360]	@ (8000d00 <main+0x20c>)
 8000b96:	2202      	movs	r2, #2
 8000b98:	701a      	strb	r2, [r3, #0]
 8000b9a:	e006      	b.n	8000baa <main+0xb6>
            }
            else
            {
                HCSR04_TRIGGER(TRIG_RIGHT_PORT, TRIG_RIGHT_PIN);
 8000b9c:	2110      	movs	r1, #16
 8000b9e:	485a      	ldr	r0, [pc, #360]	@ (8000d08 <main+0x214>)
 8000ba0:	f7ff fda2 	bl	80006e8 <HCSR04_TRIGGER>
                sensor_state = 0;
 8000ba4:	4b56      	ldr	r3, [pc, #344]	@ (8000d00 <main+0x20c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	701a      	strb	r2, [r3, #0]
            }
        }

        /* --- 100ms마다 주행 판단 --- */
        if (now - lastDecisionTime >= 100)
 8000baa:	4b53      	ldr	r3, [pc, #332]	@ (8000cf8 <main+0x204>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	4b57      	ldr	r3, [pc, #348]	@ (8000d0c <main+0x218>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	1ad3      	subs	r3, r2, r3
 8000bb4:	2b63      	cmp	r3, #99	@ 0x63
 8000bb6:	d9c9      	bls.n	8000b4c <main+0x58>
        {
            lastDecisionTime = now;
 8000bb8:	4b4f      	ldr	r3, [pc, #316]	@ (8000cf8 <main+0x204>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a53      	ldr	r2, [pc, #332]	@ (8000d0c <main+0x218>)
 8000bbe:	6013      	str	r3, [r2, #0]

            printf("L:%d C:%d R:%d\r\n", distance_Left, distance, distance_Right);
 8000bc0:	4b53      	ldr	r3, [pc, #332]	@ (8000d10 <main+0x21c>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4b53      	ldr	r3, [pc, #332]	@ (8000d14 <main+0x220>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	461a      	mov	r2, r3
 8000bcc:	4b52      	ldr	r3, [pc, #328]	@ (8000d18 <main+0x224>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	4852      	ldr	r0, [pc, #328]	@ (8000d1c <main+0x228>)
 8000bd2:	f004 f97b 	bl	8004ecc <iprintf>

            // 기본 속도
            TIM4->CCR2 = 900;
 8000bd6:	4b52      	ldr	r3, [pc, #328]	@ (8000d20 <main+0x22c>)
 8000bd8:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8000bdc:	639a      	str	r2, [r3, #56]	@ 0x38
            TIM4->CCR3 = 900;
 8000bde:	4b50      	ldr	r3, [pc, #320]	@ (8000d20 <main+0x22c>)
 8000be0:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8000be4:	63da      	str	r2, [r3, #60]	@ 0x3c

            if (distance < 40 )
 8000be6:	4b4b      	ldr	r3, [pc, #300]	@ (8000d14 <main+0x220>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b27      	cmp	r3, #39	@ 0x27
 8000bec:	d82f      	bhi.n	8000c4e <main+0x15a>
            {

                // 좌우 비교
                if (distance_Left > distance_Right+10)
 8000bee:	4b48      	ldr	r3, [pc, #288]	@ (8000d10 <main+0x21c>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	4b48      	ldr	r3, [pc, #288]	@ (8000d18 <main+0x224>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	330a      	adds	r3, #10
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	dd0f      	ble.n	8000c1e <main+0x12a>
                {
                   TIM4->CCR2 = 500;
 8000bfe:	4b48      	ldr	r3, [pc, #288]	@ (8000d20 <main+0x22c>)
 8000c00:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c04:	639a      	str	r2, [r3, #56]	@ 0x38
                   TIM4->CCR3 = 900;
 8000c06:	4b46      	ldr	r3, [pc, #280]	@ (8000d20 <main+0x22c>)
 8000c08:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8000c0c:	63da      	str	r2, [r3, #60]	@ 0x3c
                    Car_Left();
 8000c0e:	f7ff ff17 	bl	8000a40 <Car_Left>
                    HAL_Delay(100); // 회전 시간
 8000c12:	2064      	movs	r0, #100	@ 0x64
 8000c14:	f000 fd12 	bl	800163c <HAL_Delay>
                    Car_Stop();
 8000c18:	f7ff ff4e 	bl	8000ab8 <Car_Stop>
 8000c1c:	e796      	b.n	8000b4c <main+0x58>
                }
                else if (distance_Right > distance_Left +10)
 8000c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8000d18 <main+0x224>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	461a      	mov	r2, r3
 8000c24:	4b3a      	ldr	r3, [pc, #232]	@ (8000d10 <main+0x21c>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	330a      	adds	r3, #10
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	dd8e      	ble.n	8000b4c <main+0x58>
                {
                   TIM4->CCR2 = 900;
 8000c2e:	4b3c      	ldr	r3, [pc, #240]	@ (8000d20 <main+0x22c>)
 8000c30:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8000c34:	639a      	str	r2, [r3, #56]	@ 0x38
                   TIM4->CCR3 = 500;
 8000c36:	4b3a      	ldr	r3, [pc, #232]	@ (8000d20 <main+0x22c>)
 8000c38:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c3c:	63da      	str	r2, [r3, #60]	@ 0x3c
                    Car_Right();
 8000c3e:	f7ff ff1d 	bl	8000a7c <Car_Right>
                    HAL_Delay(100); // 회전 시간
 8000c42:	2064      	movs	r0, #100	@ 0x64
 8000c44:	f000 fcfa 	bl	800163c <HAL_Delay>
                    Car_Stop();
 8000c48:	f7ff ff36 	bl	8000ab8 <Car_Stop>
 8000c4c:	e77e      	b.n	8000b4c <main+0x58>

            else
            {
                // 장애물 없음 → 전진

                Car_Forward();
 8000c4e:	f7ff febb 	bl	80009c8 <Car_Forward>

                if (distance < 10 || (distance_Left < 10 || distance_Right < 10)) // 부딫히면 안돼!
 8000c52:	4b30      	ldr	r3, [pc, #192]	@ (8000d14 <main+0x220>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	2b09      	cmp	r3, #9
 8000c58:	d908      	bls.n	8000c6c <main+0x178>
 8000c5a:	4b2d      	ldr	r3, [pc, #180]	@ (8000d10 <main+0x21c>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b09      	cmp	r3, #9
 8000c60:	d904      	bls.n	8000c6c <main+0x178>
 8000c62:	4b2d      	ldr	r3, [pc, #180]	@ (8000d18 <main+0x224>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	2b09      	cmp	r3, #9
 8000c68:	f63f af70 	bhi.w	8000b4c <main+0x58>
                {
                  TIM4->CCR2 = 500;
 8000c6c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d20 <main+0x22c>)
 8000c6e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c72:	639a      	str	r2, [r3, #56]	@ 0x38
                  TIM4->CCR3 = 500;
 8000c74:	4b2a      	ldr	r3, [pc, #168]	@ (8000d20 <main+0x22c>)
 8000c76:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c7a:	63da      	str	r2, [r3, #60]	@ 0x3c
                  Car_Backward();
 8000c7c:	f7ff fec2 	bl	8000a04 <Car_Backward>

                  if (distance_Left > distance_Right +10)
 8000c80:	4b23      	ldr	r3, [pc, #140]	@ (8000d10 <main+0x21c>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	461a      	mov	r2, r3
 8000c86:	4b24      	ldr	r3, [pc, #144]	@ (8000d18 <main+0x224>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	330a      	adds	r3, #10
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	dd0f      	ble.n	8000cb0 <main+0x1bc>
                  {
                     TIM4->CCR2 = 500;
 8000c90:	4b23      	ldr	r3, [pc, #140]	@ (8000d20 <main+0x22c>)
 8000c92:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c96:	639a      	str	r2, [r3, #56]	@ 0x38
                     TIM4->CCR3 = 900;
 8000c98:	4b21      	ldr	r3, [pc, #132]	@ (8000d20 <main+0x22c>)
 8000c9a:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8000c9e:	63da      	str	r2, [r3, #60]	@ 0x3c
                      Car_Left();
 8000ca0:	f7ff fece 	bl	8000a40 <Car_Left>
                      HAL_Delay(100); // 회전 시간
 8000ca4:	2064      	movs	r0, #100	@ 0x64
 8000ca6:	f000 fcc9 	bl	800163c <HAL_Delay>
                      Car_Stop();
 8000caa:	f7ff ff05 	bl	8000ab8 <Car_Stop>
 8000cae:	e74d      	b.n	8000b4c <main+0x58>
                  }
                  else if (distance_Right > distance_Left +10)
 8000cb0:	4b19      	ldr	r3, [pc, #100]	@ (8000d18 <main+0x224>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4b16      	ldr	r3, [pc, #88]	@ (8000d10 <main+0x21c>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	330a      	adds	r3, #10
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	f77f af45 	ble.w	8000b4c <main+0x58>
                  {
                     TIM4->CCR2 = 900;
 8000cc2:	4b17      	ldr	r3, [pc, #92]	@ (8000d20 <main+0x22c>)
 8000cc4:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8000cc8:	639a      	str	r2, [r3, #56]	@ 0x38
                     TIM4->CCR3 = 500;
 8000cca:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <main+0x22c>)
 8000ccc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000cd0:	63da      	str	r2, [r3, #60]	@ 0x3c
                      Car_Right();
 8000cd2:	f7ff fed3 	bl	8000a7c <Car_Right>
                      HAL_Delay(100); // 회전 시간
 8000cd6:	2064      	movs	r0, #100	@ 0x64
 8000cd8:	f000 fcb0 	bl	800163c <HAL_Delay>
                      Car_Stop();
 8000cdc:	f7ff feec 	bl	8000ab8 <Car_Stop>
    now = HAL_GetTick();
 8000ce0:	e734      	b.n	8000b4c <main+0x58>
 8000ce2:	bf00      	nop
 8000ce4:	20000144 	.word	0x20000144
 8000ce8:	200000b4 	.word	0x200000b4
 8000cec:	200000fc 	.word	0x200000fc
 8000cf0:	2000009d 	.word	0x2000009d
 8000cf4:	2000018c 	.word	0x2000018c
 8000cf8:	200000a4 	.word	0x200000a4
 8000cfc:	200000a0 	.word	0x200000a0
 8000d00:	200000a8 	.word	0x200000a8
 8000d04:	40020400 	.word	0x40020400
 8000d08:	40020000 	.word	0x40020000
 8000d0c:	200000ac 	.word	0x200000ac
 8000d10:	2000009a 	.word	0x2000009a
 8000d14:	2000009b 	.word	0x2000009b
 8000d18:	2000009c 	.word	0x2000009c
 8000d1c:	08005bbc 	.word	0x08005bbc
 8000d20:	40000800 	.word	0x40000800

08000d24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b094      	sub	sp, #80	@ 0x50
 8000d28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d2a:	f107 0320 	add.w	r3, r7, #32
 8000d2e:	2230      	movs	r2, #48	@ 0x30
 8000d30:	2100      	movs	r1, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f004 f91f 	bl	8004f76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d38:	f107 030c 	add.w	r3, r7, #12
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	4b27      	ldr	r3, [pc, #156]	@ (8000dec <SystemClock_Config+0xc8>)
 8000d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d50:	4a26      	ldr	r2, [pc, #152]	@ (8000dec <SystemClock_Config+0xc8>)
 8000d52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d58:	4b24      	ldr	r3, [pc, #144]	@ (8000dec <SystemClock_Config+0xc8>)
 8000d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d64:	2300      	movs	r3, #0
 8000d66:	607b      	str	r3, [r7, #4]
 8000d68:	4b21      	ldr	r3, [pc, #132]	@ (8000df0 <SystemClock_Config+0xcc>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a20      	ldr	r2, [pc, #128]	@ (8000df0 <SystemClock_Config+0xcc>)
 8000d6e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000d72:	6013      	str	r3, [r2, #0]
 8000d74:	4b1e      	ldr	r3, [pc, #120]	@ (8000df0 <SystemClock_Config+0xcc>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d80:	2301      	movs	r3, #1
 8000d82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d88:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d8e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d94:	2304      	movs	r3, #4
 8000d96:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000d98:	2364      	movs	r3, #100	@ 0x64
 8000d9a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000da0:	2304      	movs	r3, #4
 8000da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da4:	f107 0320 	add.w	r3, r7, #32
 8000da8:	4618      	mov	r0, r3
 8000daa:	f000 ffad 	bl	8001d08 <HAL_RCC_OscConfig>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000db4:	f000 f81e 	bl	8000df4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db8:	230f      	movs	r3, #15
 8000dba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000dce:	f107 030c 	add.w	r3, r7, #12
 8000dd2:	2103      	movs	r1, #3
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f001 fa0f 	bl	80021f8 <HAL_RCC_ClockConfig>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000de0:	f000 f808 	bl	8000df4 <Error_Handler>
  }
}
 8000de4:	bf00      	nop
 8000de6:	3750      	adds	r7, #80	@ 0x50
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	40023800 	.word	0x40023800
 8000df0:	40007000 	.word	0x40007000

08000df4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df8:	b672      	cpsid	i
}
 8000dfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <Error_Handler+0x8>

08000e00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	607b      	str	r3, [r7, #4]
 8000e0a:	4b10      	ldr	r3, [pc, #64]	@ (8000e4c <HAL_MspInit+0x4c>)
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000e4c <HAL_MspInit+0x4c>)
 8000e10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e16:	4b0d      	ldr	r3, [pc, #52]	@ (8000e4c <HAL_MspInit+0x4c>)
 8000e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e1e:	607b      	str	r3, [r7, #4]
 8000e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	603b      	str	r3, [r7, #0]
 8000e26:	4b09      	ldr	r3, [pc, #36]	@ (8000e4c <HAL_MspInit+0x4c>)
 8000e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e2a:	4a08      	ldr	r2, [pc, #32]	@ (8000e4c <HAL_MspInit+0x4c>)
 8000e2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e32:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <HAL_MspInit+0x4c>)
 8000e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e3a:	603b      	str	r3, [r7, #0]
 8000e3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	40023800 	.word	0x40023800

08000e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <NMI_Handler+0x4>

08000e58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <HardFault_Handler+0x4>

08000e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <MemManage_Handler+0x4>

08000e68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <BusFault_Handler+0x4>

08000e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <UsageFault_Handler+0x4>

08000e78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e86:	b480      	push	{r7}
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr

08000e94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr

08000ea2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea6:	f000 fba9 	bl	80015fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
	...

08000eb0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000eb4:	4802      	ldr	r0, [pc, #8]	@ (8000ec0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000eb6:	f001 fedd 	bl	8002c74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000144 	.word	0x20000144

08000ec4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000ec8:	4802      	ldr	r0, [pc, #8]	@ (8000ed4 <TIM3_IRQHandler+0x10>)
 8000eca:	f001 fed3 	bl	8002c74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	200000b4 	.word	0x200000b4

08000ed8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000edc:	4802      	ldr	r0, [pc, #8]	@ (8000ee8 <USART2_IRQHandler+0x10>)
 8000ede:	f002 ffbd 	bl	8003e5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	2000018c 	.word	0x2000018c

08000eec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]
 8000efc:	e00a      	b.n	8000f14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000efe:	f3af 8000 	nop.w
 8000f02:	4601      	mov	r1, r0
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	1c5a      	adds	r2, r3, #1
 8000f08:	60ba      	str	r2, [r7, #8]
 8000f0a:	b2ca      	uxtb	r2, r1
 8000f0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	3301      	adds	r3, #1
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	697a      	ldr	r2, [r7, #20]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	dbf0      	blt.n	8000efe <_read+0x12>
  }

  return len;
 8000f1c:	687b      	ldr	r3, [r7, #4]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3718      	adds	r7, #24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f26:	b480      	push	{r7}
 8000f28:	b083      	sub	sp, #12
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr

08000f3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	b083      	sub	sp, #12
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f4e:	605a      	str	r2, [r3, #4]
  return 0;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <_isatty>:

int _isatty(int file)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	b083      	sub	sp, #12
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f66:	2301      	movs	r3, #1
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3714      	adds	r7, #20
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
	...

08000f90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f98:	4a14      	ldr	r2, [pc, #80]	@ (8000fec <_sbrk+0x5c>)
 8000f9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ff0 <_sbrk+0x60>)
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa4:	4b13      	ldr	r3, [pc, #76]	@ (8000ff4 <_sbrk+0x64>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d102      	bne.n	8000fb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fac:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <_sbrk+0x64>)
 8000fae:	4a12      	ldr	r2, [pc, #72]	@ (8000ff8 <_sbrk+0x68>)
 8000fb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ff4 <_sbrk+0x64>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d207      	bcs.n	8000fd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc0:	f004 f828 	bl	8005014 <__errno>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fce:	e009      	b.n	8000fe4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd0:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <_sbrk+0x64>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fd6:	4b07      	ldr	r3, [pc, #28]	@ (8000ff4 <_sbrk+0x64>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	4a05      	ldr	r2, [pc, #20]	@ (8000ff4 <_sbrk+0x64>)
 8000fe0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20020000 	.word	0x20020000
 8000ff0:	00000400 	.word	0x00000400
 8000ff4:	200000b0 	.word	0x200000b0
 8000ff8:	20000328 	.word	0x20000328

08000ffc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001000:	4b06      	ldr	r3, [pc, #24]	@ (800101c <SystemInit+0x20>)
 8001002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001006:	4a05      	ldr	r2, [pc, #20]	@ (800101c <SystemInit+0x20>)
 8001008:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800100c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim11;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001026:	f107 0310 	add.w	r3, r7, #16
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001030:	463b      	mov	r3, r7
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800103c:	4b2b      	ldr	r3, [pc, #172]	@ (80010ec <MX_TIM3_Init+0xcc>)
 800103e:	4a2c      	ldr	r2, [pc, #176]	@ (80010f0 <MX_TIM3_Init+0xd0>)
 8001040:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8001042:	4b2a      	ldr	r3, [pc, #168]	@ (80010ec <MX_TIM3_Init+0xcc>)
 8001044:	2263      	movs	r2, #99	@ 0x63
 8001046:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001048:	4b28      	ldr	r3, [pc, #160]	@ (80010ec <MX_TIM3_Init+0xcc>)
 800104a:	2200      	movs	r2, #0
 800104c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65360;
 800104e:	4b27      	ldr	r3, [pc, #156]	@ (80010ec <MX_TIM3_Init+0xcc>)
 8001050:	f64f 7250 	movw	r2, #65360	@ 0xff50
 8001054:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001056:	4b25      	ldr	r3, [pc, #148]	@ (80010ec <MX_TIM3_Init+0xcc>)
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800105c:	4b23      	ldr	r3, [pc, #140]	@ (80010ec <MX_TIM3_Init+0xcc>)
 800105e:	2200      	movs	r2, #0
 8001060:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001062:	4822      	ldr	r0, [pc, #136]	@ (80010ec <MX_TIM3_Init+0xcc>)
 8001064:	f001 fc9c 	bl	80029a0 <HAL_TIM_IC_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800106e:	f7ff fec1 	bl	8000df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001072:	2300      	movs	r3, #0
 8001074:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001076:	2300      	movs	r3, #0
 8001078:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800107a:	f107 0310 	add.w	r3, r7, #16
 800107e:	4619      	mov	r1, r3
 8001080:	481a      	ldr	r0, [pc, #104]	@ (80010ec <MX_TIM3_Init+0xcc>)
 8001082:	f002 fd69 	bl	8003b58 <HAL_TIMEx_MasterConfigSynchronization>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800108c:	f7ff feb2 	bl	8000df4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001090:	2300      	movs	r3, #0
 8001092:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001094:	2301      	movs	r3, #1
 8001096:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001098:	2300      	movs	r3, #0
 800109a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80010a0:	463b      	mov	r3, r7
 80010a2:	2200      	movs	r2, #0
 80010a4:	4619      	mov	r1, r3
 80010a6:	4811      	ldr	r0, [pc, #68]	@ (80010ec <MX_TIM3_Init+0xcc>)
 80010a8:	f001 fed4 	bl	8002e54 <HAL_TIM_IC_ConfigChannel>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80010b2:	f7ff fe9f 	bl	8000df4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80010b6:	463b      	mov	r3, r7
 80010b8:	2204      	movs	r2, #4
 80010ba:	4619      	mov	r1, r3
 80010bc:	480b      	ldr	r0, [pc, #44]	@ (80010ec <MX_TIM3_Init+0xcc>)
 80010be:	f001 fec9 	bl	8002e54 <HAL_TIM_IC_ConfigChannel>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 80010c8:	f7ff fe94 	bl	8000df4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80010cc:	463b      	mov	r3, r7
 80010ce:	2208      	movs	r2, #8
 80010d0:	4619      	mov	r1, r3
 80010d2:	4806      	ldr	r0, [pc, #24]	@ (80010ec <MX_TIM3_Init+0xcc>)
 80010d4:	f001 febe 	bl	8002e54 <HAL_TIM_IC_ConfigChannel>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_TIM3_Init+0xc2>
  {
    Error_Handler();
 80010de:	f7ff fe89 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80010e2:	bf00      	nop
 80010e4:	3718      	adds	r7, #24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200000b4 	.word	0x200000b4
 80010f0:	40000400 	.word	0x40000400

080010f4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08e      	sub	sp, #56	@ 0x38
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001108:	f107 0320 	add.w	r3, r7, #32
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]
 8001120:	615a      	str	r2, [r3, #20]
 8001122:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001124:	4b32      	ldr	r3, [pc, #200]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 8001126:	4a33      	ldr	r2, [pc, #204]	@ (80011f4 <MX_TIM4_Init+0x100>)
 8001128:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 100-1;
 800112a:	4b31      	ldr	r3, [pc, #196]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 800112c:	2263      	movs	r2, #99	@ 0x63
 800112e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001130:	4b2f      	ldr	r3, [pc, #188]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 8001132:	2200      	movs	r2, #0
 8001134:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001136:	4b2e      	ldr	r3, [pc, #184]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 8001138:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800113c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800113e:	4b2c      	ldr	r3, [pc, #176]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 8001140:	2200      	movs	r2, #0
 8001142:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001144:	4b2a      	ldr	r3, [pc, #168]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 8001146:	2200      	movs	r2, #0
 8001148:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800114a:	4829      	ldr	r0, [pc, #164]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 800114c:	f001 fa74 	bl	8002638 <HAL_TIM_Base_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001156:	f7ff fe4d 	bl	8000df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800115a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800115e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001160:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001164:	4619      	mov	r1, r3
 8001166:	4822      	ldr	r0, [pc, #136]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 8001168:	f001 ffd2 	bl	8003110 <HAL_TIM_ConfigClockSource>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001172:	f7ff fe3f 	bl	8000df4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001176:	481e      	ldr	r0, [pc, #120]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 8001178:	f001 fb08 	bl	800278c <HAL_TIM_PWM_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001182:	f7ff fe37 	bl	8000df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001186:	2300      	movs	r3, #0
 8001188:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800118a:	2300      	movs	r3, #0
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800118e:	f107 0320 	add.w	r3, r7, #32
 8001192:	4619      	mov	r1, r3
 8001194:	4816      	ldr	r0, [pc, #88]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 8001196:	f002 fcdf 	bl	8003b58 <HAL_TIMEx_MasterConfigSynchronization>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80011a0:	f7ff fe28 	bl	8000df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011a4:	2360      	movs	r3, #96	@ 0x60
 80011a6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	2204      	movs	r2, #4
 80011b8:	4619      	mov	r1, r3
 80011ba:	480d      	ldr	r0, [pc, #52]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 80011bc:	f001 fee6 	bl	8002f8c <HAL_TIM_PWM_ConfigChannel>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80011c6:	f7ff fe15 	bl	8000df4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	2208      	movs	r2, #8
 80011ce:	4619      	mov	r1, r3
 80011d0:	4807      	ldr	r0, [pc, #28]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 80011d2:	f001 fedb 	bl	8002f8c <HAL_TIM_PWM_ConfigChannel>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80011dc:	f7ff fe0a 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80011e0:	4803      	ldr	r0, [pc, #12]	@ (80011f0 <MX_TIM4_Init+0xfc>)
 80011e2:	f000 f8db 	bl	800139c <HAL_TIM_MspPostInit>

}
 80011e6:	bf00      	nop
 80011e8:	3738      	adds	r7, #56	@ 0x38
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200000fc 	.word	0x200000fc
 80011f4:	40000800 	.word	0x40000800

080011f8 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80011fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <MX_TIM11_Init+0x40>)
 80011fe:	4a0f      	ldr	r2, [pc, #60]	@ (800123c <MX_TIM11_Init+0x44>)
 8001200:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 8001202:	4b0d      	ldr	r3, [pc, #52]	@ (8001238 <MX_TIM11_Init+0x40>)
 8001204:	2263      	movs	r2, #99	@ 0x63
 8001206:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001208:	4b0b      	ldr	r3, [pc, #44]	@ (8001238 <MX_TIM11_Init+0x40>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800120e:	4b0a      	ldr	r3, [pc, #40]	@ (8001238 <MX_TIM11_Init+0x40>)
 8001210:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001214:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001216:	4b08      	ldr	r3, [pc, #32]	@ (8001238 <MX_TIM11_Init+0x40>)
 8001218:	2200      	movs	r2, #0
 800121a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121c:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <MX_TIM11_Init+0x40>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001222:	4805      	ldr	r0, [pc, #20]	@ (8001238 <MX_TIM11_Init+0x40>)
 8001224:	f001 fa08 	bl	8002638 <HAL_TIM_Base_Init>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800122e:	f7ff fde1 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000144 	.word	0x20000144
 800123c:	40014800 	.word	0x40014800

08001240 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	@ 0x28
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a2c      	ldr	r2, [pc, #176]	@ (8001310 <HAL_TIM_IC_MspInit+0xd0>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d151      	bne.n	8001306 <HAL_TIM_IC_MspInit+0xc6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	4b2b      	ldr	r3, [pc, #172]	@ (8001314 <HAL_TIM_IC_MspInit+0xd4>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	4a2a      	ldr	r2, [pc, #168]	@ (8001314 <HAL_TIM_IC_MspInit+0xd4>)
 800126c:	f043 0302 	orr.w	r3, r3, #2
 8001270:	6413      	str	r3, [r2, #64]	@ 0x40
 8001272:	4b28      	ldr	r3, [pc, #160]	@ (8001314 <HAL_TIM_IC_MspInit+0xd4>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	4b24      	ldr	r3, [pc, #144]	@ (8001314 <HAL_TIM_IC_MspInit+0xd4>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	4a23      	ldr	r2, [pc, #140]	@ (8001314 <HAL_TIM_IC_MspInit+0xd4>)
 8001288:	f043 0301 	orr.w	r3, r3, #1
 800128c:	6313      	str	r3, [r2, #48]	@ 0x30
 800128e:	4b21      	ldr	r3, [pc, #132]	@ (8001314 <HAL_TIM_IC_MspInit+0xd4>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	60bb      	str	r3, [r7, #8]
 800129e:	4b1d      	ldr	r3, [pc, #116]	@ (8001314 <HAL_TIM_IC_MspInit+0xd4>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001314 <HAL_TIM_IC_MspInit+0xd4>)
 80012a4:	f043 0302 	orr.w	r3, r3, #2
 80012a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001314 <HAL_TIM_IC_MspInit+0xd4>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	60bb      	str	r3, [r7, #8]
 80012b4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012b6:	23c0      	movs	r3, #192	@ 0xc0
 80012b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ba:	2302      	movs	r3, #2
 80012bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c2:	2300      	movs	r3, #0
 80012c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012c6:	2302      	movs	r3, #2
 80012c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	4619      	mov	r1, r3
 80012d0:	4811      	ldr	r0, [pc, #68]	@ (8001318 <HAL_TIM_IC_MspInit+0xd8>)
 80012d2:	f000 fb7b 	bl	80019cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012d6:	2301      	movs	r3, #1
 80012d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012da:	2302      	movs	r3, #2
 80012dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e2:	2300      	movs	r3, #0
 80012e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012e6:	2302      	movs	r3, #2
 80012e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ea:	f107 0314 	add.w	r3, r7, #20
 80012ee:	4619      	mov	r1, r3
 80012f0:	480a      	ldr	r0, [pc, #40]	@ (800131c <HAL_TIM_IC_MspInit+0xdc>)
 80012f2:	f000 fb6b 	bl	80019cc <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2100      	movs	r1, #0
 80012fa:	201d      	movs	r0, #29
 80012fc:	f000 fa9d 	bl	800183a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001300:	201d      	movs	r0, #29
 8001302:	f000 fab6 	bl	8001872 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001306:	bf00      	nop
 8001308:	3728      	adds	r7, #40	@ 0x28
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40000400 	.word	0x40000400
 8001314:	40023800 	.word	0x40023800
 8001318:	40020000 	.word	0x40020000
 800131c:	40020400 	.word	0x40020400

08001320 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a18      	ldr	r2, [pc, #96]	@ (8001390 <HAL_TIM_Base_MspInit+0x70>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d10e      	bne.n	8001350 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	4b17      	ldr	r3, [pc, #92]	@ (8001394 <HAL_TIM_Base_MspInit+0x74>)
 8001338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133a:	4a16      	ldr	r2, [pc, #88]	@ (8001394 <HAL_TIM_Base_MspInit+0x74>)
 800133c:	f043 0304 	orr.w	r3, r3, #4
 8001340:	6413      	str	r3, [r2, #64]	@ 0x40
 8001342:	4b14      	ldr	r3, [pc, #80]	@ (8001394 <HAL_TIM_Base_MspInit+0x74>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001346:	f003 0304 	and.w	r3, r3, #4
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 800134e:	e01a      	b.n	8001386 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM11)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a10      	ldr	r2, [pc, #64]	@ (8001398 <HAL_TIM_Base_MspInit+0x78>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d115      	bne.n	8001386 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	60bb      	str	r3, [r7, #8]
 800135e:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <HAL_TIM_Base_MspInit+0x74>)
 8001360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001362:	4a0c      	ldr	r2, [pc, #48]	@ (8001394 <HAL_TIM_Base_MspInit+0x74>)
 8001364:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001368:	6453      	str	r3, [r2, #68]	@ 0x44
 800136a:	4b0a      	ldr	r3, [pc, #40]	@ (8001394 <HAL_TIM_Base_MspInit+0x74>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001372:	60bb      	str	r3, [r7, #8]
 8001374:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001376:	2200      	movs	r2, #0
 8001378:	2100      	movs	r1, #0
 800137a:	201a      	movs	r0, #26
 800137c:	f000 fa5d 	bl	800183a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001380:	201a      	movs	r0, #26
 8001382:	f000 fa76 	bl	8001872 <HAL_NVIC_EnableIRQ>
}
 8001386:	bf00      	nop
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40000800 	.word	0x40000800
 8001394:	40023800 	.word	0x40023800
 8001398:	40014800 	.word	0x40014800

0800139c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b088      	sub	sp, #32
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a4:	f107 030c 	add.w	r3, r7, #12
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
 80013b2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a12      	ldr	r2, [pc, #72]	@ (8001404 <HAL_TIM_MspPostInit+0x68>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d11e      	bne.n	80013fc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <HAL_TIM_MspPostInit+0x6c>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	4a10      	ldr	r2, [pc, #64]	@ (8001408 <HAL_TIM_MspPostInit+0x6c>)
 80013c8:	f043 0302 	orr.w	r3, r3, #2
 80013cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <HAL_TIM_MspPostInit+0x6c>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80013da:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80013de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e0:	2302      	movs	r3, #2
 80013e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80013ec:	2302      	movs	r3, #2
 80013ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f0:	f107 030c 	add.w	r3, r7, #12
 80013f4:	4619      	mov	r1, r3
 80013f6:	4805      	ldr	r0, [pc, #20]	@ (800140c <HAL_TIM_MspPostInit+0x70>)
 80013f8:	f000 fae8 	bl	80019cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80013fc:	bf00      	nop
 80013fe:	3720      	adds	r7, #32
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40000800 	.word	0x40000800
 8001408:	40023800 	.word	0x40023800
 800140c:	40020400 	.word	0x40020400

08001410 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001414:	4b11      	ldr	r3, [pc, #68]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001416:	4a12      	ldr	r2, [pc, #72]	@ (8001460 <MX_USART2_UART_Init+0x50>)
 8001418:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800141a:	4b10      	ldr	r3, [pc, #64]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 800141c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001420:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001422:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001428:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800142e:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001436:	220c      	movs	r2, #12
 8001438:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143a:	4b08      	ldr	r3, [pc, #32]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 800143c:	2200      	movs	r2, #0
 800143e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001440:	4b06      	ldr	r3, [pc, #24]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001442:	2200      	movs	r2, #0
 8001444:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001446:	4805      	ldr	r0, [pc, #20]	@ (800145c <MX_USART2_UART_Init+0x4c>)
 8001448:	f002 fc08 	bl	8003c5c <HAL_UART_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001452:	f7ff fccf 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	2000018c 	.word	0x2000018c
 8001460:	40004400 	.word	0x40004400

08001464 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	@ 0x28
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146c:	f107 0314 	add.w	r3, r7, #20
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a1d      	ldr	r2, [pc, #116]	@ (80014f8 <HAL_UART_MspInit+0x94>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d133      	bne.n	80014ee <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	4b1c      	ldr	r3, [pc, #112]	@ (80014fc <HAL_UART_MspInit+0x98>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148e:	4a1b      	ldr	r2, [pc, #108]	@ (80014fc <HAL_UART_MspInit+0x98>)
 8001490:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001494:	6413      	str	r3, [r2, #64]	@ 0x40
 8001496:	4b19      	ldr	r3, [pc, #100]	@ (80014fc <HAL_UART_MspInit+0x98>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149e:	613b      	str	r3, [r7, #16]
 80014a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	4b15      	ldr	r3, [pc, #84]	@ (80014fc <HAL_UART_MspInit+0x98>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	4a14      	ldr	r2, [pc, #80]	@ (80014fc <HAL_UART_MspInit+0x98>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b2:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <HAL_UART_MspInit+0x98>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014be:	230c      	movs	r3, #12
 80014c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c2:	2302      	movs	r3, #2
 80014c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ca:	2303      	movs	r3, #3
 80014cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014ce:	2307      	movs	r3, #7
 80014d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4619      	mov	r1, r3
 80014d8:	4809      	ldr	r0, [pc, #36]	@ (8001500 <HAL_UART_MspInit+0x9c>)
 80014da:	f000 fa77 	bl	80019cc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014de:	2200      	movs	r2, #0
 80014e0:	2100      	movs	r1, #0
 80014e2:	2026      	movs	r0, #38	@ 0x26
 80014e4:	f000 f9a9 	bl	800183a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014e8:	2026      	movs	r0, #38	@ 0x26
 80014ea:	f000 f9c2 	bl	8001872 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014ee:	bf00      	nop
 80014f0:	3728      	adds	r7, #40	@ 0x28
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40004400 	.word	0x40004400
 80014fc:	40023800 	.word	0x40023800
 8001500:	40020000 	.word	0x40020000

08001504 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001504:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800153c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001508:	f7ff fd78 	bl	8000ffc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800150c:	480c      	ldr	r0, [pc, #48]	@ (8001540 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800150e:	490d      	ldr	r1, [pc, #52]	@ (8001544 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001510:	4a0d      	ldr	r2, [pc, #52]	@ (8001548 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001512:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001514:	e002      	b.n	800151c <LoopCopyDataInit>

08001516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800151a:	3304      	adds	r3, #4

0800151c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800151c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800151e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001520:	d3f9      	bcc.n	8001516 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001522:	4a0a      	ldr	r2, [pc, #40]	@ (800154c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001524:	4c0a      	ldr	r4, [pc, #40]	@ (8001550 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001528:	e001      	b.n	800152e <LoopFillZerobss>

0800152a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800152a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800152c:	3204      	adds	r2, #4

0800152e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800152e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001530:	d3fb      	bcc.n	800152a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001532:	f003 fd75 	bl	8005020 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001536:	f7ff fadd 	bl	8000af4 <main>
  bx  lr    
 800153a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800153c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001540:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001544:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001548:	08005c2c 	.word	0x08005c2c
  ldr r2, =_sbss
 800154c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001550:	20000324 	.word	0x20000324

08001554 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001554:	e7fe      	b.n	8001554 <ADC_IRQHandler>
	...

08001558 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800155c:	4b0e      	ldr	r3, [pc, #56]	@ (8001598 <HAL_Init+0x40>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a0d      	ldr	r2, [pc, #52]	@ (8001598 <HAL_Init+0x40>)
 8001562:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001566:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001568:	4b0b      	ldr	r3, [pc, #44]	@ (8001598 <HAL_Init+0x40>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a0a      	ldr	r2, [pc, #40]	@ (8001598 <HAL_Init+0x40>)
 800156e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001572:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001574:	4b08      	ldr	r3, [pc, #32]	@ (8001598 <HAL_Init+0x40>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a07      	ldr	r2, [pc, #28]	@ (8001598 <HAL_Init+0x40>)
 800157a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800157e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001580:	2003      	movs	r0, #3
 8001582:	f000 f94f 	bl	8001824 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001586:	200f      	movs	r0, #15
 8001588:	f000 f808 	bl	800159c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800158c:	f7ff fc38 	bl	8000e00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40023c00 	.word	0x40023c00

0800159c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015a4:	4b12      	ldr	r3, [pc, #72]	@ (80015f0 <HAL_InitTick+0x54>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b12      	ldr	r3, [pc, #72]	@ (80015f4 <HAL_InitTick+0x58>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4619      	mov	r1, r3
 80015ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 f967 	bl	800188e <HAL_SYSTICK_Config>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e00e      	b.n	80015e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b0f      	cmp	r3, #15
 80015ce:	d80a      	bhi.n	80015e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d0:	2200      	movs	r2, #0
 80015d2:	6879      	ldr	r1, [r7, #4]
 80015d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015d8:	f000 f92f 	bl	800183a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015dc:	4a06      	ldr	r2, [pc, #24]	@ (80015f8 <HAL_InitTick+0x5c>)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015e2:	2300      	movs	r3, #0
 80015e4:	e000      	b.n	80015e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000000 	.word	0x20000000
 80015f4:	20000008 	.word	0x20000008
 80015f8:	20000004 	.word	0x20000004

080015fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <HAL_IncTick+0x20>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	461a      	mov	r2, r3
 8001606:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <HAL_IncTick+0x24>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4413      	add	r3, r2
 800160c:	4a04      	ldr	r2, [pc, #16]	@ (8001620 <HAL_IncTick+0x24>)
 800160e:	6013      	str	r3, [r2, #0]
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	20000008 	.word	0x20000008
 8001620:	200001d4 	.word	0x200001d4

08001624 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  return uwTick;
 8001628:	4b03      	ldr	r3, [pc, #12]	@ (8001638 <HAL_GetTick+0x14>)
 800162a:	681b      	ldr	r3, [r3, #0]
}
 800162c:	4618      	mov	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	200001d4 	.word	0x200001d4

0800163c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001644:	f7ff ffee 	bl	8001624 <HAL_GetTick>
 8001648:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001654:	d005      	beq.n	8001662 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001656:	4b0a      	ldr	r3, [pc, #40]	@ (8001680 <HAL_Delay+0x44>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	461a      	mov	r2, r3
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4413      	add	r3, r2
 8001660:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001662:	bf00      	nop
 8001664:	f7ff ffde 	bl	8001624 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	429a      	cmp	r2, r3
 8001672:	d8f7      	bhi.n	8001664 <HAL_Delay+0x28>
  {
  }
}
 8001674:	bf00      	nop
 8001676:	bf00      	nop
 8001678:	3710      	adds	r7, #16
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000008 	.word	0x20000008

08001684 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001694:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016a0:	4013      	ands	r3, r2
 80016a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016b6:	4a04      	ldr	r2, [pc, #16]	@ (80016c8 <__NVIC_SetPriorityGrouping+0x44>)
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	60d3      	str	r3, [r2, #12]
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016d0:	4b04      	ldr	r3, [pc, #16]	@ (80016e4 <__NVIC_GetPriorityGrouping+0x18>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	0a1b      	lsrs	r3, r3, #8
 80016d6:	f003 0307 	and.w	r3, r3, #7
}
 80016da:	4618      	mov	r0, r3
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	db0b      	blt.n	8001712 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	f003 021f 	and.w	r2, r3, #31
 8001700:	4907      	ldr	r1, [pc, #28]	@ (8001720 <__NVIC_EnableIRQ+0x38>)
 8001702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001706:	095b      	lsrs	r3, r3, #5
 8001708:	2001      	movs	r0, #1
 800170a:	fa00 f202 	lsl.w	r2, r0, r2
 800170e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000e100 	.word	0xe000e100

08001724 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	6039      	str	r1, [r7, #0]
 800172e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001734:	2b00      	cmp	r3, #0
 8001736:	db0a      	blt.n	800174e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	b2da      	uxtb	r2, r3
 800173c:	490c      	ldr	r1, [pc, #48]	@ (8001770 <__NVIC_SetPriority+0x4c>)
 800173e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001742:	0112      	lsls	r2, r2, #4
 8001744:	b2d2      	uxtb	r2, r2
 8001746:	440b      	add	r3, r1
 8001748:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800174c:	e00a      	b.n	8001764 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	b2da      	uxtb	r2, r3
 8001752:	4908      	ldr	r1, [pc, #32]	@ (8001774 <__NVIC_SetPriority+0x50>)
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	f003 030f 	and.w	r3, r3, #15
 800175a:	3b04      	subs	r3, #4
 800175c:	0112      	lsls	r2, r2, #4
 800175e:	b2d2      	uxtb	r2, r2
 8001760:	440b      	add	r3, r1
 8001762:	761a      	strb	r2, [r3, #24]
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	e000e100 	.word	0xe000e100
 8001774:	e000ed00 	.word	0xe000ed00

08001778 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001778:	b480      	push	{r7}
 800177a:	b089      	sub	sp, #36	@ 0x24
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	f1c3 0307 	rsb	r3, r3, #7
 8001792:	2b04      	cmp	r3, #4
 8001794:	bf28      	it	cs
 8001796:	2304      	movcs	r3, #4
 8001798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	3304      	adds	r3, #4
 800179e:	2b06      	cmp	r3, #6
 80017a0:	d902      	bls.n	80017a8 <NVIC_EncodePriority+0x30>
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	3b03      	subs	r3, #3
 80017a6:	e000      	b.n	80017aa <NVIC_EncodePriority+0x32>
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43da      	mvns	r2, r3
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	401a      	ands	r2, r3
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017c0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ca:	43d9      	mvns	r1, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d0:	4313      	orrs	r3, r2
         );
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3724      	adds	r7, #36	@ 0x24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
	...

080017e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3b01      	subs	r3, #1
 80017ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017f0:	d301      	bcc.n	80017f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017f2:	2301      	movs	r3, #1
 80017f4:	e00f      	b.n	8001816 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001820 <SysTick_Config+0x40>)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	3b01      	subs	r3, #1
 80017fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017fe:	210f      	movs	r1, #15
 8001800:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001804:	f7ff ff8e 	bl	8001724 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001808:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <SysTick_Config+0x40>)
 800180a:	2200      	movs	r2, #0
 800180c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800180e:	4b04      	ldr	r3, [pc, #16]	@ (8001820 <SysTick_Config+0x40>)
 8001810:	2207      	movs	r2, #7
 8001812:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	e000e010 	.word	0xe000e010

08001824 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff ff29 	bl	8001684 <__NVIC_SetPriorityGrouping>
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800183a:	b580      	push	{r7, lr}
 800183c:	b086      	sub	sp, #24
 800183e:	af00      	add	r7, sp, #0
 8001840:	4603      	mov	r3, r0
 8001842:	60b9      	str	r1, [r7, #8]
 8001844:	607a      	str	r2, [r7, #4]
 8001846:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800184c:	f7ff ff3e 	bl	80016cc <__NVIC_GetPriorityGrouping>
 8001850:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	68b9      	ldr	r1, [r7, #8]
 8001856:	6978      	ldr	r0, [r7, #20]
 8001858:	f7ff ff8e 	bl	8001778 <NVIC_EncodePriority>
 800185c:	4602      	mov	r2, r0
 800185e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001862:	4611      	mov	r1, r2
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff ff5d 	bl	8001724 <__NVIC_SetPriority>
}
 800186a:	bf00      	nop
 800186c:	3718      	adds	r7, #24
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b082      	sub	sp, #8
 8001876:	af00      	add	r7, sp, #0
 8001878:	4603      	mov	r3, r0
 800187a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800187c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff ff31 	bl	80016e8 <__NVIC_EnableIRQ>
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b082      	sub	sp, #8
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7ff ffa2 	bl	80017e0 <SysTick_Config>
 800189c:	4603      	mov	r3, r0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b084      	sub	sp, #16
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80018b4:	f7ff feb6 	bl	8001624 <HAL_GetTick>
 80018b8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d008      	beq.n	80018d8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2280      	movs	r2, #128	@ 0x80
 80018ca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e052      	b.n	800197e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f022 0216 	bic.w	r2, r2, #22
 80018e6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	695a      	ldr	r2, [r3, #20]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018f6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d103      	bne.n	8001908 <HAL_DMA_Abort+0x62>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001904:	2b00      	cmp	r3, #0
 8001906:	d007      	beq.n	8001918 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f022 0208 	bic.w	r2, r2, #8
 8001916:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f022 0201 	bic.w	r2, r2, #1
 8001926:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001928:	e013      	b.n	8001952 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800192a:	f7ff fe7b 	bl	8001624 <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b05      	cmp	r3, #5
 8001936:	d90c      	bls.n	8001952 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2220      	movs	r2, #32
 800193c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2203      	movs	r2, #3
 8001942:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e015      	b.n	800197e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	2b00      	cmp	r3, #0
 800195e:	d1e4      	bne.n	800192a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001964:	223f      	movs	r2, #63	@ 0x3f
 8001966:	409a      	lsls	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2201      	movs	r2, #1
 8001970:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001986:	b480      	push	{r7}
 8001988:	b083      	sub	sp, #12
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d004      	beq.n	80019a4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2280      	movs	r2, #128	@ 0x80
 800199e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e00c      	b.n	80019be <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2205      	movs	r2, #5
 80019a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f022 0201 	bic.w	r2, r2, #1
 80019ba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
	...

080019cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b089      	sub	sp, #36	@ 0x24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019de:	2300      	movs	r3, #0
 80019e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019e2:	2300      	movs	r3, #0
 80019e4:	61fb      	str	r3, [r7, #28]
 80019e6:	e159      	b.n	8001c9c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019e8:	2201      	movs	r2, #1
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	4013      	ands	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	f040 8148 	bne.w	8001c96 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 0303 	and.w	r3, r3, #3
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d005      	beq.n	8001a1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d130      	bne.n	8001a80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	2203      	movs	r2, #3
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4013      	ands	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	68da      	ldr	r2, [r3, #12]
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a54:	2201      	movs	r2, #1
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	4013      	ands	r3, r2
 8001a62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	091b      	lsrs	r3, r3, #4
 8001a6a:	f003 0201 	and.w	r2, r3, #1
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f003 0303 	and.w	r3, r3, #3
 8001a88:	2b03      	cmp	r3, #3
 8001a8a:	d017      	beq.n	8001abc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	2203      	movs	r2, #3
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	689a      	ldr	r2, [r3, #8]
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f003 0303 	and.w	r3, r3, #3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d123      	bne.n	8001b10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	08da      	lsrs	r2, r3, #3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3208      	adds	r2, #8
 8001ad0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ad4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	f003 0307 	and.w	r3, r3, #7
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	220f      	movs	r2, #15
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	691a      	ldr	r2, [r3, #16]
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	f003 0307 	and.w	r3, r3, #7
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	08da      	lsrs	r2, r3, #3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	3208      	adds	r2, #8
 8001b0a:	69b9      	ldr	r1, [r7, #24]
 8001b0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	2203      	movs	r2, #3
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	43db      	mvns	r3, r3
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	4013      	ands	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f003 0203 	and.w	r2, r3, #3
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	f000 80a2 	beq.w	8001c96 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	4b57      	ldr	r3, [pc, #348]	@ (8001cb4 <HAL_GPIO_Init+0x2e8>)
 8001b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5a:	4a56      	ldr	r2, [pc, #344]	@ (8001cb4 <HAL_GPIO_Init+0x2e8>)
 8001b5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b62:	4b54      	ldr	r3, [pc, #336]	@ (8001cb4 <HAL_GPIO_Init+0x2e8>)
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b6e:	4a52      	ldr	r2, [pc, #328]	@ (8001cb8 <HAL_GPIO_Init+0x2ec>)
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	089b      	lsrs	r3, r3, #2
 8001b74:	3302      	adds	r3, #2
 8001b76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f003 0303 	and.w	r3, r3, #3
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	220f      	movs	r2, #15
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a49      	ldr	r2, [pc, #292]	@ (8001cbc <HAL_GPIO_Init+0x2f0>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d019      	beq.n	8001bce <HAL_GPIO_Init+0x202>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a48      	ldr	r2, [pc, #288]	@ (8001cc0 <HAL_GPIO_Init+0x2f4>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d013      	beq.n	8001bca <HAL_GPIO_Init+0x1fe>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a47      	ldr	r2, [pc, #284]	@ (8001cc4 <HAL_GPIO_Init+0x2f8>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d00d      	beq.n	8001bc6 <HAL_GPIO_Init+0x1fa>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a46      	ldr	r2, [pc, #280]	@ (8001cc8 <HAL_GPIO_Init+0x2fc>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d007      	beq.n	8001bc2 <HAL_GPIO_Init+0x1f6>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a45      	ldr	r2, [pc, #276]	@ (8001ccc <HAL_GPIO_Init+0x300>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d101      	bne.n	8001bbe <HAL_GPIO_Init+0x1f2>
 8001bba:	2304      	movs	r3, #4
 8001bbc:	e008      	b.n	8001bd0 <HAL_GPIO_Init+0x204>
 8001bbe:	2307      	movs	r3, #7
 8001bc0:	e006      	b.n	8001bd0 <HAL_GPIO_Init+0x204>
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e004      	b.n	8001bd0 <HAL_GPIO_Init+0x204>
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	e002      	b.n	8001bd0 <HAL_GPIO_Init+0x204>
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e000      	b.n	8001bd0 <HAL_GPIO_Init+0x204>
 8001bce:	2300      	movs	r3, #0
 8001bd0:	69fa      	ldr	r2, [r7, #28]
 8001bd2:	f002 0203 	and.w	r2, r2, #3
 8001bd6:	0092      	lsls	r2, r2, #2
 8001bd8:	4093      	lsls	r3, r2
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001be0:	4935      	ldr	r1, [pc, #212]	@ (8001cb8 <HAL_GPIO_Init+0x2ec>)
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	089b      	lsrs	r3, r3, #2
 8001be6:	3302      	adds	r3, #2
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bee:	4b38      	ldr	r3, [pc, #224]	@ (8001cd0 <HAL_GPIO_Init+0x304>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c12:	4a2f      	ldr	r2, [pc, #188]	@ (8001cd0 <HAL_GPIO_Init+0x304>)
 8001c14:	69bb      	ldr	r3, [r7, #24]
 8001c16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c18:	4b2d      	ldr	r3, [pc, #180]	@ (8001cd0 <HAL_GPIO_Init+0x304>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	43db      	mvns	r3, r3
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4013      	ands	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d003      	beq.n	8001c3c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c3c:	4a24      	ldr	r2, [pc, #144]	@ (8001cd0 <HAL_GPIO_Init+0x304>)
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c42:	4b23      	ldr	r3, [pc, #140]	@ (8001cd0 <HAL_GPIO_Init+0x304>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d003      	beq.n	8001c66 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c66:	4a1a      	ldr	r2, [pc, #104]	@ (8001cd0 <HAL_GPIO_Init+0x304>)
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c6c:	4b18      	ldr	r3, [pc, #96]	@ (8001cd0 <HAL_GPIO_Init+0x304>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	43db      	mvns	r3, r3
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d003      	beq.n	8001c90 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c90:	4a0f      	ldr	r2, [pc, #60]	@ (8001cd0 <HAL_GPIO_Init+0x304>)
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	61fb      	str	r3, [r7, #28]
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	2b0f      	cmp	r3, #15
 8001ca0:	f67f aea2 	bls.w	80019e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	bf00      	nop
 8001ca8:	3724      	adds	r7, #36	@ 0x24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	40023800 	.word	0x40023800
 8001cb8:	40013800 	.word	0x40013800
 8001cbc:	40020000 	.word	0x40020000
 8001cc0:	40020400 	.word	0x40020400
 8001cc4:	40020800 	.word	0x40020800
 8001cc8:	40020c00 	.word	0x40020c00
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	40013c00 	.word	0x40013c00

08001cd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	460b      	mov	r3, r1
 8001cde:	807b      	strh	r3, [r7, #2]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ce4:	787b      	ldrb	r3, [r7, #1]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cea:	887a      	ldrh	r2, [r7, #2]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001cf0:	e003      	b.n	8001cfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001cf2:	887b      	ldrh	r3, [r7, #2]
 8001cf4:	041a      	lsls	r2, r3, #16
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	619a      	str	r2, [r3, #24]
}
 8001cfa:	bf00      	nop
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
	...

08001d08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e267      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d075      	beq.n	8001e12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d26:	4b88      	ldr	r3, [pc, #544]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f003 030c 	and.w	r3, r3, #12
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	d00c      	beq.n	8001d4c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d32:	4b85      	ldr	r3, [pc, #532]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d3a:	2b08      	cmp	r3, #8
 8001d3c:	d112      	bne.n	8001d64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d3e:	4b82      	ldr	r3, [pc, #520]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d4a:	d10b      	bne.n	8001d64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d4c:	4b7e      	ldr	r3, [pc, #504]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d05b      	beq.n	8001e10 <HAL_RCC_OscConfig+0x108>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d157      	bne.n	8001e10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e242      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d6c:	d106      	bne.n	8001d7c <HAL_RCC_OscConfig+0x74>
 8001d6e:	4b76      	ldr	r3, [pc, #472]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a75      	ldr	r2, [pc, #468]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d78:	6013      	str	r3, [r2, #0]
 8001d7a:	e01d      	b.n	8001db8 <HAL_RCC_OscConfig+0xb0>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d84:	d10c      	bne.n	8001da0 <HAL_RCC_OscConfig+0x98>
 8001d86:	4b70      	ldr	r3, [pc, #448]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a6f      	ldr	r2, [pc, #444]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001d8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	4b6d      	ldr	r3, [pc, #436]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a6c      	ldr	r2, [pc, #432]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001d98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d9c:	6013      	str	r3, [r2, #0]
 8001d9e:	e00b      	b.n	8001db8 <HAL_RCC_OscConfig+0xb0>
 8001da0:	4b69      	ldr	r3, [pc, #420]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a68      	ldr	r2, [pc, #416]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001da6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	4b66      	ldr	r3, [pc, #408]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a65      	ldr	r2, [pc, #404]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001db2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001db6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d013      	beq.n	8001de8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc0:	f7ff fc30 	bl	8001624 <HAL_GetTick>
 8001dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dc6:	e008      	b.n	8001dda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dc8:	f7ff fc2c 	bl	8001624 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b64      	cmp	r3, #100	@ 0x64
 8001dd4:	d901      	bls.n	8001dda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e207      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dda:	4b5b      	ldr	r3, [pc, #364]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d0f0      	beq.n	8001dc8 <HAL_RCC_OscConfig+0xc0>
 8001de6:	e014      	b.n	8001e12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de8:	f7ff fc1c 	bl	8001624 <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001df0:	f7ff fc18 	bl	8001624 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b64      	cmp	r3, #100	@ 0x64
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e1f3      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e02:	4b51      	ldr	r3, [pc, #324]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d1f0      	bne.n	8001df0 <HAL_RCC_OscConfig+0xe8>
 8001e0e:	e000      	b.n	8001e12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d063      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e1e:	4b4a      	ldr	r3, [pc, #296]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 030c 	and.w	r3, r3, #12
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d00b      	beq.n	8001e42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e2a:	4b47      	ldr	r3, [pc, #284]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e32:	2b08      	cmp	r3, #8
 8001e34:	d11c      	bne.n	8001e70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e36:	4b44      	ldr	r3, [pc, #272]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d116      	bne.n	8001e70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e42:	4b41      	ldr	r3, [pc, #260]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d005      	beq.n	8001e5a <HAL_RCC_OscConfig+0x152>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d001      	beq.n	8001e5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e1c7      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e5a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	00db      	lsls	r3, r3, #3
 8001e68:	4937      	ldr	r1, [pc, #220]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e6e:	e03a      	b.n	8001ee6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d020      	beq.n	8001eba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e78:	4b34      	ldr	r3, [pc, #208]	@ (8001f4c <HAL_RCC_OscConfig+0x244>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7e:	f7ff fbd1 	bl	8001624 <HAL_GetTick>
 8001e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e84:	e008      	b.n	8001e98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e86:	f7ff fbcd 	bl	8001624 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e1a8      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e98:	4b2b      	ldr	r3, [pc, #172]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0f0      	beq.n	8001e86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea4:	4b28      	ldr	r3, [pc, #160]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	00db      	lsls	r3, r3, #3
 8001eb2:	4925      	ldr	r1, [pc, #148]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	600b      	str	r3, [r1, #0]
 8001eb8:	e015      	b.n	8001ee6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eba:	4b24      	ldr	r3, [pc, #144]	@ (8001f4c <HAL_RCC_OscConfig+0x244>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec0:	f7ff fbb0 	bl	8001624 <HAL_GetTick>
 8001ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ec8:	f7ff fbac 	bl	8001624 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e187      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eda:	4b1b      	ldr	r3, [pc, #108]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1f0      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0308 	and.w	r3, r3, #8
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d036      	beq.n	8001f60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	695b      	ldr	r3, [r3, #20]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d016      	beq.n	8001f28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001efa:	4b15      	ldr	r3, [pc, #84]	@ (8001f50 <HAL_RCC_OscConfig+0x248>)
 8001efc:	2201      	movs	r2, #1
 8001efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f00:	f7ff fb90 	bl	8001624 <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f08:	f7ff fb8c 	bl	8001624 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e167      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f48 <HAL_RCC_OscConfig+0x240>)
 8001f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d0f0      	beq.n	8001f08 <HAL_RCC_OscConfig+0x200>
 8001f26:	e01b      	b.n	8001f60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f28:	4b09      	ldr	r3, [pc, #36]	@ (8001f50 <HAL_RCC_OscConfig+0x248>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f2e:	f7ff fb79 	bl	8001624 <HAL_GetTick>
 8001f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f34:	e00e      	b.n	8001f54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f36:	f7ff fb75 	bl	8001624 <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d907      	bls.n	8001f54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e150      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	42470000 	.word	0x42470000
 8001f50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f54:	4b88      	ldr	r3, [pc, #544]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8001f56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1ea      	bne.n	8001f36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 8097 	beq.w	800209c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f72:	4b81      	ldr	r3, [pc, #516]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8001f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d10f      	bne.n	8001f9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60bb      	str	r3, [r7, #8]
 8001f82:	4b7d      	ldr	r3, [pc, #500]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	4a7c      	ldr	r2, [pc, #496]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8001f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8e:	4b7a      	ldr	r3, [pc, #488]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9e:	4b77      	ldr	r3, [pc, #476]	@ (800217c <HAL_RCC_OscConfig+0x474>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d118      	bne.n	8001fdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001faa:	4b74      	ldr	r3, [pc, #464]	@ (800217c <HAL_RCC_OscConfig+0x474>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a73      	ldr	r2, [pc, #460]	@ (800217c <HAL_RCC_OscConfig+0x474>)
 8001fb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fb6:	f7ff fb35 	bl	8001624 <HAL_GetTick>
 8001fba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fbc:	e008      	b.n	8001fd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fbe:	f7ff fb31 	bl	8001624 <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e10c      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd0:	4b6a      	ldr	r3, [pc, #424]	@ (800217c <HAL_RCC_OscConfig+0x474>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0f0      	beq.n	8001fbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d106      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x2ea>
 8001fe4:	4b64      	ldr	r3, [pc, #400]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8001fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fe8:	4a63      	ldr	r2, [pc, #396]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8001fea:	f043 0301 	orr.w	r3, r3, #1
 8001fee:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ff0:	e01c      	b.n	800202c <HAL_RCC_OscConfig+0x324>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	2b05      	cmp	r3, #5
 8001ff8:	d10c      	bne.n	8002014 <HAL_RCC_OscConfig+0x30c>
 8001ffa:	4b5f      	ldr	r3, [pc, #380]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8001ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ffe:	4a5e      	ldr	r2, [pc, #376]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002000:	f043 0304 	orr.w	r3, r3, #4
 8002004:	6713      	str	r3, [r2, #112]	@ 0x70
 8002006:	4b5c      	ldr	r3, [pc, #368]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800200a:	4a5b      	ldr	r2, [pc, #364]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 800200c:	f043 0301 	orr.w	r3, r3, #1
 8002010:	6713      	str	r3, [r2, #112]	@ 0x70
 8002012:	e00b      	b.n	800202c <HAL_RCC_OscConfig+0x324>
 8002014:	4b58      	ldr	r3, [pc, #352]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002018:	4a57      	ldr	r2, [pc, #348]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 800201a:	f023 0301 	bic.w	r3, r3, #1
 800201e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002020:	4b55      	ldr	r3, [pc, #340]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002024:	4a54      	ldr	r2, [pc, #336]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002026:	f023 0304 	bic.w	r3, r3, #4
 800202a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d015      	beq.n	8002060 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002034:	f7ff faf6 	bl	8001624 <HAL_GetTick>
 8002038:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800203a:	e00a      	b.n	8002052 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800203c:	f7ff faf2 	bl	8001624 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800204a:	4293      	cmp	r3, r2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e0cb      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002052:	4b49      	ldr	r3, [pc, #292]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d0ee      	beq.n	800203c <HAL_RCC_OscConfig+0x334>
 800205e:	e014      	b.n	800208a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002060:	f7ff fae0 	bl	8001624 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002066:	e00a      	b.n	800207e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002068:	f7ff fadc 	bl	8001624 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002076:	4293      	cmp	r3, r2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e0b5      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800207e:	4b3e      	ldr	r3, [pc, #248]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1ee      	bne.n	8002068 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800208a:	7dfb      	ldrb	r3, [r7, #23]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d105      	bne.n	800209c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002090:	4b39      	ldr	r3, [pc, #228]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002094:	4a38      	ldr	r2, [pc, #224]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002096:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800209a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	f000 80a1 	beq.w	80021e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020a6:	4b34      	ldr	r3, [pc, #208]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f003 030c 	and.w	r3, r3, #12
 80020ae:	2b08      	cmp	r3, #8
 80020b0:	d05c      	beq.n	800216c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d141      	bne.n	800213e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ba:	4b31      	ldr	r3, [pc, #196]	@ (8002180 <HAL_RCC_OscConfig+0x478>)
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c0:	f7ff fab0 	bl	8001624 <HAL_GetTick>
 80020c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c8:	f7ff faac 	bl	8001624 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e087      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020da:	4b27      	ldr	r3, [pc, #156]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f0      	bne.n	80020c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69da      	ldr	r2, [r3, #28]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a1b      	ldr	r3, [r3, #32]
 80020ee:	431a      	orrs	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f4:	019b      	lsls	r3, r3, #6
 80020f6:	431a      	orrs	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fc:	085b      	lsrs	r3, r3, #1
 80020fe:	3b01      	subs	r3, #1
 8002100:	041b      	lsls	r3, r3, #16
 8002102:	431a      	orrs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002108:	061b      	lsls	r3, r3, #24
 800210a:	491b      	ldr	r1, [pc, #108]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 800210c:	4313      	orrs	r3, r2
 800210e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002110:	4b1b      	ldr	r3, [pc, #108]	@ (8002180 <HAL_RCC_OscConfig+0x478>)
 8002112:	2201      	movs	r2, #1
 8002114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002116:	f7ff fa85 	bl	8001624 <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800211c:	e008      	b.n	8002130 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800211e:	f7ff fa81 	bl	8001624 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e05c      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002130:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0f0      	beq.n	800211e <HAL_RCC_OscConfig+0x416>
 800213c:	e054      	b.n	80021e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800213e:	4b10      	ldr	r3, [pc, #64]	@ (8002180 <HAL_RCC_OscConfig+0x478>)
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002144:	f7ff fa6e 	bl	8001624 <HAL_GetTick>
 8002148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800214a:	e008      	b.n	800215e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800214c:	f7ff fa6a 	bl	8001624 <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b02      	cmp	r3, #2
 8002158:	d901      	bls.n	800215e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e045      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800215e:	4b06      	ldr	r3, [pc, #24]	@ (8002178 <HAL_RCC_OscConfig+0x470>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1f0      	bne.n	800214c <HAL_RCC_OscConfig+0x444>
 800216a:	e03d      	b.n	80021e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	699b      	ldr	r3, [r3, #24]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d107      	bne.n	8002184 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e038      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
 8002178:	40023800 	.word	0x40023800
 800217c:	40007000 	.word	0x40007000
 8002180:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002184:	4b1b      	ldr	r3, [pc, #108]	@ (80021f4 <HAL_RCC_OscConfig+0x4ec>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d028      	beq.n	80021e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800219c:	429a      	cmp	r2, r3
 800219e:	d121      	bne.n	80021e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d11a      	bne.n	80021e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021ae:	68fa      	ldr	r2, [r7, #12]
 80021b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80021b4:	4013      	ands	r3, r2
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021bc:	4293      	cmp	r3, r2
 80021be:	d111      	bne.n	80021e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ca:	085b      	lsrs	r3, r3, #1
 80021cc:	3b01      	subs	r3, #1
 80021ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d107      	bne.n	80021e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d001      	beq.n	80021e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e000      	b.n	80021ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3718      	adds	r7, #24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40023800 	.word	0x40023800

080021f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d101      	bne.n	800220c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e0cc      	b.n	80023a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800220c:	4b68      	ldr	r3, [pc, #416]	@ (80023b0 <HAL_RCC_ClockConfig+0x1b8>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	429a      	cmp	r2, r3
 8002218:	d90c      	bls.n	8002234 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800221a:	4b65      	ldr	r3, [pc, #404]	@ (80023b0 <HAL_RCC_ClockConfig+0x1b8>)
 800221c:	683a      	ldr	r2, [r7, #0]
 800221e:	b2d2      	uxtb	r2, r2
 8002220:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002222:	4b63      	ldr	r3, [pc, #396]	@ (80023b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	429a      	cmp	r2, r3
 800222e:	d001      	beq.n	8002234 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e0b8      	b.n	80023a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d020      	beq.n	8002282 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0304 	and.w	r3, r3, #4
 8002248:	2b00      	cmp	r3, #0
 800224a:	d005      	beq.n	8002258 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800224c:	4b59      	ldr	r3, [pc, #356]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	4a58      	ldr	r2, [pc, #352]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002252:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002256:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0308 	and.w	r3, r3, #8
 8002260:	2b00      	cmp	r3, #0
 8002262:	d005      	beq.n	8002270 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002264:	4b53      	ldr	r3, [pc, #332]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	4a52      	ldr	r2, [pc, #328]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 800226a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800226e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002270:	4b50      	ldr	r3, [pc, #320]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	494d      	ldr	r1, [pc, #308]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 800227e:	4313      	orrs	r3, r2
 8002280:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	2b00      	cmp	r3, #0
 800228c:	d044      	beq.n	8002318 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d107      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002296:	4b47      	ldr	r3, [pc, #284]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d119      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e07f      	b.n	80023a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d003      	beq.n	80022b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022b2:	2b03      	cmp	r3, #3
 80022b4:	d107      	bne.n	80022c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022b6:	4b3f      	ldr	r3, [pc, #252]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d109      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e06f      	b.n	80023a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c6:	4b3b      	ldr	r3, [pc, #236]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e067      	b.n	80023a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022d6:	4b37      	ldr	r3, [pc, #220]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f023 0203 	bic.w	r2, r3, #3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	4934      	ldr	r1, [pc, #208]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 80022e4:	4313      	orrs	r3, r2
 80022e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022e8:	f7ff f99c 	bl	8001624 <HAL_GetTick>
 80022ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ee:	e00a      	b.n	8002306 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f0:	f7ff f998 	bl	8001624 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022fe:	4293      	cmp	r3, r2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e04f      	b.n	80023a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002306:	4b2b      	ldr	r3, [pc, #172]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f003 020c 	and.w	r2, r3, #12
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	429a      	cmp	r2, r3
 8002316:	d1eb      	bne.n	80022f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002318:	4b25      	ldr	r3, [pc, #148]	@ (80023b0 <HAL_RCC_ClockConfig+0x1b8>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0307 	and.w	r3, r3, #7
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	429a      	cmp	r2, r3
 8002324:	d20c      	bcs.n	8002340 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002326:	4b22      	ldr	r3, [pc, #136]	@ (80023b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002328:	683a      	ldr	r2, [r7, #0]
 800232a:	b2d2      	uxtb	r2, r2
 800232c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800232e:	4b20      	ldr	r3, [pc, #128]	@ (80023b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	683a      	ldr	r2, [r7, #0]
 8002338:	429a      	cmp	r2, r3
 800233a:	d001      	beq.n	8002340 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e032      	b.n	80023a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0304 	and.w	r3, r3, #4
 8002348:	2b00      	cmp	r3, #0
 800234a:	d008      	beq.n	800235e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800234c:	4b19      	ldr	r3, [pc, #100]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	4916      	ldr	r1, [pc, #88]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 800235a:	4313      	orrs	r3, r2
 800235c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0308 	and.w	r3, r3, #8
 8002366:	2b00      	cmp	r3, #0
 8002368:	d009      	beq.n	800237e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800236a:	4b12      	ldr	r3, [pc, #72]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	490e      	ldr	r1, [pc, #56]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 800237a:	4313      	orrs	r3, r2
 800237c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800237e:	f000 f821 	bl	80023c4 <HAL_RCC_GetSysClockFreq>
 8002382:	4602      	mov	r2, r0
 8002384:	4b0b      	ldr	r3, [pc, #44]	@ (80023b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	091b      	lsrs	r3, r3, #4
 800238a:	f003 030f 	and.w	r3, r3, #15
 800238e:	490a      	ldr	r1, [pc, #40]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002390:	5ccb      	ldrb	r3, [r1, r3]
 8002392:	fa22 f303 	lsr.w	r3, r2, r3
 8002396:	4a09      	ldr	r2, [pc, #36]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800239a:	4b09      	ldr	r3, [pc, #36]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c8>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff f8fc 	bl	800159c <HAL_InitTick>

  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40023c00 	.word	0x40023c00
 80023b4:	40023800 	.word	0x40023800
 80023b8:	08005bd0 	.word	0x08005bd0
 80023bc:	20000000 	.word	0x20000000
 80023c0:	20000004 	.word	0x20000004

080023c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023c8:	b094      	sub	sp, #80	@ 0x50
 80023ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023dc:	4b79      	ldr	r3, [pc, #484]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f003 030c 	and.w	r3, r3, #12
 80023e4:	2b08      	cmp	r3, #8
 80023e6:	d00d      	beq.n	8002404 <HAL_RCC_GetSysClockFreq+0x40>
 80023e8:	2b08      	cmp	r3, #8
 80023ea:	f200 80e1 	bhi.w	80025b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d002      	beq.n	80023f8 <HAL_RCC_GetSysClockFreq+0x34>
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	d003      	beq.n	80023fe <HAL_RCC_GetSysClockFreq+0x3a>
 80023f6:	e0db      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80023f8:	4b73      	ldr	r3, [pc, #460]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80023fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023fc:	e0db      	b.n	80025b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80023fe:	4b73      	ldr	r3, [pc, #460]	@ (80025cc <HAL_RCC_GetSysClockFreq+0x208>)
 8002400:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002402:	e0d8      	b.n	80025b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002404:	4b6f      	ldr	r3, [pc, #444]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800240c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800240e:	4b6d      	ldr	r3, [pc, #436]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d063      	beq.n	80024e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800241a:	4b6a      	ldr	r3, [pc, #424]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	099b      	lsrs	r3, r3, #6
 8002420:	2200      	movs	r2, #0
 8002422:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002424:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800242c:	633b      	str	r3, [r7, #48]	@ 0x30
 800242e:	2300      	movs	r3, #0
 8002430:	637b      	str	r3, [r7, #52]	@ 0x34
 8002432:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002436:	4622      	mov	r2, r4
 8002438:	462b      	mov	r3, r5
 800243a:	f04f 0000 	mov.w	r0, #0
 800243e:	f04f 0100 	mov.w	r1, #0
 8002442:	0159      	lsls	r1, r3, #5
 8002444:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002448:	0150      	lsls	r0, r2, #5
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	4621      	mov	r1, r4
 8002450:	1a51      	subs	r1, r2, r1
 8002452:	6139      	str	r1, [r7, #16]
 8002454:	4629      	mov	r1, r5
 8002456:	eb63 0301 	sbc.w	r3, r3, r1
 800245a:	617b      	str	r3, [r7, #20]
 800245c:	f04f 0200 	mov.w	r2, #0
 8002460:	f04f 0300 	mov.w	r3, #0
 8002464:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002468:	4659      	mov	r1, fp
 800246a:	018b      	lsls	r3, r1, #6
 800246c:	4651      	mov	r1, sl
 800246e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002472:	4651      	mov	r1, sl
 8002474:	018a      	lsls	r2, r1, #6
 8002476:	4651      	mov	r1, sl
 8002478:	ebb2 0801 	subs.w	r8, r2, r1
 800247c:	4659      	mov	r1, fp
 800247e:	eb63 0901 	sbc.w	r9, r3, r1
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	f04f 0300 	mov.w	r3, #0
 800248a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800248e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002492:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002496:	4690      	mov	r8, r2
 8002498:	4699      	mov	r9, r3
 800249a:	4623      	mov	r3, r4
 800249c:	eb18 0303 	adds.w	r3, r8, r3
 80024a0:	60bb      	str	r3, [r7, #8]
 80024a2:	462b      	mov	r3, r5
 80024a4:	eb49 0303 	adc.w	r3, r9, r3
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	f04f 0300 	mov.w	r3, #0
 80024b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80024b6:	4629      	mov	r1, r5
 80024b8:	024b      	lsls	r3, r1, #9
 80024ba:	4621      	mov	r1, r4
 80024bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80024c0:	4621      	mov	r1, r4
 80024c2:	024a      	lsls	r2, r1, #9
 80024c4:	4610      	mov	r0, r2
 80024c6:	4619      	mov	r1, r3
 80024c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024ca:	2200      	movs	r2, #0
 80024cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80024d4:	f7fd fed4 	bl	8000280 <__aeabi_uldivmod>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4613      	mov	r3, r2
 80024de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024e0:	e058      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024e2:	4b38      	ldr	r3, [pc, #224]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	099b      	lsrs	r3, r3, #6
 80024e8:	2200      	movs	r2, #0
 80024ea:	4618      	mov	r0, r3
 80024ec:	4611      	mov	r1, r2
 80024ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80024f2:	623b      	str	r3, [r7, #32]
 80024f4:	2300      	movs	r3, #0
 80024f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80024f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80024fc:	4642      	mov	r2, r8
 80024fe:	464b      	mov	r3, r9
 8002500:	f04f 0000 	mov.w	r0, #0
 8002504:	f04f 0100 	mov.w	r1, #0
 8002508:	0159      	lsls	r1, r3, #5
 800250a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800250e:	0150      	lsls	r0, r2, #5
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	4641      	mov	r1, r8
 8002516:	ebb2 0a01 	subs.w	sl, r2, r1
 800251a:	4649      	mov	r1, r9
 800251c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002520:	f04f 0200 	mov.w	r2, #0
 8002524:	f04f 0300 	mov.w	r3, #0
 8002528:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800252c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002530:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002534:	ebb2 040a 	subs.w	r4, r2, sl
 8002538:	eb63 050b 	sbc.w	r5, r3, fp
 800253c:	f04f 0200 	mov.w	r2, #0
 8002540:	f04f 0300 	mov.w	r3, #0
 8002544:	00eb      	lsls	r3, r5, #3
 8002546:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800254a:	00e2      	lsls	r2, r4, #3
 800254c:	4614      	mov	r4, r2
 800254e:	461d      	mov	r5, r3
 8002550:	4643      	mov	r3, r8
 8002552:	18e3      	adds	r3, r4, r3
 8002554:	603b      	str	r3, [r7, #0]
 8002556:	464b      	mov	r3, r9
 8002558:	eb45 0303 	adc.w	r3, r5, r3
 800255c:	607b      	str	r3, [r7, #4]
 800255e:	f04f 0200 	mov.w	r2, #0
 8002562:	f04f 0300 	mov.w	r3, #0
 8002566:	e9d7 4500 	ldrd	r4, r5, [r7]
 800256a:	4629      	mov	r1, r5
 800256c:	028b      	lsls	r3, r1, #10
 800256e:	4621      	mov	r1, r4
 8002570:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002574:	4621      	mov	r1, r4
 8002576:	028a      	lsls	r2, r1, #10
 8002578:	4610      	mov	r0, r2
 800257a:	4619      	mov	r1, r3
 800257c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800257e:	2200      	movs	r2, #0
 8002580:	61bb      	str	r3, [r7, #24]
 8002582:	61fa      	str	r2, [r7, #28]
 8002584:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002588:	f7fd fe7a 	bl	8000280 <__aeabi_uldivmod>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	4613      	mov	r3, r2
 8002592:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002594:	4b0b      	ldr	r3, [pc, #44]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	0c1b      	lsrs	r3, r3, #16
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	3301      	adds	r3, #1
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80025a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80025a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025ae:	e002      	b.n	80025b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025b0:	4b05      	ldr	r3, [pc, #20]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80025b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3750      	adds	r7, #80	@ 0x50
 80025bc:	46bd      	mov	sp, r7
 80025be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025c2:	bf00      	nop
 80025c4:	40023800 	.word	0x40023800
 80025c8:	00f42400 	.word	0x00f42400
 80025cc:	007a1200 	.word	0x007a1200

080025d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025d4:	4b03      	ldr	r3, [pc, #12]	@ (80025e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80025d6:	681b      	ldr	r3, [r3, #0]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	20000000 	.word	0x20000000

080025e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025ec:	f7ff fff0 	bl	80025d0 <HAL_RCC_GetHCLKFreq>
 80025f0:	4602      	mov	r2, r0
 80025f2:	4b05      	ldr	r3, [pc, #20]	@ (8002608 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	0a9b      	lsrs	r3, r3, #10
 80025f8:	f003 0307 	and.w	r3, r3, #7
 80025fc:	4903      	ldr	r1, [pc, #12]	@ (800260c <HAL_RCC_GetPCLK1Freq+0x24>)
 80025fe:	5ccb      	ldrb	r3, [r1, r3]
 8002600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002604:	4618      	mov	r0, r3
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40023800 	.word	0x40023800
 800260c:	08005be0 	.word	0x08005be0

08002610 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002614:	f7ff ffdc 	bl	80025d0 <HAL_RCC_GetHCLKFreq>
 8002618:	4602      	mov	r2, r0
 800261a:	4b05      	ldr	r3, [pc, #20]	@ (8002630 <HAL_RCC_GetPCLK2Freq+0x20>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	0b5b      	lsrs	r3, r3, #13
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	4903      	ldr	r1, [pc, #12]	@ (8002634 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002626:	5ccb      	ldrb	r3, [r1, r3]
 8002628:	fa22 f303 	lsr.w	r3, r2, r3
}
 800262c:	4618      	mov	r0, r3
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40023800 	.word	0x40023800
 8002634:	08005be0 	.word	0x08005be0

08002638 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e041      	b.n	80026ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d106      	bne.n	8002664 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7fe fe5e 	bl	8001320 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2202      	movs	r2, #2
 8002668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3304      	adds	r3, #4
 8002674:	4619      	mov	r1, r3
 8002676:	4610      	mov	r0, r2
 8002678:	f000 fe7e 	bl	8003378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d001      	beq.n	80026f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e03c      	b.n	800276a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2202      	movs	r2, #2
 80026f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a1e      	ldr	r2, [pc, #120]	@ (8002778 <HAL_TIM_Base_Start+0xa0>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d018      	beq.n	8002734 <HAL_TIM_Base_Start+0x5c>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800270a:	d013      	beq.n	8002734 <HAL_TIM_Base_Start+0x5c>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a1a      	ldr	r2, [pc, #104]	@ (800277c <HAL_TIM_Base_Start+0xa4>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d00e      	beq.n	8002734 <HAL_TIM_Base_Start+0x5c>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a19      	ldr	r2, [pc, #100]	@ (8002780 <HAL_TIM_Base_Start+0xa8>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d009      	beq.n	8002734 <HAL_TIM_Base_Start+0x5c>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a17      	ldr	r2, [pc, #92]	@ (8002784 <HAL_TIM_Base_Start+0xac>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d004      	beq.n	8002734 <HAL_TIM_Base_Start+0x5c>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a16      	ldr	r2, [pc, #88]	@ (8002788 <HAL_TIM_Base_Start+0xb0>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d111      	bne.n	8002758 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f003 0307 	and.w	r3, r3, #7
 800273e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2b06      	cmp	r3, #6
 8002744:	d010      	beq.n	8002768 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f042 0201 	orr.w	r2, r2, #1
 8002754:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002756:	e007      	b.n	8002768 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0201 	orr.w	r2, r2, #1
 8002766:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40010000 	.word	0x40010000
 800277c:	40000400 	.word	0x40000400
 8002780:	40000800 	.word	0x40000800
 8002784:	40000c00 	.word	0x40000c00
 8002788:	40014000 	.word	0x40014000

0800278c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e041      	b.n	8002822 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d106      	bne.n	80027b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 f839 	bl	800282a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2202      	movs	r2, #2
 80027bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3304      	adds	r3, #4
 80027c8:	4619      	mov	r1, r3
 80027ca:	4610      	mov	r0, r2
 80027cc:	f000 fdd4 	bl	8003378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
	...

08002840 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d109      	bne.n	8002864 <HAL_TIM_PWM_Start+0x24>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b01      	cmp	r3, #1
 800285a:	bf14      	ite	ne
 800285c:	2301      	movne	r3, #1
 800285e:	2300      	moveq	r3, #0
 8002860:	b2db      	uxtb	r3, r3
 8002862:	e022      	b.n	80028aa <HAL_TIM_PWM_Start+0x6a>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	2b04      	cmp	r3, #4
 8002868:	d109      	bne.n	800287e <HAL_TIM_PWM_Start+0x3e>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002870:	b2db      	uxtb	r3, r3
 8002872:	2b01      	cmp	r3, #1
 8002874:	bf14      	ite	ne
 8002876:	2301      	movne	r3, #1
 8002878:	2300      	moveq	r3, #0
 800287a:	b2db      	uxtb	r3, r3
 800287c:	e015      	b.n	80028aa <HAL_TIM_PWM_Start+0x6a>
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	2b08      	cmp	r3, #8
 8002882:	d109      	bne.n	8002898 <HAL_TIM_PWM_Start+0x58>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800288a:	b2db      	uxtb	r3, r3
 800288c:	2b01      	cmp	r3, #1
 800288e:	bf14      	ite	ne
 8002890:	2301      	movne	r3, #1
 8002892:	2300      	moveq	r3, #0
 8002894:	b2db      	uxtb	r3, r3
 8002896:	e008      	b.n	80028aa <HAL_TIM_PWM_Start+0x6a>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	bf14      	ite	ne
 80028a4:	2301      	movne	r3, #1
 80028a6:	2300      	moveq	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e068      	b.n	8002984 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d104      	bne.n	80028c2 <HAL_TIM_PWM_Start+0x82>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2202      	movs	r2, #2
 80028bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028c0:	e013      	b.n	80028ea <HAL_TIM_PWM_Start+0xaa>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d104      	bne.n	80028d2 <HAL_TIM_PWM_Start+0x92>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2202      	movs	r2, #2
 80028cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80028d0:	e00b      	b.n	80028ea <HAL_TIM_PWM_Start+0xaa>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	2b08      	cmp	r3, #8
 80028d6:	d104      	bne.n	80028e2 <HAL_TIM_PWM_Start+0xa2>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2202      	movs	r2, #2
 80028dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80028e0:	e003      	b.n	80028ea <HAL_TIM_PWM_Start+0xaa>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2202      	movs	r2, #2
 80028e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2201      	movs	r2, #1
 80028f0:	6839      	ldr	r1, [r7, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f001 f90a 	bl	8003b0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a23      	ldr	r2, [pc, #140]	@ (800298c <HAL_TIM_PWM_Start+0x14c>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d107      	bne.n	8002912 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002910:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a1d      	ldr	r2, [pc, #116]	@ (800298c <HAL_TIM_PWM_Start+0x14c>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d018      	beq.n	800294e <HAL_TIM_PWM_Start+0x10e>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002924:	d013      	beq.n	800294e <HAL_TIM_PWM_Start+0x10e>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a19      	ldr	r2, [pc, #100]	@ (8002990 <HAL_TIM_PWM_Start+0x150>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d00e      	beq.n	800294e <HAL_TIM_PWM_Start+0x10e>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a17      	ldr	r2, [pc, #92]	@ (8002994 <HAL_TIM_PWM_Start+0x154>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d009      	beq.n	800294e <HAL_TIM_PWM_Start+0x10e>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a16      	ldr	r2, [pc, #88]	@ (8002998 <HAL_TIM_PWM_Start+0x158>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d004      	beq.n	800294e <HAL_TIM_PWM_Start+0x10e>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a14      	ldr	r2, [pc, #80]	@ (800299c <HAL_TIM_PWM_Start+0x15c>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d111      	bne.n	8002972 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 0307 	and.w	r3, r3, #7
 8002958:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2b06      	cmp	r3, #6
 800295e:	d010      	beq.n	8002982 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0201 	orr.w	r2, r2, #1
 800296e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002970:	e007      	b.n	8002982 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f042 0201 	orr.w	r2, r2, #1
 8002980:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40010000 	.word	0x40010000
 8002990:	40000400 	.word	0x40000400
 8002994:	40000800 	.word	0x40000800
 8002998:	40000c00 	.word	0x40000c00
 800299c:	40014000 	.word	0x40014000

080029a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e041      	b.n	8002a36 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d106      	bne.n	80029cc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f7fe fc3a 	bl	8001240 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2202      	movs	r2, #2
 80029d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3304      	adds	r3, #4
 80029dc:	4619      	mov	r1, r3
 80029de:	4610      	mov	r0, r2
 80029e0:	f000 fcca 	bl	8003378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
	...

08002a40 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d104      	bne.n	8002a5e <HAL_TIM_IC_Start_IT+0x1e>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	e013      	b.n	8002a86 <HAL_TIM_IC_Start_IT+0x46>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	2b04      	cmp	r3, #4
 8002a62:	d104      	bne.n	8002a6e <HAL_TIM_IC_Start_IT+0x2e>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	e00b      	b.n	8002a86 <HAL_TIM_IC_Start_IT+0x46>
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	2b08      	cmp	r3, #8
 8002a72:	d104      	bne.n	8002a7e <HAL_TIM_IC_Start_IT+0x3e>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	e003      	b.n	8002a86 <HAL_TIM_IC_Start_IT+0x46>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d104      	bne.n	8002a98 <HAL_TIM_IC_Start_IT+0x58>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	e013      	b.n	8002ac0 <HAL_TIM_IC_Start_IT+0x80>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	2b04      	cmp	r3, #4
 8002a9c:	d104      	bne.n	8002aa8 <HAL_TIM_IC_Start_IT+0x68>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	e00b      	b.n	8002ac0 <HAL_TIM_IC_Start_IT+0x80>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	2b08      	cmp	r3, #8
 8002aac:	d104      	bne.n	8002ab8 <HAL_TIM_IC_Start_IT+0x78>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	e003      	b.n	8002ac0 <HAL_TIM_IC_Start_IT+0x80>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002ac2:	7bbb      	ldrb	r3, [r7, #14]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d102      	bne.n	8002ace <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002ac8:	7b7b      	ldrb	r3, [r7, #13]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d001      	beq.n	8002ad2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e0c2      	b.n	8002c58 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d104      	bne.n	8002ae2 <HAL_TIM_IC_Start_IT+0xa2>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2202      	movs	r2, #2
 8002adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ae0:	e013      	b.n	8002b0a <HAL_TIM_IC_Start_IT+0xca>
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	2b04      	cmp	r3, #4
 8002ae6:	d104      	bne.n	8002af2 <HAL_TIM_IC_Start_IT+0xb2>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2202      	movs	r2, #2
 8002aec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002af0:	e00b      	b.n	8002b0a <HAL_TIM_IC_Start_IT+0xca>
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	d104      	bne.n	8002b02 <HAL_TIM_IC_Start_IT+0xc2>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b00:	e003      	b.n	8002b0a <HAL_TIM_IC_Start_IT+0xca>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2202      	movs	r2, #2
 8002b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d104      	bne.n	8002b1a <HAL_TIM_IC_Start_IT+0xda>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2202      	movs	r2, #2
 8002b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b18:	e013      	b.n	8002b42 <HAL_TIM_IC_Start_IT+0x102>
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	2b04      	cmp	r3, #4
 8002b1e:	d104      	bne.n	8002b2a <HAL_TIM_IC_Start_IT+0xea>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b28:	e00b      	b.n	8002b42 <HAL_TIM_IC_Start_IT+0x102>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	2b08      	cmp	r3, #8
 8002b2e:	d104      	bne.n	8002b3a <HAL_TIM_IC_Start_IT+0xfa>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2202      	movs	r2, #2
 8002b34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b38:	e003      	b.n	8002b42 <HAL_TIM_IC_Start_IT+0x102>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2202      	movs	r2, #2
 8002b3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	2b0c      	cmp	r3, #12
 8002b46:	d841      	bhi.n	8002bcc <HAL_TIM_IC_Start_IT+0x18c>
 8002b48:	a201      	add	r2, pc, #4	@ (adr r2, 8002b50 <HAL_TIM_IC_Start_IT+0x110>)
 8002b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b4e:	bf00      	nop
 8002b50:	08002b85 	.word	0x08002b85
 8002b54:	08002bcd 	.word	0x08002bcd
 8002b58:	08002bcd 	.word	0x08002bcd
 8002b5c:	08002bcd 	.word	0x08002bcd
 8002b60:	08002b97 	.word	0x08002b97
 8002b64:	08002bcd 	.word	0x08002bcd
 8002b68:	08002bcd 	.word	0x08002bcd
 8002b6c:	08002bcd 	.word	0x08002bcd
 8002b70:	08002ba9 	.word	0x08002ba9
 8002b74:	08002bcd 	.word	0x08002bcd
 8002b78:	08002bcd 	.word	0x08002bcd
 8002b7c:	08002bcd 	.word	0x08002bcd
 8002b80:	08002bbb 	.word	0x08002bbb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	68da      	ldr	r2, [r3, #12]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0202 	orr.w	r2, r2, #2
 8002b92:	60da      	str	r2, [r3, #12]
      break;
 8002b94:	e01d      	b.n	8002bd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68da      	ldr	r2, [r3, #12]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f042 0204 	orr.w	r2, r2, #4
 8002ba4:	60da      	str	r2, [r3, #12]
      break;
 8002ba6:	e014      	b.n	8002bd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f042 0208 	orr.w	r2, r2, #8
 8002bb6:	60da      	str	r2, [r3, #12]
      break;
 8002bb8:	e00b      	b.n	8002bd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68da      	ldr	r2, [r3, #12]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f042 0210 	orr.w	r2, r2, #16
 8002bc8:	60da      	str	r2, [r3, #12]
      break;
 8002bca:	e002      	b.n	8002bd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	73fb      	strb	r3, [r7, #15]
      break;
 8002bd0:	bf00      	nop
  }

  if (status == HAL_OK)
 8002bd2:	7bfb      	ldrb	r3, [r7, #15]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d13e      	bne.n	8002c56 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	6839      	ldr	r1, [r7, #0]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f000 ff93 	bl	8003b0c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a1d      	ldr	r2, [pc, #116]	@ (8002c60 <HAL_TIM_IC_Start_IT+0x220>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d018      	beq.n	8002c22 <HAL_TIM_IC_Start_IT+0x1e2>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bf8:	d013      	beq.n	8002c22 <HAL_TIM_IC_Start_IT+0x1e2>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a19      	ldr	r2, [pc, #100]	@ (8002c64 <HAL_TIM_IC_Start_IT+0x224>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d00e      	beq.n	8002c22 <HAL_TIM_IC_Start_IT+0x1e2>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a17      	ldr	r2, [pc, #92]	@ (8002c68 <HAL_TIM_IC_Start_IT+0x228>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d009      	beq.n	8002c22 <HAL_TIM_IC_Start_IT+0x1e2>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a16      	ldr	r2, [pc, #88]	@ (8002c6c <HAL_TIM_IC_Start_IT+0x22c>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d004      	beq.n	8002c22 <HAL_TIM_IC_Start_IT+0x1e2>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a14      	ldr	r2, [pc, #80]	@ (8002c70 <HAL_TIM_IC_Start_IT+0x230>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d111      	bne.n	8002c46 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 0307 	and.w	r3, r3, #7
 8002c2c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	2b06      	cmp	r3, #6
 8002c32:	d010      	beq.n	8002c56 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f042 0201 	orr.w	r2, r2, #1
 8002c42:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c44:	e007      	b.n	8002c56 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f042 0201 	orr.w	r2, r2, #1
 8002c54:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40010000 	.word	0x40010000
 8002c64:	40000400 	.word	0x40000400
 8002c68:	40000800 	.word	0x40000800
 8002c6c:	40000c00 	.word	0x40000c00
 8002c70:	40014000 	.word	0x40014000

08002c74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	f003 0302 	and.w	r3, r3, #2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d020      	beq.n	8002cd8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d01b      	beq.n	8002cd8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f06f 0202 	mvn.w	r2, #2
 8002ca8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2201      	movs	r2, #1
 8002cae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	f003 0303 	and.w	r3, r3, #3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d003      	beq.n	8002cc6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f7fd fd3e 	bl	8000740 <HAL_TIM_IC_CaptureCallback>
 8002cc4:	e005      	b.n	8002cd2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 fb38 	bl	800333c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 fb3f 	bl	8003350 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	f003 0304 	and.w	r3, r3, #4
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d020      	beq.n	8002d24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d01b      	beq.n	8002d24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f06f 0204 	mvn.w	r2, #4
 8002cf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2202      	movs	r2, #2
 8002cfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f7fd fd18 	bl	8000740 <HAL_TIM_IC_CaptureCallback>
 8002d10:	e005      	b.n	8002d1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 fb12 	bl	800333c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f000 fb19 	bl	8003350 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	f003 0308 	and.w	r3, r3, #8
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d020      	beq.n	8002d70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f003 0308 	and.w	r3, r3, #8
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d01b      	beq.n	8002d70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f06f 0208 	mvn.w	r2, #8
 8002d40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2204      	movs	r2, #4
 8002d46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	69db      	ldr	r3, [r3, #28]
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7fd fcf2 	bl	8000740 <HAL_TIM_IC_CaptureCallback>
 8002d5c:	e005      	b.n	8002d6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 faec 	bl	800333c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f000 faf3 	bl	8003350 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	f003 0310 	and.w	r3, r3, #16
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d020      	beq.n	8002dbc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f003 0310 	and.w	r3, r3, #16
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d01b      	beq.n	8002dbc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f06f 0210 	mvn.w	r2, #16
 8002d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2208      	movs	r2, #8
 8002d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7fd fccc 	bl	8000740 <HAL_TIM_IC_CaptureCallback>
 8002da8:	e005      	b.n	8002db6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 fac6 	bl	800333c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f000 facd 	bl	8003350 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00c      	beq.n	8002de0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d007      	beq.n	8002de0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f06f 0201 	mvn.w	r2, #1
 8002dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 faa4 	bl	8003328 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00c      	beq.n	8002e04 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d007      	beq.n	8002e04 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f000 ff22 	bl	8003c48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00c      	beq.n	8002e28 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d007      	beq.n	8002e28 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 fa9e 	bl	8003364 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	f003 0320 	and.w	r3, r3, #32
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d00c      	beq.n	8002e4c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f003 0320 	and.w	r3, r3, #32
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d007      	beq.n	8002e4c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f06f 0220 	mvn.w	r2, #32
 8002e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 fef4 	bl	8003c34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e4c:	bf00      	nop
 8002e4e:	3710      	adds	r7, #16
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e60:	2300      	movs	r3, #0
 8002e62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d101      	bne.n	8002e72 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002e6e:	2302      	movs	r3, #2
 8002e70:	e088      	b.n	8002f84 <HAL_TIM_IC_ConfigChannel+0x130>
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2201      	movs	r2, #1
 8002e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d11b      	bne.n	8002eb8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002e90:	f000 fc84 	bl	800379c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	699a      	ldr	r2, [r3, #24]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 020c 	bic.w	r2, r2, #12
 8002ea2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6999      	ldr	r1, [r3, #24]
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	689a      	ldr	r2, [r3, #8]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	619a      	str	r2, [r3, #24]
 8002eb6:	e060      	b.n	8002f7a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	d11c      	bne.n	8002ef8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8002ece:	f000 fcfc 	bl	80038ca <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	699a      	ldr	r2, [r3, #24]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002ee0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6999      	ldr	r1, [r3, #24]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	021a      	lsls	r2, r3, #8
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	619a      	str	r2, [r3, #24]
 8002ef6:	e040      	b.n	8002f7a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b08      	cmp	r3, #8
 8002efc:	d11b      	bne.n	8002f36 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8002f0e:	f000 fd49 	bl	80039a4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	69da      	ldr	r2, [r3, #28]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 020c 	bic.w	r2, r2, #12
 8002f20:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	69d9      	ldr	r1, [r3, #28]
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	430a      	orrs	r2, r1
 8002f32:	61da      	str	r2, [r3, #28]
 8002f34:	e021      	b.n	8002f7a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b0c      	cmp	r3, #12
 8002f3a:	d11c      	bne.n	8002f76 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8002f4c:	f000 fd66 	bl	8003a1c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	69da      	ldr	r2, [r3, #28]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002f5e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	69d9      	ldr	r1, [r3, #28]
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	021a      	lsls	r2, r3, #8
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	61da      	str	r2, [r3, #28]
 8002f74:	e001      	b.n	8002f7a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3718      	adds	r7, #24
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d101      	bne.n	8002faa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	e0ae      	b.n	8003108 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2201      	movs	r2, #1
 8002fae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b0c      	cmp	r3, #12
 8002fb6:	f200 809f 	bhi.w	80030f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002fba:	a201      	add	r2, pc, #4	@ (adr r2, 8002fc0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc0:	08002ff5 	.word	0x08002ff5
 8002fc4:	080030f9 	.word	0x080030f9
 8002fc8:	080030f9 	.word	0x080030f9
 8002fcc:	080030f9 	.word	0x080030f9
 8002fd0:	08003035 	.word	0x08003035
 8002fd4:	080030f9 	.word	0x080030f9
 8002fd8:	080030f9 	.word	0x080030f9
 8002fdc:	080030f9 	.word	0x080030f9
 8002fe0:	08003077 	.word	0x08003077
 8002fe4:	080030f9 	.word	0x080030f9
 8002fe8:	080030f9 	.word	0x080030f9
 8002fec:	080030f9 	.word	0x080030f9
 8002ff0:	080030b7 	.word	0x080030b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68b9      	ldr	r1, [r7, #8]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f000 fa42 	bl	8003484 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	699a      	ldr	r2, [r3, #24]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 0208 	orr.w	r2, r2, #8
 800300e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	699a      	ldr	r2, [r3, #24]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 0204 	bic.w	r2, r2, #4
 800301e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6999      	ldr	r1, [r3, #24]
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	691a      	ldr	r2, [r3, #16]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	430a      	orrs	r2, r1
 8003030:	619a      	str	r2, [r3, #24]
      break;
 8003032:	e064      	b.n	80030fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68b9      	ldr	r1, [r7, #8]
 800303a:	4618      	mov	r0, r3
 800303c:	f000 fa88 	bl	8003550 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	699a      	ldr	r2, [r3, #24]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800304e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	699a      	ldr	r2, [r3, #24]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800305e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6999      	ldr	r1, [r3, #24]
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	021a      	lsls	r2, r3, #8
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	430a      	orrs	r2, r1
 8003072:	619a      	str	r2, [r3, #24]
      break;
 8003074:	e043      	b.n	80030fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	68b9      	ldr	r1, [r7, #8]
 800307c:	4618      	mov	r0, r3
 800307e:	f000 fad3 	bl	8003628 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	69da      	ldr	r2, [r3, #28]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f042 0208 	orr.w	r2, r2, #8
 8003090:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	69da      	ldr	r2, [r3, #28]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 0204 	bic.w	r2, r2, #4
 80030a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	69d9      	ldr	r1, [r3, #28]
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	691a      	ldr	r2, [r3, #16]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	61da      	str	r2, [r3, #28]
      break;
 80030b4:	e023      	b.n	80030fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	68b9      	ldr	r1, [r7, #8]
 80030bc:	4618      	mov	r0, r3
 80030be:	f000 fb1d 	bl	80036fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	69da      	ldr	r2, [r3, #28]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	69da      	ldr	r2, [r3, #28]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	69d9      	ldr	r1, [r3, #28]
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	021a      	lsls	r2, r3, #8
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	430a      	orrs	r2, r1
 80030f4:	61da      	str	r2, [r3, #28]
      break;
 80030f6:	e002      	b.n	80030fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	75fb      	strb	r3, [r7, #23]
      break;
 80030fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003106:	7dfb      	ldrb	r3, [r7, #23]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3718      	adds	r7, #24
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_TIM_ConfigClockSource+0x1c>
 8003128:	2302      	movs	r3, #2
 800312a:	e0b4      	b.n	8003296 <HAL_TIM_ConfigClockSource+0x186>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2202      	movs	r2, #2
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800314a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003152:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68ba      	ldr	r2, [r7, #8]
 800315a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003164:	d03e      	beq.n	80031e4 <HAL_TIM_ConfigClockSource+0xd4>
 8003166:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800316a:	f200 8087 	bhi.w	800327c <HAL_TIM_ConfigClockSource+0x16c>
 800316e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003172:	f000 8086 	beq.w	8003282 <HAL_TIM_ConfigClockSource+0x172>
 8003176:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800317a:	d87f      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 800317c:	2b70      	cmp	r3, #112	@ 0x70
 800317e:	d01a      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0xa6>
 8003180:	2b70      	cmp	r3, #112	@ 0x70
 8003182:	d87b      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 8003184:	2b60      	cmp	r3, #96	@ 0x60
 8003186:	d050      	beq.n	800322a <HAL_TIM_ConfigClockSource+0x11a>
 8003188:	2b60      	cmp	r3, #96	@ 0x60
 800318a:	d877      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 800318c:	2b50      	cmp	r3, #80	@ 0x50
 800318e:	d03c      	beq.n	800320a <HAL_TIM_ConfigClockSource+0xfa>
 8003190:	2b50      	cmp	r3, #80	@ 0x50
 8003192:	d873      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 8003194:	2b40      	cmp	r3, #64	@ 0x40
 8003196:	d058      	beq.n	800324a <HAL_TIM_ConfigClockSource+0x13a>
 8003198:	2b40      	cmp	r3, #64	@ 0x40
 800319a:	d86f      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 800319c:	2b30      	cmp	r3, #48	@ 0x30
 800319e:	d064      	beq.n	800326a <HAL_TIM_ConfigClockSource+0x15a>
 80031a0:	2b30      	cmp	r3, #48	@ 0x30
 80031a2:	d86b      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 80031a4:	2b20      	cmp	r3, #32
 80031a6:	d060      	beq.n	800326a <HAL_TIM_ConfigClockSource+0x15a>
 80031a8:	2b20      	cmp	r3, #32
 80031aa:	d867      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d05c      	beq.n	800326a <HAL_TIM_ConfigClockSource+0x15a>
 80031b0:	2b10      	cmp	r3, #16
 80031b2:	d05a      	beq.n	800326a <HAL_TIM_ConfigClockSource+0x15a>
 80031b4:	e062      	b.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031c6:	f000 fc81 	bl	8003acc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80031d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	609a      	str	r2, [r3, #8]
      break;
 80031e2:	e04f      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031f4:	f000 fc6a 	bl	8003acc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689a      	ldr	r2, [r3, #8]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003206:	609a      	str	r2, [r3, #8]
      break;
 8003208:	e03c      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003216:	461a      	mov	r2, r3
 8003218:	f000 fb28 	bl	800386c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2150      	movs	r1, #80	@ 0x50
 8003222:	4618      	mov	r0, r3
 8003224:	f000 fc37 	bl	8003a96 <TIM_ITRx_SetConfig>
      break;
 8003228:	e02c      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003236:	461a      	mov	r2, r3
 8003238:	f000 fb84 	bl	8003944 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2160      	movs	r1, #96	@ 0x60
 8003242:	4618      	mov	r0, r3
 8003244:	f000 fc27 	bl	8003a96 <TIM_ITRx_SetConfig>
      break;
 8003248:	e01c      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003256:	461a      	mov	r2, r3
 8003258:	f000 fb08 	bl	800386c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2140      	movs	r1, #64	@ 0x40
 8003262:	4618      	mov	r0, r3
 8003264:	f000 fc17 	bl	8003a96 <TIM_ITRx_SetConfig>
      break;
 8003268:	e00c      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4619      	mov	r1, r3
 8003274:	4610      	mov	r0, r2
 8003276:	f000 fc0e 	bl	8003a96 <TIM_ITRx_SetConfig>
      break;
 800327a:	e003      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	73fb      	strb	r3, [r7, #15]
      break;
 8003280:	e000      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003282:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003294:	7bfb      	ldrb	r3, [r7, #15]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80032aa:	2300      	movs	r3, #0
 80032ac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	2b0c      	cmp	r3, #12
 80032b2:	d831      	bhi.n	8003318 <HAL_TIM_ReadCapturedValue+0x78>
 80032b4:	a201      	add	r2, pc, #4	@ (adr r2, 80032bc <HAL_TIM_ReadCapturedValue+0x1c>)
 80032b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ba:	bf00      	nop
 80032bc:	080032f1 	.word	0x080032f1
 80032c0:	08003319 	.word	0x08003319
 80032c4:	08003319 	.word	0x08003319
 80032c8:	08003319 	.word	0x08003319
 80032cc:	080032fb 	.word	0x080032fb
 80032d0:	08003319 	.word	0x08003319
 80032d4:	08003319 	.word	0x08003319
 80032d8:	08003319 	.word	0x08003319
 80032dc:	08003305 	.word	0x08003305
 80032e0:	08003319 	.word	0x08003319
 80032e4:	08003319 	.word	0x08003319
 80032e8:	08003319 	.word	0x08003319
 80032ec:	0800330f 	.word	0x0800330f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032f6:	60fb      	str	r3, [r7, #12]

      break;
 80032f8:	e00f      	b.n	800331a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003300:	60fb      	str	r3, [r7, #12]

      break;
 8003302:	e00a      	b.n	800331a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800330a:	60fb      	str	r3, [r7, #12]

      break;
 800330c:	e005      	b.n	800331a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003314:	60fb      	str	r3, [r7, #12]

      break;
 8003316:	e000      	b.n	800331a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003318:	bf00      	nop
  }

  return tmpreg;
 800331a:	68fb      	ldr	r3, [r7, #12]
}
 800331c:	4618      	mov	r0, r3
 800331e:	3714      	adds	r7, #20
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a37      	ldr	r2, [pc, #220]	@ (8003468 <TIM_Base_SetConfig+0xf0>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d00f      	beq.n	80033b0 <TIM_Base_SetConfig+0x38>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003396:	d00b      	beq.n	80033b0 <TIM_Base_SetConfig+0x38>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a34      	ldr	r2, [pc, #208]	@ (800346c <TIM_Base_SetConfig+0xf4>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d007      	beq.n	80033b0 <TIM_Base_SetConfig+0x38>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	4a33      	ldr	r2, [pc, #204]	@ (8003470 <TIM_Base_SetConfig+0xf8>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d003      	beq.n	80033b0 <TIM_Base_SetConfig+0x38>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	4a32      	ldr	r2, [pc, #200]	@ (8003474 <TIM_Base_SetConfig+0xfc>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d108      	bne.n	80033c2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	4313      	orrs	r3, r2
 80033c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a28      	ldr	r2, [pc, #160]	@ (8003468 <TIM_Base_SetConfig+0xf0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d01b      	beq.n	8003402 <TIM_Base_SetConfig+0x8a>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033d0:	d017      	beq.n	8003402 <TIM_Base_SetConfig+0x8a>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a25      	ldr	r2, [pc, #148]	@ (800346c <TIM_Base_SetConfig+0xf4>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d013      	beq.n	8003402 <TIM_Base_SetConfig+0x8a>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a24      	ldr	r2, [pc, #144]	@ (8003470 <TIM_Base_SetConfig+0xf8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d00f      	beq.n	8003402 <TIM_Base_SetConfig+0x8a>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a23      	ldr	r2, [pc, #140]	@ (8003474 <TIM_Base_SetConfig+0xfc>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d00b      	beq.n	8003402 <TIM_Base_SetConfig+0x8a>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a22      	ldr	r2, [pc, #136]	@ (8003478 <TIM_Base_SetConfig+0x100>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d007      	beq.n	8003402 <TIM_Base_SetConfig+0x8a>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a21      	ldr	r2, [pc, #132]	@ (800347c <TIM_Base_SetConfig+0x104>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d003      	beq.n	8003402 <TIM_Base_SetConfig+0x8a>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a20      	ldr	r2, [pc, #128]	@ (8003480 <TIM_Base_SetConfig+0x108>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d108      	bne.n	8003414 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	4313      	orrs	r3, r2
 8003412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	4313      	orrs	r3, r2
 8003420:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	689a      	ldr	r2, [r3, #8]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a0c      	ldr	r2, [pc, #48]	@ (8003468 <TIM_Base_SetConfig+0xf0>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d103      	bne.n	8003442 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	691a      	ldr	r2, [r3, #16]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f043 0204 	orr.w	r2, r3, #4
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2201      	movs	r2, #1
 8003452:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	601a      	str	r2, [r3, #0]
}
 800345a:	bf00      	nop
 800345c:	3714      	adds	r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	40010000 	.word	0x40010000
 800346c:	40000400 	.word	0x40000400
 8003470:	40000800 	.word	0x40000800
 8003474:	40000c00 	.word	0x40000c00
 8003478:	40014000 	.word	0x40014000
 800347c:	40014400 	.word	0x40014400
 8003480:	40014800 	.word	0x40014800

08003484 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003484:	b480      	push	{r7}
 8003486:	b087      	sub	sp, #28
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a1b      	ldr	r3, [r3, #32]
 8003498:	f023 0201 	bic.w	r2, r3, #1
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f023 0303 	bic.w	r3, r3, #3
 80034ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f023 0302 	bic.w	r3, r3, #2
 80034cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	697a      	ldr	r2, [r7, #20]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a1c      	ldr	r2, [pc, #112]	@ (800354c <TIM_OC1_SetConfig+0xc8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d10c      	bne.n	80034fa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f023 0308 	bic.w	r3, r3, #8
 80034e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f023 0304 	bic.w	r3, r3, #4
 80034f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a13      	ldr	r2, [pc, #76]	@ (800354c <TIM_OC1_SetConfig+0xc8>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d111      	bne.n	8003526 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	4313      	orrs	r3, r2
 800351a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	693a      	ldr	r2, [r7, #16]
 8003522:	4313      	orrs	r3, r2
 8003524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	621a      	str	r2, [r3, #32]
}
 8003540:	bf00      	nop
 8003542:	371c      	adds	r7, #28
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr
 800354c:	40010000 	.word	0x40010000

08003550 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003550:	b480      	push	{r7}
 8003552:	b087      	sub	sp, #28
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a1b      	ldr	r3, [r3, #32]
 800355e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a1b      	ldr	r3, [r3, #32]
 8003564:	f023 0210 	bic.w	r2, r3, #16
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800357e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003586:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	021b      	lsls	r3, r3, #8
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	4313      	orrs	r3, r2
 8003592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f023 0320 	bic.w	r3, r3, #32
 800359a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	011b      	lsls	r3, r3, #4
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a1e      	ldr	r2, [pc, #120]	@ (8003624 <TIM_OC2_SetConfig+0xd4>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d10d      	bne.n	80035cc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	011b      	lsls	r3, r3, #4
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80035ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a15      	ldr	r2, [pc, #84]	@ (8003624 <TIM_OC2_SetConfig+0xd4>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d113      	bne.n	80035fc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80035da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80035e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	621a      	str	r2, [r3, #32]
}
 8003616:	bf00      	nop
 8003618:	371c      	adds	r7, #28
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	40010000 	.word	0x40010000

08003628 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003628:	b480      	push	{r7}
 800362a:	b087      	sub	sp, #28
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a1b      	ldr	r3, [r3, #32]
 800363c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	69db      	ldr	r3, [r3, #28]
 800364e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f023 0303 	bic.w	r3, r3, #3
 800365e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	4313      	orrs	r3, r2
 8003668:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003670:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	021b      	lsls	r3, r3, #8
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	4313      	orrs	r3, r2
 800367c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a1d      	ldr	r2, [pc, #116]	@ (80036f8 <TIM_OC3_SetConfig+0xd0>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d10d      	bne.n	80036a2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800368c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	021b      	lsls	r3, r3, #8
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	4313      	orrs	r3, r2
 8003698:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80036a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a14      	ldr	r2, [pc, #80]	@ (80036f8 <TIM_OC3_SetConfig+0xd0>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d113      	bne.n	80036d2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80036b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	011b      	lsls	r3, r3, #4
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685a      	ldr	r2, [r3, #4]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	697a      	ldr	r2, [r7, #20]
 80036ea:	621a      	str	r2, [r3, #32]
}
 80036ec:	bf00      	nop
 80036ee:	371c      	adds	r7, #28
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	40010000 	.word	0x40010000

080036fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b087      	sub	sp, #28
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a1b      	ldr	r3, [r3, #32]
 800370a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	69db      	ldr	r3, [r3, #28]
 8003722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800372a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003732:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	021b      	lsls	r3, r3, #8
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	4313      	orrs	r3, r2
 800373e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003746:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	031b      	lsls	r3, r3, #12
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	4313      	orrs	r3, r2
 8003752:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a10      	ldr	r2, [pc, #64]	@ (8003798 <TIM_OC4_SetConfig+0x9c>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d109      	bne.n	8003770 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003762:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	695b      	ldr	r3, [r3, #20]
 8003768:	019b      	lsls	r3, r3, #6
 800376a:	697a      	ldr	r2, [r7, #20]
 800376c:	4313      	orrs	r3, r2
 800376e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	697a      	ldr	r2, [r7, #20]
 8003774:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	621a      	str	r2, [r3, #32]
}
 800378a:	bf00      	nop
 800378c:	371c      	adds	r7, #28
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	40010000 	.word	0x40010000

0800379c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800379c:	b480      	push	{r7}
 800379e:	b087      	sub	sp, #28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
 80037a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	f023 0201 	bic.w	r2, r3, #1
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4a24      	ldr	r2, [pc, #144]	@ (8003858 <TIM_TI1_SetConfig+0xbc>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d013      	beq.n	80037f2 <TIM_TI1_SetConfig+0x56>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037d0:	d00f      	beq.n	80037f2 <TIM_TI1_SetConfig+0x56>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	4a21      	ldr	r2, [pc, #132]	@ (800385c <TIM_TI1_SetConfig+0xc0>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d00b      	beq.n	80037f2 <TIM_TI1_SetConfig+0x56>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	4a20      	ldr	r2, [pc, #128]	@ (8003860 <TIM_TI1_SetConfig+0xc4>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d007      	beq.n	80037f2 <TIM_TI1_SetConfig+0x56>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003864 <TIM_TI1_SetConfig+0xc8>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d003      	beq.n	80037f2 <TIM_TI1_SetConfig+0x56>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	4a1e      	ldr	r2, [pc, #120]	@ (8003868 <TIM_TI1_SetConfig+0xcc>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d101      	bne.n	80037f6 <TIM_TI1_SetConfig+0x5a>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <TIM_TI1_SetConfig+0x5c>
 80037f6:	2300      	movs	r3, #0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d008      	beq.n	800380e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	f023 0303 	bic.w	r3, r3, #3
 8003802:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4313      	orrs	r3, r2
 800380a:	617b      	str	r3, [r7, #20]
 800380c:	e003      	b.n	8003816 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800381c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	011b      	lsls	r3, r3, #4
 8003822:	b2db      	uxtb	r3, r3
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	4313      	orrs	r3, r2
 8003828:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	f023 030a 	bic.w	r3, r3, #10
 8003830:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	f003 030a 	and.w	r3, r3, #10
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	4313      	orrs	r3, r2
 800383c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	621a      	str	r2, [r3, #32]
}
 800384a:	bf00      	nop
 800384c:	371c      	adds	r7, #28
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	40010000 	.word	0x40010000
 800385c:	40000400 	.word	0x40000400
 8003860:	40000800 	.word	0x40000800
 8003864:	40000c00 	.word	0x40000c00
 8003868:	40014000 	.word	0x40014000

0800386c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800386c:	b480      	push	{r7}
 800386e:	b087      	sub	sp, #28
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	f023 0201 	bic.w	r2, r3, #1
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003896:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	011b      	lsls	r3, r3, #4
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	4313      	orrs	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f023 030a 	bic.w	r3, r3, #10
 80038a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	621a      	str	r2, [r3, #32]
}
 80038be:	bf00      	nop
 80038c0:	371c      	adds	r7, #28
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr

080038ca <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b087      	sub	sp, #28
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	60f8      	str	r0, [r7, #12]
 80038d2:	60b9      	str	r1, [r7, #8]
 80038d4:	607a      	str	r2, [r7, #4]
 80038d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6a1b      	ldr	r3, [r3, #32]
 80038dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	f023 0210 	bic.w	r2, r3, #16
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	021b      	lsls	r3, r3, #8
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	4313      	orrs	r3, r2
 8003900:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003908:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	031b      	lsls	r3, r3, #12
 800390e:	b29b      	uxth	r3, r3
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	4313      	orrs	r3, r2
 8003914:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800391c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	011b      	lsls	r3, r3, #4
 8003922:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	4313      	orrs	r3, r2
 800392a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	621a      	str	r2, [r3, #32]
}
 8003938:	bf00      	nop
 800393a:	371c      	adds	r7, #28
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003944:	b480      	push	{r7}
 8003946:	b087      	sub	sp, #28
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	f023 0210 	bic.w	r2, r3, #16
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800396e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	031b      	lsls	r3, r3, #12
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	4313      	orrs	r3, r2
 8003978:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003980:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	011b      	lsls	r3, r3, #4
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	4313      	orrs	r3, r2
 800398a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	697a      	ldr	r2, [r7, #20]
 8003996:	621a      	str	r2, [r3, #32]
}
 8003998:	bf00      	nop
 800399a:	371c      	adds	r7, #28
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b087      	sub	sp, #28
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
 80039b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6a1b      	ldr	r3, [r3, #32]
 80039b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6a1b      	ldr	r3, [r3, #32]
 80039bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	69db      	ldr	r3, [r3, #28]
 80039c8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	f023 0303 	bic.w	r3, r3, #3
 80039d0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039e0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	011b      	lsls	r3, r3, #4
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80039f4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	021b      	lsls	r3, r3, #8
 80039fa:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	697a      	ldr	r2, [r7, #20]
 8003a0e:	621a      	str	r2, [r3, #32]
}
 8003a10:	bf00      	nop
 8003a12:	371c      	adds	r7, #28
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b087      	sub	sp, #28
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
 8003a28:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6a1b      	ldr	r3, [r3, #32]
 8003a34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	69db      	ldr	r3, [r3, #28]
 8003a40:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a48:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	021b      	lsls	r3, r3, #8
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a5a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	031b      	lsls	r3, r3, #12
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8003a6e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	031b      	lsls	r3, r3, #12
 8003a74:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	621a      	str	r2, [r3, #32]
}
 8003a8a:	bf00      	nop
 8003a8c:	371c      	adds	r7, #28
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr

08003a96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a96:	b480      	push	{r7}
 8003a98:	b085      	sub	sp, #20
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
 8003a9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003aae:	683a      	ldr	r2, [r7, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	f043 0307 	orr.w	r3, r3, #7
 8003ab8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	609a      	str	r2, [r3, #8]
}
 8003ac0:	bf00      	nop
 8003ac2:	3714      	adds	r7, #20
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b087      	sub	sp, #28
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
 8003ad8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ae6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	021a      	lsls	r2, r3, #8
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	431a      	orrs	r2, r3
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	609a      	str	r2, [r3, #8]
}
 8003b00:	bf00      	nop
 8003b02:	371c      	adds	r7, #28
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b087      	sub	sp, #28
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	f003 031f 	and.w	r3, r3, #31
 8003b1e:	2201      	movs	r2, #1
 8003b20:	fa02 f303 	lsl.w	r3, r2, r3
 8003b24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6a1a      	ldr	r2, [r3, #32]
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	43db      	mvns	r3, r3
 8003b2e:	401a      	ands	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6a1a      	ldr	r2, [r3, #32]
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	f003 031f 	and.w	r3, r3, #31
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	fa01 f303 	lsl.w	r3, r1, r3
 8003b44:	431a      	orrs	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	621a      	str	r2, [r3, #32]
}
 8003b4a:	bf00      	nop
 8003b4c:	371c      	adds	r7, #28
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
	...

08003b58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b085      	sub	sp, #20
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d101      	bne.n	8003b70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	e050      	b.n	8003c12 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a1c      	ldr	r2, [pc, #112]	@ (8003c20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d018      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bbc:	d013      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a18      	ldr	r2, [pc, #96]	@ (8003c24 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d00e      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a16      	ldr	r2, [pc, #88]	@ (8003c28 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d009      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a15      	ldr	r2, [pc, #84]	@ (8003c2c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d004      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a13      	ldr	r2, [pc, #76]	@ (8003c30 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d10c      	bne.n	8003c00 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3714      	adds	r7, #20
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	40010000 	.word	0x40010000
 8003c24:	40000400 	.word	0x40000400
 8003c28:	40000800 	.word	0x40000800
 8003c2c:	40000c00 	.word	0x40000c00
 8003c30:	40014000 	.word	0x40014000

08003c34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c3c:	bf00      	nop
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e042      	b.n	8003cf4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d106      	bne.n	8003c88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f7fd fbee 	bl	8001464 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2224      	movs	r2, #36	@ 0x24
 8003c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 fddd 	bl	8004860 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	691a      	ldr	r2, [r3, #16]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003cb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	695a      	ldr	r2, [r3, #20]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003cc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68da      	ldr	r2, [r3, #12]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003cd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2220      	movs	r2, #32
 8003ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3708      	adds	r7, #8
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b08a      	sub	sp, #40	@ 0x28
 8003d00:	af02      	add	r7, sp, #8
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	603b      	str	r3, [r7, #0]
 8003d08:	4613      	mov	r3, r2
 8003d0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	2b20      	cmp	r3, #32
 8003d1a:	d175      	bne.n	8003e08 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d002      	beq.n	8003d28 <HAL_UART_Transmit+0x2c>
 8003d22:	88fb      	ldrh	r3, [r7, #6]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e06e      	b.n	8003e0a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2221      	movs	r2, #33	@ 0x21
 8003d36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d3a:	f7fd fc73 	bl	8001624 <HAL_GetTick>
 8003d3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	88fa      	ldrh	r2, [r7, #6]
 8003d44:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	88fa      	ldrh	r2, [r7, #6]
 8003d4a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d54:	d108      	bne.n	8003d68 <HAL_UART_Transmit+0x6c>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d104      	bne.n	8003d68 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	61bb      	str	r3, [r7, #24]
 8003d66:	e003      	b.n	8003d70 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d70:	e02e      	b.n	8003dd0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	9300      	str	r3, [sp, #0]
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	2180      	movs	r1, #128	@ 0x80
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f000 fb41 	bl	8004404 <UART_WaitOnFlagUntilTimeout>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d005      	beq.n	8003d94 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e03a      	b.n	8003e0a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d10b      	bne.n	8003db2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	881b      	ldrh	r3, [r3, #0]
 8003d9e:	461a      	mov	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003da8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	3302      	adds	r3, #2
 8003dae:	61bb      	str	r3, [r7, #24]
 8003db0:	e007      	b.n	8003dc2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	781a      	ldrb	r2, [r3, #0]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	b29a      	uxth	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d1cb      	bne.n	8003d72 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	9300      	str	r3, [sp, #0]
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	2200      	movs	r2, #0
 8003de2:	2140      	movs	r1, #64	@ 0x40
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 fb0d 	bl	8004404 <UART_WaitOnFlagUntilTimeout>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d005      	beq.n	8003dfc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2220      	movs	r2, #32
 8003df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e006      	b.n	8003e0a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e04:	2300      	movs	r3, #0
 8003e06:	e000      	b.n	8003e0a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e08:	2302      	movs	r3, #2
  }
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3720      	adds	r7, #32
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}

08003e12 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e12:	b580      	push	{r7, lr}
 8003e14:	b084      	sub	sp, #16
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	60f8      	str	r0, [r7, #12]
 8003e1a:	60b9      	str	r1, [r7, #8]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b20      	cmp	r3, #32
 8003e2a:	d112      	bne.n	8003e52 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d002      	beq.n	8003e38 <HAL_UART_Receive_IT+0x26>
 8003e32:	88fb      	ldrh	r3, [r7, #6]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d101      	bne.n	8003e3c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e00b      	b.n	8003e54 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e42:	88fb      	ldrh	r3, [r7, #6]
 8003e44:	461a      	mov	r2, r3
 8003e46:	68b9      	ldr	r1, [r7, #8]
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 fb34 	bl	80044b6 <UART_Start_Receive_IT>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	e000      	b.n	8003e54 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003e52:	2302      	movs	r3, #2
  }
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3710      	adds	r7, #16
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b0ba      	sub	sp, #232	@ 0xe8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003e82:	2300      	movs	r3, #0
 8003e84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e92:	f003 030f 	and.w	r3, r3, #15
 8003e96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003e9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10f      	bne.n	8003ec2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ea6:	f003 0320 	and.w	r3, r3, #32
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d009      	beq.n	8003ec2 <HAL_UART_IRQHandler+0x66>
 8003eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eb2:	f003 0320 	and.w	r3, r3, #32
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d003      	beq.n	8003ec2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 fc11 	bl	80046e2 <UART_Receive_IT>
      return;
 8003ec0:	e273      	b.n	80043aa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003ec2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 80de 	beq.w	8004088 <HAL_UART_IRQHandler+0x22c>
 8003ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d106      	bne.n	8003ee6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003edc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 80d1 	beq.w	8004088 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00b      	beq.n	8003f0a <HAL_UART_IRQHandler+0xae>
 8003ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d005      	beq.n	8003f0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f02:	f043 0201 	orr.w	r2, r3, #1
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f0e:	f003 0304 	and.w	r3, r3, #4
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00b      	beq.n	8003f2e <HAL_UART_IRQHandler+0xd2>
 8003f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d005      	beq.n	8003f2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f26:	f043 0202 	orr.w	r2, r3, #2
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00b      	beq.n	8003f52 <HAL_UART_IRQHandler+0xf6>
 8003f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f3e:	f003 0301 	and.w	r3, r3, #1
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d005      	beq.n	8003f52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4a:	f043 0204 	orr.w	r2, r3, #4
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f56:	f003 0308 	and.w	r3, r3, #8
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d011      	beq.n	8003f82 <HAL_UART_IRQHandler+0x126>
 8003f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f62:	f003 0320 	and.w	r3, r3, #32
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d105      	bne.n	8003f76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d005      	beq.n	8003f82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7a:	f043 0208 	orr.w	r2, r3, #8
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 820a 	beq.w	80043a0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f90:	f003 0320 	and.w	r3, r3, #32
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d008      	beq.n	8003faa <HAL_UART_IRQHandler+0x14e>
 8003f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f9c:	f003 0320 	and.w	r3, r3, #32
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d002      	beq.n	8003faa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 fb9c 	bl	80046e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb4:	2b40      	cmp	r3, #64	@ 0x40
 8003fb6:	bf0c      	ite	eq
 8003fb8:	2301      	moveq	r3, #1
 8003fba:	2300      	movne	r3, #0
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc6:	f003 0308 	and.w	r3, r3, #8
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d103      	bne.n	8003fd6 <HAL_UART_IRQHandler+0x17a>
 8003fce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d04f      	beq.n	8004076 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 faa7 	bl	800452a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe6:	2b40      	cmp	r3, #64	@ 0x40
 8003fe8:	d141      	bne.n	800406e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	3314      	adds	r3, #20
 8003ff0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003ff8:	e853 3f00 	ldrex	r3, [r3]
 8003ffc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004000:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004004:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004008:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	3314      	adds	r3, #20
 8004012:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004016:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800401a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800401e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004022:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004026:	e841 2300 	strex	r3, r2, [r1]
 800402a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800402e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1d9      	bne.n	8003fea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403a:	2b00      	cmp	r3, #0
 800403c:	d013      	beq.n	8004066 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004042:	4a8a      	ldr	r2, [pc, #552]	@ (800426c <HAL_UART_IRQHandler+0x410>)
 8004044:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404a:	4618      	mov	r0, r3
 800404c:	f7fd fc9b 	bl	8001986 <HAL_DMA_Abort_IT>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d016      	beq.n	8004084 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800405a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004060:	4610      	mov	r0, r2
 8004062:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004064:	e00e      	b.n	8004084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f9b6 	bl	80043d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800406c:	e00a      	b.n	8004084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f9b2 	bl	80043d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004074:	e006      	b.n	8004084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f9ae 	bl	80043d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004082:	e18d      	b.n	80043a0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004084:	bf00      	nop
    return;
 8004086:	e18b      	b.n	80043a0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408c:	2b01      	cmp	r3, #1
 800408e:	f040 8167 	bne.w	8004360 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004096:	f003 0310 	and.w	r3, r3, #16
 800409a:	2b00      	cmp	r3, #0
 800409c:	f000 8160 	beq.w	8004360 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80040a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040a4:	f003 0310 	and.w	r3, r3, #16
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f000 8159 	beq.w	8004360 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040ae:	2300      	movs	r3, #0
 80040b0:	60bb      	str	r3, [r7, #8]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	60bb      	str	r3, [r7, #8]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	60bb      	str	r3, [r7, #8]
 80040c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ce:	2b40      	cmp	r3, #64	@ 0x40
 80040d0:	f040 80ce 	bne.w	8004270 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80040e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f000 80a9 	beq.w	800423c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80040f2:	429a      	cmp	r2, r3
 80040f4:	f080 80a2 	bcs.w	800423c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80040fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800410a:	f000 8088 	beq.w	800421e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	330c      	adds	r3, #12
 8004114:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004118:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800411c:	e853 3f00 	ldrex	r3, [r3]
 8004120:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004124:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004128:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800412c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	330c      	adds	r3, #12
 8004136:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800413a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800413e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004142:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004146:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800414a:	e841 2300 	strex	r3, r2, [r1]
 800414e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004152:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1d9      	bne.n	800410e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	3314      	adds	r3, #20
 8004160:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004162:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004164:	e853 3f00 	ldrex	r3, [r3]
 8004168:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800416a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800416c:	f023 0301 	bic.w	r3, r3, #1
 8004170:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	3314      	adds	r3, #20
 800417a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800417e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004182:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004184:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004186:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800418a:	e841 2300 	strex	r3, r2, [r1]
 800418e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004190:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1e1      	bne.n	800415a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	3314      	adds	r3, #20
 800419c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041a0:	e853 3f00 	ldrex	r3, [r3]
 80041a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80041a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3314      	adds	r3, #20
 80041b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80041ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80041bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80041c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80041c2:	e841 2300 	strex	r3, r2, [r1]
 80041c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80041c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1e3      	bne.n	8004196 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2220      	movs	r2, #32
 80041d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	330c      	adds	r3, #12
 80041e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041e6:	e853 3f00 	ldrex	r3, [r3]
 80041ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80041ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041ee:	f023 0310 	bic.w	r3, r3, #16
 80041f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	330c      	adds	r3, #12
 80041fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004200:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004202:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004204:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004206:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004208:	e841 2300 	strex	r3, r2, [r1]
 800420c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800420e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004210:	2b00      	cmp	r3, #0
 8004212:	d1e3      	bne.n	80041dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004218:	4618      	mov	r0, r3
 800421a:	f7fd fb44 	bl	80018a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800422c:	b29b      	uxth	r3, r3
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	b29b      	uxth	r3, r3
 8004232:	4619      	mov	r1, r3
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f000 f8d9 	bl	80043ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800423a:	e0b3      	b.n	80043a4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004240:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004244:	429a      	cmp	r2, r3
 8004246:	f040 80ad 	bne.w	80043a4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424e:	69db      	ldr	r3, [r3, #28]
 8004250:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004254:	f040 80a6 	bne.w	80043a4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2202      	movs	r2, #2
 800425c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004262:	4619      	mov	r1, r3
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f000 f8c1 	bl	80043ec <HAL_UARTEx_RxEventCallback>
      return;
 800426a:	e09b      	b.n	80043a4 <HAL_UART_IRQHandler+0x548>
 800426c:	080045f1 	.word	0x080045f1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004278:	b29b      	uxth	r3, r3
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004284:	b29b      	uxth	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	f000 808e 	beq.w	80043a8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800428c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 8089 	beq.w	80043a8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	330c      	adds	r3, #12
 800429c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a0:	e853 3f00 	ldrex	r3, [r3]
 80042a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	330c      	adds	r3, #12
 80042b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80042ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80042bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042c2:	e841 2300 	strex	r3, r2, [r1]
 80042c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1e3      	bne.n	8004296 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	3314      	adds	r3, #20
 80042d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d8:	e853 3f00 	ldrex	r3, [r3]
 80042dc:	623b      	str	r3, [r7, #32]
   return(result);
 80042de:	6a3b      	ldr	r3, [r7, #32]
 80042e0:	f023 0301 	bic.w	r3, r3, #1
 80042e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	3314      	adds	r3, #20
 80042ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80042f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80042f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042fa:	e841 2300 	strex	r3, r2, [r1]
 80042fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1e3      	bne.n	80042ce <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2220      	movs	r2, #32
 800430a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	330c      	adds	r3, #12
 800431a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	e853 3f00 	ldrex	r3, [r3]
 8004322:	60fb      	str	r3, [r7, #12]
   return(result);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f023 0310 	bic.w	r3, r3, #16
 800432a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	330c      	adds	r3, #12
 8004334:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004338:	61fa      	str	r2, [r7, #28]
 800433a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433c:	69b9      	ldr	r1, [r7, #24]
 800433e:	69fa      	ldr	r2, [r7, #28]
 8004340:	e841 2300 	strex	r3, r2, [r1]
 8004344:	617b      	str	r3, [r7, #20]
   return(result);
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1e3      	bne.n	8004314 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004352:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004356:	4619      	mov	r1, r3
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f000 f847 	bl	80043ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800435e:	e023      	b.n	80043a8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004368:	2b00      	cmp	r3, #0
 800436a:	d009      	beq.n	8004380 <HAL_UART_IRQHandler+0x524>
 800436c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004374:	2b00      	cmp	r3, #0
 8004376:	d003      	beq.n	8004380 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 f94a 	bl	8004612 <UART_Transmit_IT>
    return;
 800437e:	e014      	b.n	80043aa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004388:	2b00      	cmp	r3, #0
 800438a:	d00e      	beq.n	80043aa <HAL_UART_IRQHandler+0x54e>
 800438c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004394:	2b00      	cmp	r3, #0
 8004396:	d008      	beq.n	80043aa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f98a 	bl	80046b2 <UART_EndTransmit_IT>
    return;
 800439e:	e004      	b.n	80043aa <HAL_UART_IRQHandler+0x54e>
    return;
 80043a0:	bf00      	nop
 80043a2:	e002      	b.n	80043aa <HAL_UART_IRQHandler+0x54e>
      return;
 80043a4:	bf00      	nop
 80043a6:	e000      	b.n	80043aa <HAL_UART_IRQHandler+0x54e>
      return;
 80043a8:	bf00      	nop
  }
}
 80043aa:	37e8      	adds	r7, #232	@ 0xe8
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	460b      	mov	r3, r1
 80043f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	603b      	str	r3, [r7, #0]
 8004410:	4613      	mov	r3, r2
 8004412:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004414:	e03b      	b.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004416:	6a3b      	ldr	r3, [r7, #32]
 8004418:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800441c:	d037      	beq.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800441e:	f7fd f901 	bl	8001624 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	6a3a      	ldr	r2, [r7, #32]
 800442a:	429a      	cmp	r2, r3
 800442c:	d302      	bcc.n	8004434 <UART_WaitOnFlagUntilTimeout+0x30>
 800442e:	6a3b      	ldr	r3, [r7, #32]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d101      	bne.n	8004438 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e03a      	b.n	80044ae <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	f003 0304 	and.w	r3, r3, #4
 8004442:	2b00      	cmp	r3, #0
 8004444:	d023      	beq.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	2b80      	cmp	r3, #128	@ 0x80
 800444a:	d020      	beq.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	2b40      	cmp	r3, #64	@ 0x40
 8004450:	d01d      	beq.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0308 	and.w	r3, r3, #8
 800445c:	2b08      	cmp	r3, #8
 800445e:	d116      	bne.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004460:	2300      	movs	r3, #0
 8004462:	617b      	str	r3, [r7, #20]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	617b      	str	r3, [r7, #20]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	f000 f857 	bl	800452a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2208      	movs	r2, #8
 8004480:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e00f      	b.n	80044ae <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	4013      	ands	r3, r2
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	429a      	cmp	r2, r3
 800449c:	bf0c      	ite	eq
 800449e:	2301      	moveq	r3, #1
 80044a0:	2300      	movne	r3, #0
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	461a      	mov	r2, r3
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d0b4      	beq.n	8004416 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b085      	sub	sp, #20
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	60f8      	str	r0, [r7, #12]
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	4613      	mov	r3, r2
 80044c2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	68ba      	ldr	r2, [r7, #8]
 80044c8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	88fa      	ldrh	r2, [r7, #6]
 80044ce:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	88fa      	ldrh	r2, [r7, #6]
 80044d4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2222      	movs	r2, #34	@ 0x22
 80044e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d007      	beq.n	80044fc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044fa:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	695a      	ldr	r2, [r3, #20]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f042 0201 	orr.w	r2, r2, #1
 800450a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68da      	ldr	r2, [r3, #12]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0220 	orr.w	r2, r2, #32
 800451a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3714      	adds	r7, #20
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800452a:	b480      	push	{r7}
 800452c:	b095      	sub	sp, #84	@ 0x54
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	330c      	adds	r3, #12
 8004538:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800453c:	e853 3f00 	ldrex	r3, [r3]
 8004540:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004544:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004548:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	330c      	adds	r3, #12
 8004550:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004552:	643a      	str	r2, [r7, #64]	@ 0x40
 8004554:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004556:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004558:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800455a:	e841 2300 	strex	r3, r2, [r1]
 800455e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1e5      	bne.n	8004532 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	3314      	adds	r3, #20
 800456c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456e:	6a3b      	ldr	r3, [r7, #32]
 8004570:	e853 3f00 	ldrex	r3, [r3]
 8004574:	61fb      	str	r3, [r7, #28]
   return(result);
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	f023 0301 	bic.w	r3, r3, #1
 800457c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	3314      	adds	r3, #20
 8004584:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004586:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004588:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800458c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800458e:	e841 2300 	strex	r3, r2, [r1]
 8004592:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1e5      	bne.n	8004566 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d119      	bne.n	80045d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	330c      	adds	r3, #12
 80045a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	e853 3f00 	ldrex	r3, [r3]
 80045b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	f023 0310 	bic.w	r3, r3, #16
 80045b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	330c      	adds	r3, #12
 80045c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045c2:	61ba      	str	r2, [r7, #24]
 80045c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c6:	6979      	ldr	r1, [r7, #20]
 80045c8:	69ba      	ldr	r2, [r7, #24]
 80045ca:	e841 2300 	strex	r3, r2, [r1]
 80045ce:	613b      	str	r3, [r7, #16]
   return(result);
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1e5      	bne.n	80045a2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80045e4:	bf00      	nop
 80045e6:	3754      	adds	r7, #84	@ 0x54
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f7ff fee7 	bl	80043d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800460a:	bf00      	nop
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}

08004612 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004612:	b480      	push	{r7}
 8004614:	b085      	sub	sp, #20
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b21      	cmp	r3, #33	@ 0x21
 8004624:	d13e      	bne.n	80046a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800462e:	d114      	bne.n	800465a <UART_Transmit_IT+0x48>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d110      	bne.n	800465a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a1b      	ldr	r3, [r3, #32]
 800463c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	881b      	ldrh	r3, [r3, #0]
 8004642:	461a      	mov	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800464c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a1b      	ldr	r3, [r3, #32]
 8004652:	1c9a      	adds	r2, r3, #2
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	621a      	str	r2, [r3, #32]
 8004658:	e008      	b.n	800466c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	1c59      	adds	r1, r3, #1
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	6211      	str	r1, [r2, #32]
 8004664:	781a      	ldrb	r2, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004670:	b29b      	uxth	r3, r3
 8004672:	3b01      	subs	r3, #1
 8004674:	b29b      	uxth	r3, r3
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	4619      	mov	r1, r3
 800467a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10f      	bne.n	80046a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800468e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68da      	ldr	r2, [r3, #12]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800469e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046a0:	2300      	movs	r3, #0
 80046a2:	e000      	b.n	80046a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80046a4:	2302      	movs	r3, #2
  }
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3714      	adds	r7, #20
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr

080046b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b082      	sub	sp, #8
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68da      	ldr	r2, [r3, #12]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f7ff fe6c 	bl	80043b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b08c      	sub	sp, #48	@ 0x30
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80046ea:	2300      	movs	r3, #0
 80046ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80046ee:	2300      	movs	r3, #0
 80046f0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b22      	cmp	r3, #34	@ 0x22
 80046fc:	f040 80aa 	bne.w	8004854 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004708:	d115      	bne.n	8004736 <UART_Receive_IT+0x54>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d111      	bne.n	8004736 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004716:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	b29b      	uxth	r3, r3
 8004720:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004724:	b29a      	uxth	r2, r3
 8004726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004728:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800472e:	1c9a      	adds	r2, r3, #2
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	629a      	str	r2, [r3, #40]	@ 0x28
 8004734:	e024      	b.n	8004780 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004744:	d007      	beq.n	8004756 <UART_Receive_IT+0x74>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10a      	bne.n	8004764 <UART_Receive_IT+0x82>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d106      	bne.n	8004764 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	b2da      	uxtb	r2, r3
 800475e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004760:	701a      	strb	r2, [r3, #0]
 8004762:	e008      	b.n	8004776 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	b2db      	uxtb	r3, r3
 800476c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004770:	b2da      	uxtb	r2, r3
 8004772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004774:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477a:	1c5a      	adds	r2, r3, #1
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004784:	b29b      	uxth	r3, r3
 8004786:	3b01      	subs	r3, #1
 8004788:	b29b      	uxth	r3, r3
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	4619      	mov	r1, r3
 800478e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004790:	2b00      	cmp	r3, #0
 8004792:	d15d      	bne.n	8004850 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68da      	ldr	r2, [r3, #12]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f022 0220 	bic.w	r2, r2, #32
 80047a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68da      	ldr	r2, [r3, #12]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	695a      	ldr	r2, [r3, #20]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f022 0201 	bic.w	r2, r2, #1
 80047c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2220      	movs	r2, #32
 80047c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d135      	bne.n	8004846 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	330c      	adds	r3, #12
 80047e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	e853 3f00 	ldrex	r3, [r3]
 80047ee:	613b      	str	r3, [r7, #16]
   return(result);
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	f023 0310 	bic.w	r3, r3, #16
 80047f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	330c      	adds	r3, #12
 80047fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004800:	623a      	str	r2, [r7, #32]
 8004802:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004804:	69f9      	ldr	r1, [r7, #28]
 8004806:	6a3a      	ldr	r2, [r7, #32]
 8004808:	e841 2300 	strex	r3, r2, [r1]
 800480c:	61bb      	str	r3, [r7, #24]
   return(result);
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1e5      	bne.n	80047e0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0310 	and.w	r3, r3, #16
 800481e:	2b10      	cmp	r3, #16
 8004820:	d10a      	bne.n	8004838 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004822:	2300      	movs	r3, #0
 8004824:	60fb      	str	r3, [r7, #12]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	60fb      	str	r3, [r7, #12]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	60fb      	str	r3, [r7, #12]
 8004836:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800483c:	4619      	mov	r1, r3
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f7ff fdd4 	bl	80043ec <HAL_UARTEx_RxEventCallback>
 8004844:	e002      	b.n	800484c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f7ff fdbc 	bl	80043c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800484c:	2300      	movs	r3, #0
 800484e:	e002      	b.n	8004856 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004850:	2300      	movs	r3, #0
 8004852:	e000      	b.n	8004856 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004854:	2302      	movs	r3, #2
  }
}
 8004856:	4618      	mov	r0, r3
 8004858:	3730      	adds	r7, #48	@ 0x30
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004860:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004864:	b0c0      	sub	sp, #256	@ 0x100
 8004866:	af00      	add	r7, sp, #0
 8004868:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800486c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800487c:	68d9      	ldr	r1, [r3, #12]
 800487e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	ea40 0301 	orr.w	r3, r0, r1
 8004888:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800488a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800488e:	689a      	ldr	r2, [r3, #8]
 8004890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	431a      	orrs	r2, r3
 8004898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	431a      	orrs	r2, r3
 80048a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a4:	69db      	ldr	r3, [r3, #28]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80048ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80048b8:	f021 010c 	bic.w	r1, r1, #12
 80048bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80048c6:	430b      	orrs	r3, r1
 80048c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80048d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048da:	6999      	ldr	r1, [r3, #24]
 80048dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	ea40 0301 	orr.w	r3, r0, r1
 80048e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	4b8f      	ldr	r3, [pc, #572]	@ (8004b2c <UART_SetConfig+0x2cc>)
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d005      	beq.n	8004900 <UART_SetConfig+0xa0>
 80048f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	4b8d      	ldr	r3, [pc, #564]	@ (8004b30 <UART_SetConfig+0x2d0>)
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d104      	bne.n	800490a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004900:	f7fd fe86 	bl	8002610 <HAL_RCC_GetPCLK2Freq>
 8004904:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004908:	e003      	b.n	8004912 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800490a:	f7fd fe6d 	bl	80025e8 <HAL_RCC_GetPCLK1Freq>
 800490e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004916:	69db      	ldr	r3, [r3, #28]
 8004918:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800491c:	f040 810c 	bne.w	8004b38 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004920:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004924:	2200      	movs	r2, #0
 8004926:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800492a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800492e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004932:	4622      	mov	r2, r4
 8004934:	462b      	mov	r3, r5
 8004936:	1891      	adds	r1, r2, r2
 8004938:	65b9      	str	r1, [r7, #88]	@ 0x58
 800493a:	415b      	adcs	r3, r3
 800493c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800493e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004942:	4621      	mov	r1, r4
 8004944:	eb12 0801 	adds.w	r8, r2, r1
 8004948:	4629      	mov	r1, r5
 800494a:	eb43 0901 	adc.w	r9, r3, r1
 800494e:	f04f 0200 	mov.w	r2, #0
 8004952:	f04f 0300 	mov.w	r3, #0
 8004956:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800495a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800495e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004962:	4690      	mov	r8, r2
 8004964:	4699      	mov	r9, r3
 8004966:	4623      	mov	r3, r4
 8004968:	eb18 0303 	adds.w	r3, r8, r3
 800496c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004970:	462b      	mov	r3, r5
 8004972:	eb49 0303 	adc.w	r3, r9, r3
 8004976:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800497a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004986:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800498a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800498e:	460b      	mov	r3, r1
 8004990:	18db      	adds	r3, r3, r3
 8004992:	653b      	str	r3, [r7, #80]	@ 0x50
 8004994:	4613      	mov	r3, r2
 8004996:	eb42 0303 	adc.w	r3, r2, r3
 800499a:	657b      	str	r3, [r7, #84]	@ 0x54
 800499c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80049a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80049a4:	f7fb fc6c 	bl	8000280 <__aeabi_uldivmod>
 80049a8:	4602      	mov	r2, r0
 80049aa:	460b      	mov	r3, r1
 80049ac:	4b61      	ldr	r3, [pc, #388]	@ (8004b34 <UART_SetConfig+0x2d4>)
 80049ae:	fba3 2302 	umull	r2, r3, r3, r2
 80049b2:	095b      	lsrs	r3, r3, #5
 80049b4:	011c      	lsls	r4, r3, #4
 80049b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049ba:	2200      	movs	r2, #0
 80049bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80049c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80049c8:	4642      	mov	r2, r8
 80049ca:	464b      	mov	r3, r9
 80049cc:	1891      	adds	r1, r2, r2
 80049ce:	64b9      	str	r1, [r7, #72]	@ 0x48
 80049d0:	415b      	adcs	r3, r3
 80049d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80049d8:	4641      	mov	r1, r8
 80049da:	eb12 0a01 	adds.w	sl, r2, r1
 80049de:	4649      	mov	r1, r9
 80049e0:	eb43 0b01 	adc.w	fp, r3, r1
 80049e4:	f04f 0200 	mov.w	r2, #0
 80049e8:	f04f 0300 	mov.w	r3, #0
 80049ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80049f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80049f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049f8:	4692      	mov	sl, r2
 80049fa:	469b      	mov	fp, r3
 80049fc:	4643      	mov	r3, r8
 80049fe:	eb1a 0303 	adds.w	r3, sl, r3
 8004a02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a06:	464b      	mov	r3, r9
 8004a08:	eb4b 0303 	adc.w	r3, fp, r3
 8004a0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a1c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004a20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004a24:	460b      	mov	r3, r1
 8004a26:	18db      	adds	r3, r3, r3
 8004a28:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	eb42 0303 	adc.w	r3, r2, r3
 8004a30:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004a36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004a3a:	f7fb fc21 	bl	8000280 <__aeabi_uldivmod>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	460b      	mov	r3, r1
 8004a42:	4611      	mov	r1, r2
 8004a44:	4b3b      	ldr	r3, [pc, #236]	@ (8004b34 <UART_SetConfig+0x2d4>)
 8004a46:	fba3 2301 	umull	r2, r3, r3, r1
 8004a4a:	095b      	lsrs	r3, r3, #5
 8004a4c:	2264      	movs	r2, #100	@ 0x64
 8004a4e:	fb02 f303 	mul.w	r3, r2, r3
 8004a52:	1acb      	subs	r3, r1, r3
 8004a54:	00db      	lsls	r3, r3, #3
 8004a56:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004a5a:	4b36      	ldr	r3, [pc, #216]	@ (8004b34 <UART_SetConfig+0x2d4>)
 8004a5c:	fba3 2302 	umull	r2, r3, r3, r2
 8004a60:	095b      	lsrs	r3, r3, #5
 8004a62:	005b      	lsls	r3, r3, #1
 8004a64:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a68:	441c      	add	r4, r3
 8004a6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a74:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a78:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a7c:	4642      	mov	r2, r8
 8004a7e:	464b      	mov	r3, r9
 8004a80:	1891      	adds	r1, r2, r2
 8004a82:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a84:	415b      	adcs	r3, r3
 8004a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a8c:	4641      	mov	r1, r8
 8004a8e:	1851      	adds	r1, r2, r1
 8004a90:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a92:	4649      	mov	r1, r9
 8004a94:	414b      	adcs	r3, r1
 8004a96:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a98:	f04f 0200 	mov.w	r2, #0
 8004a9c:	f04f 0300 	mov.w	r3, #0
 8004aa0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004aa4:	4659      	mov	r1, fp
 8004aa6:	00cb      	lsls	r3, r1, #3
 8004aa8:	4651      	mov	r1, sl
 8004aaa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004aae:	4651      	mov	r1, sl
 8004ab0:	00ca      	lsls	r2, r1, #3
 8004ab2:	4610      	mov	r0, r2
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	4642      	mov	r2, r8
 8004aba:	189b      	adds	r3, r3, r2
 8004abc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ac0:	464b      	mov	r3, r9
 8004ac2:	460a      	mov	r2, r1
 8004ac4:	eb42 0303 	adc.w	r3, r2, r3
 8004ac8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ad8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004adc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	18db      	adds	r3, r3, r3
 8004ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	eb42 0303 	adc.w	r3, r2, r3
 8004aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004aee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004af2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004af6:	f7fb fbc3 	bl	8000280 <__aeabi_uldivmod>
 8004afa:	4602      	mov	r2, r0
 8004afc:	460b      	mov	r3, r1
 8004afe:	4b0d      	ldr	r3, [pc, #52]	@ (8004b34 <UART_SetConfig+0x2d4>)
 8004b00:	fba3 1302 	umull	r1, r3, r3, r2
 8004b04:	095b      	lsrs	r3, r3, #5
 8004b06:	2164      	movs	r1, #100	@ 0x64
 8004b08:	fb01 f303 	mul.w	r3, r1, r3
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	3332      	adds	r3, #50	@ 0x32
 8004b12:	4a08      	ldr	r2, [pc, #32]	@ (8004b34 <UART_SetConfig+0x2d4>)
 8004b14:	fba2 2303 	umull	r2, r3, r2, r3
 8004b18:	095b      	lsrs	r3, r3, #5
 8004b1a:	f003 0207 	and.w	r2, r3, #7
 8004b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4422      	add	r2, r4
 8004b26:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b28:	e106      	b.n	8004d38 <UART_SetConfig+0x4d8>
 8004b2a:	bf00      	nop
 8004b2c:	40011000 	.word	0x40011000
 8004b30:	40011400 	.word	0x40011400
 8004b34:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b42:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004b46:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004b4a:	4642      	mov	r2, r8
 8004b4c:	464b      	mov	r3, r9
 8004b4e:	1891      	adds	r1, r2, r2
 8004b50:	6239      	str	r1, [r7, #32]
 8004b52:	415b      	adcs	r3, r3
 8004b54:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b5a:	4641      	mov	r1, r8
 8004b5c:	1854      	adds	r4, r2, r1
 8004b5e:	4649      	mov	r1, r9
 8004b60:	eb43 0501 	adc.w	r5, r3, r1
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	f04f 0300 	mov.w	r3, #0
 8004b6c:	00eb      	lsls	r3, r5, #3
 8004b6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b72:	00e2      	lsls	r2, r4, #3
 8004b74:	4614      	mov	r4, r2
 8004b76:	461d      	mov	r5, r3
 8004b78:	4643      	mov	r3, r8
 8004b7a:	18e3      	adds	r3, r4, r3
 8004b7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b80:	464b      	mov	r3, r9
 8004b82:	eb45 0303 	adc.w	r3, r5, r3
 8004b86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b9a:	f04f 0200 	mov.w	r2, #0
 8004b9e:	f04f 0300 	mov.w	r3, #0
 8004ba2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	008b      	lsls	r3, r1, #2
 8004baa:	4621      	mov	r1, r4
 8004bac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bb0:	4621      	mov	r1, r4
 8004bb2:	008a      	lsls	r2, r1, #2
 8004bb4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004bb8:	f7fb fb62 	bl	8000280 <__aeabi_uldivmod>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	460b      	mov	r3, r1
 8004bc0:	4b60      	ldr	r3, [pc, #384]	@ (8004d44 <UART_SetConfig+0x4e4>)
 8004bc2:	fba3 2302 	umull	r2, r3, r3, r2
 8004bc6:	095b      	lsrs	r3, r3, #5
 8004bc8:	011c      	lsls	r4, r3, #4
 8004bca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bd4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004bd8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004bdc:	4642      	mov	r2, r8
 8004bde:	464b      	mov	r3, r9
 8004be0:	1891      	adds	r1, r2, r2
 8004be2:	61b9      	str	r1, [r7, #24]
 8004be4:	415b      	adcs	r3, r3
 8004be6:	61fb      	str	r3, [r7, #28]
 8004be8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bec:	4641      	mov	r1, r8
 8004bee:	1851      	adds	r1, r2, r1
 8004bf0:	6139      	str	r1, [r7, #16]
 8004bf2:	4649      	mov	r1, r9
 8004bf4:	414b      	adcs	r3, r1
 8004bf6:	617b      	str	r3, [r7, #20]
 8004bf8:	f04f 0200 	mov.w	r2, #0
 8004bfc:	f04f 0300 	mov.w	r3, #0
 8004c00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c04:	4659      	mov	r1, fp
 8004c06:	00cb      	lsls	r3, r1, #3
 8004c08:	4651      	mov	r1, sl
 8004c0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c0e:	4651      	mov	r1, sl
 8004c10:	00ca      	lsls	r2, r1, #3
 8004c12:	4610      	mov	r0, r2
 8004c14:	4619      	mov	r1, r3
 8004c16:	4603      	mov	r3, r0
 8004c18:	4642      	mov	r2, r8
 8004c1a:	189b      	adds	r3, r3, r2
 8004c1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c20:	464b      	mov	r3, r9
 8004c22:	460a      	mov	r2, r1
 8004c24:	eb42 0303 	adc.w	r3, r2, r3
 8004c28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004c38:	f04f 0200 	mov.w	r2, #0
 8004c3c:	f04f 0300 	mov.w	r3, #0
 8004c40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004c44:	4649      	mov	r1, r9
 8004c46:	008b      	lsls	r3, r1, #2
 8004c48:	4641      	mov	r1, r8
 8004c4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c4e:	4641      	mov	r1, r8
 8004c50:	008a      	lsls	r2, r1, #2
 8004c52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004c56:	f7fb fb13 	bl	8000280 <__aeabi_uldivmod>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	4611      	mov	r1, r2
 8004c60:	4b38      	ldr	r3, [pc, #224]	@ (8004d44 <UART_SetConfig+0x4e4>)
 8004c62:	fba3 2301 	umull	r2, r3, r3, r1
 8004c66:	095b      	lsrs	r3, r3, #5
 8004c68:	2264      	movs	r2, #100	@ 0x64
 8004c6a:	fb02 f303 	mul.w	r3, r2, r3
 8004c6e:	1acb      	subs	r3, r1, r3
 8004c70:	011b      	lsls	r3, r3, #4
 8004c72:	3332      	adds	r3, #50	@ 0x32
 8004c74:	4a33      	ldr	r2, [pc, #204]	@ (8004d44 <UART_SetConfig+0x4e4>)
 8004c76:	fba2 2303 	umull	r2, r3, r2, r3
 8004c7a:	095b      	lsrs	r3, r3, #5
 8004c7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c80:	441c      	add	r4, r3
 8004c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c86:	2200      	movs	r2, #0
 8004c88:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c8a:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c8c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c90:	4642      	mov	r2, r8
 8004c92:	464b      	mov	r3, r9
 8004c94:	1891      	adds	r1, r2, r2
 8004c96:	60b9      	str	r1, [r7, #8]
 8004c98:	415b      	adcs	r3, r3
 8004c9a:	60fb      	str	r3, [r7, #12]
 8004c9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ca0:	4641      	mov	r1, r8
 8004ca2:	1851      	adds	r1, r2, r1
 8004ca4:	6039      	str	r1, [r7, #0]
 8004ca6:	4649      	mov	r1, r9
 8004ca8:	414b      	adcs	r3, r1
 8004caa:	607b      	str	r3, [r7, #4]
 8004cac:	f04f 0200 	mov.w	r2, #0
 8004cb0:	f04f 0300 	mov.w	r3, #0
 8004cb4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004cb8:	4659      	mov	r1, fp
 8004cba:	00cb      	lsls	r3, r1, #3
 8004cbc:	4651      	mov	r1, sl
 8004cbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cc2:	4651      	mov	r1, sl
 8004cc4:	00ca      	lsls	r2, r1, #3
 8004cc6:	4610      	mov	r0, r2
 8004cc8:	4619      	mov	r1, r3
 8004cca:	4603      	mov	r3, r0
 8004ccc:	4642      	mov	r2, r8
 8004cce:	189b      	adds	r3, r3, r2
 8004cd0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004cd2:	464b      	mov	r3, r9
 8004cd4:	460a      	mov	r2, r1
 8004cd6:	eb42 0303 	adc.w	r3, r2, r3
 8004cda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ce6:	667a      	str	r2, [r7, #100]	@ 0x64
 8004ce8:	f04f 0200 	mov.w	r2, #0
 8004cec:	f04f 0300 	mov.w	r3, #0
 8004cf0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004cf4:	4649      	mov	r1, r9
 8004cf6:	008b      	lsls	r3, r1, #2
 8004cf8:	4641      	mov	r1, r8
 8004cfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cfe:	4641      	mov	r1, r8
 8004d00:	008a      	lsls	r2, r1, #2
 8004d02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004d06:	f7fb fabb 	bl	8000280 <__aeabi_uldivmod>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d44 <UART_SetConfig+0x4e4>)
 8004d10:	fba3 1302 	umull	r1, r3, r3, r2
 8004d14:	095b      	lsrs	r3, r3, #5
 8004d16:	2164      	movs	r1, #100	@ 0x64
 8004d18:	fb01 f303 	mul.w	r3, r1, r3
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	011b      	lsls	r3, r3, #4
 8004d20:	3332      	adds	r3, #50	@ 0x32
 8004d22:	4a08      	ldr	r2, [pc, #32]	@ (8004d44 <UART_SetConfig+0x4e4>)
 8004d24:	fba2 2303 	umull	r2, r3, r2, r3
 8004d28:	095b      	lsrs	r3, r3, #5
 8004d2a:	f003 020f 	and.w	r2, r3, #15
 8004d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4422      	add	r2, r4
 8004d36:	609a      	str	r2, [r3, #8]
}
 8004d38:	bf00      	nop
 8004d3a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d44:	51eb851f 	.word	0x51eb851f

08004d48 <std>:
 8004d48:	2300      	movs	r3, #0
 8004d4a:	b510      	push	{r4, lr}
 8004d4c:	4604      	mov	r4, r0
 8004d4e:	e9c0 3300 	strd	r3, r3, [r0]
 8004d52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d56:	6083      	str	r3, [r0, #8]
 8004d58:	8181      	strh	r1, [r0, #12]
 8004d5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004d5c:	81c2      	strh	r2, [r0, #14]
 8004d5e:	6183      	str	r3, [r0, #24]
 8004d60:	4619      	mov	r1, r3
 8004d62:	2208      	movs	r2, #8
 8004d64:	305c      	adds	r0, #92	@ 0x5c
 8004d66:	f000 f906 	bl	8004f76 <memset>
 8004d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004da0 <std+0x58>)
 8004d6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004da4 <std+0x5c>)
 8004d70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004d72:	4b0d      	ldr	r3, [pc, #52]	@ (8004da8 <std+0x60>)
 8004d74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004d76:	4b0d      	ldr	r3, [pc, #52]	@ (8004dac <std+0x64>)
 8004d78:	6323      	str	r3, [r4, #48]	@ 0x30
 8004d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004db0 <std+0x68>)
 8004d7c:	6224      	str	r4, [r4, #32]
 8004d7e:	429c      	cmp	r4, r3
 8004d80:	d006      	beq.n	8004d90 <std+0x48>
 8004d82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004d86:	4294      	cmp	r4, r2
 8004d88:	d002      	beq.n	8004d90 <std+0x48>
 8004d8a:	33d0      	adds	r3, #208	@ 0xd0
 8004d8c:	429c      	cmp	r4, r3
 8004d8e:	d105      	bne.n	8004d9c <std+0x54>
 8004d90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d98:	f000 b966 	b.w	8005068 <__retarget_lock_init_recursive>
 8004d9c:	bd10      	pop	{r4, pc}
 8004d9e:	bf00      	nop
 8004da0:	08004ef1 	.word	0x08004ef1
 8004da4:	08004f13 	.word	0x08004f13
 8004da8:	08004f4b 	.word	0x08004f4b
 8004dac:	08004f6f 	.word	0x08004f6f
 8004db0:	200001d8 	.word	0x200001d8

08004db4 <stdio_exit_handler>:
 8004db4:	4a02      	ldr	r2, [pc, #8]	@ (8004dc0 <stdio_exit_handler+0xc>)
 8004db6:	4903      	ldr	r1, [pc, #12]	@ (8004dc4 <stdio_exit_handler+0x10>)
 8004db8:	4803      	ldr	r0, [pc, #12]	@ (8004dc8 <stdio_exit_handler+0x14>)
 8004dba:	f000 b869 	b.w	8004e90 <_fwalk_sglue>
 8004dbe:	bf00      	nop
 8004dc0:	2000000c 	.word	0x2000000c
 8004dc4:	08005905 	.word	0x08005905
 8004dc8:	2000001c 	.word	0x2000001c

08004dcc <cleanup_stdio>:
 8004dcc:	6841      	ldr	r1, [r0, #4]
 8004dce:	4b0c      	ldr	r3, [pc, #48]	@ (8004e00 <cleanup_stdio+0x34>)
 8004dd0:	4299      	cmp	r1, r3
 8004dd2:	b510      	push	{r4, lr}
 8004dd4:	4604      	mov	r4, r0
 8004dd6:	d001      	beq.n	8004ddc <cleanup_stdio+0x10>
 8004dd8:	f000 fd94 	bl	8005904 <_fflush_r>
 8004ddc:	68a1      	ldr	r1, [r4, #8]
 8004dde:	4b09      	ldr	r3, [pc, #36]	@ (8004e04 <cleanup_stdio+0x38>)
 8004de0:	4299      	cmp	r1, r3
 8004de2:	d002      	beq.n	8004dea <cleanup_stdio+0x1e>
 8004de4:	4620      	mov	r0, r4
 8004de6:	f000 fd8d 	bl	8005904 <_fflush_r>
 8004dea:	68e1      	ldr	r1, [r4, #12]
 8004dec:	4b06      	ldr	r3, [pc, #24]	@ (8004e08 <cleanup_stdio+0x3c>)
 8004dee:	4299      	cmp	r1, r3
 8004df0:	d004      	beq.n	8004dfc <cleanup_stdio+0x30>
 8004df2:	4620      	mov	r0, r4
 8004df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004df8:	f000 bd84 	b.w	8005904 <_fflush_r>
 8004dfc:	bd10      	pop	{r4, pc}
 8004dfe:	bf00      	nop
 8004e00:	200001d8 	.word	0x200001d8
 8004e04:	20000240 	.word	0x20000240
 8004e08:	200002a8 	.word	0x200002a8

08004e0c <global_stdio_init.part.0>:
 8004e0c:	b510      	push	{r4, lr}
 8004e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8004e3c <global_stdio_init.part.0+0x30>)
 8004e10:	4c0b      	ldr	r4, [pc, #44]	@ (8004e40 <global_stdio_init.part.0+0x34>)
 8004e12:	4a0c      	ldr	r2, [pc, #48]	@ (8004e44 <global_stdio_init.part.0+0x38>)
 8004e14:	601a      	str	r2, [r3, #0]
 8004e16:	4620      	mov	r0, r4
 8004e18:	2200      	movs	r2, #0
 8004e1a:	2104      	movs	r1, #4
 8004e1c:	f7ff ff94 	bl	8004d48 <std>
 8004e20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004e24:	2201      	movs	r2, #1
 8004e26:	2109      	movs	r1, #9
 8004e28:	f7ff ff8e 	bl	8004d48 <std>
 8004e2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004e30:	2202      	movs	r2, #2
 8004e32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e36:	2112      	movs	r1, #18
 8004e38:	f7ff bf86 	b.w	8004d48 <std>
 8004e3c:	20000310 	.word	0x20000310
 8004e40:	200001d8 	.word	0x200001d8
 8004e44:	08004db5 	.word	0x08004db5

08004e48 <__sfp_lock_acquire>:
 8004e48:	4801      	ldr	r0, [pc, #4]	@ (8004e50 <__sfp_lock_acquire+0x8>)
 8004e4a:	f000 b90e 	b.w	800506a <__retarget_lock_acquire_recursive>
 8004e4e:	bf00      	nop
 8004e50:	20000319 	.word	0x20000319

08004e54 <__sfp_lock_release>:
 8004e54:	4801      	ldr	r0, [pc, #4]	@ (8004e5c <__sfp_lock_release+0x8>)
 8004e56:	f000 b909 	b.w	800506c <__retarget_lock_release_recursive>
 8004e5a:	bf00      	nop
 8004e5c:	20000319 	.word	0x20000319

08004e60 <__sinit>:
 8004e60:	b510      	push	{r4, lr}
 8004e62:	4604      	mov	r4, r0
 8004e64:	f7ff fff0 	bl	8004e48 <__sfp_lock_acquire>
 8004e68:	6a23      	ldr	r3, [r4, #32]
 8004e6a:	b11b      	cbz	r3, 8004e74 <__sinit+0x14>
 8004e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e70:	f7ff bff0 	b.w	8004e54 <__sfp_lock_release>
 8004e74:	4b04      	ldr	r3, [pc, #16]	@ (8004e88 <__sinit+0x28>)
 8004e76:	6223      	str	r3, [r4, #32]
 8004e78:	4b04      	ldr	r3, [pc, #16]	@ (8004e8c <__sinit+0x2c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1f5      	bne.n	8004e6c <__sinit+0xc>
 8004e80:	f7ff ffc4 	bl	8004e0c <global_stdio_init.part.0>
 8004e84:	e7f2      	b.n	8004e6c <__sinit+0xc>
 8004e86:	bf00      	nop
 8004e88:	08004dcd 	.word	0x08004dcd
 8004e8c:	20000310 	.word	0x20000310

08004e90 <_fwalk_sglue>:
 8004e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e94:	4607      	mov	r7, r0
 8004e96:	4688      	mov	r8, r1
 8004e98:	4614      	mov	r4, r2
 8004e9a:	2600      	movs	r6, #0
 8004e9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ea0:	f1b9 0901 	subs.w	r9, r9, #1
 8004ea4:	d505      	bpl.n	8004eb2 <_fwalk_sglue+0x22>
 8004ea6:	6824      	ldr	r4, [r4, #0]
 8004ea8:	2c00      	cmp	r4, #0
 8004eaa:	d1f7      	bne.n	8004e9c <_fwalk_sglue+0xc>
 8004eac:	4630      	mov	r0, r6
 8004eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004eb2:	89ab      	ldrh	r3, [r5, #12]
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d907      	bls.n	8004ec8 <_fwalk_sglue+0x38>
 8004eb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	d003      	beq.n	8004ec8 <_fwalk_sglue+0x38>
 8004ec0:	4629      	mov	r1, r5
 8004ec2:	4638      	mov	r0, r7
 8004ec4:	47c0      	blx	r8
 8004ec6:	4306      	orrs	r6, r0
 8004ec8:	3568      	adds	r5, #104	@ 0x68
 8004eca:	e7e9      	b.n	8004ea0 <_fwalk_sglue+0x10>

08004ecc <iprintf>:
 8004ecc:	b40f      	push	{r0, r1, r2, r3}
 8004ece:	b507      	push	{r0, r1, r2, lr}
 8004ed0:	4906      	ldr	r1, [pc, #24]	@ (8004eec <iprintf+0x20>)
 8004ed2:	ab04      	add	r3, sp, #16
 8004ed4:	6808      	ldr	r0, [r1, #0]
 8004ed6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004eda:	6881      	ldr	r1, [r0, #8]
 8004edc:	9301      	str	r3, [sp, #4]
 8004ede:	f000 f9e9 	bl	80052b4 <_vfiprintf_r>
 8004ee2:	b003      	add	sp, #12
 8004ee4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ee8:	b004      	add	sp, #16
 8004eea:	4770      	bx	lr
 8004eec:	20000018 	.word	0x20000018

08004ef0 <__sread>:
 8004ef0:	b510      	push	{r4, lr}
 8004ef2:	460c      	mov	r4, r1
 8004ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ef8:	f000 f868 	bl	8004fcc <_read_r>
 8004efc:	2800      	cmp	r0, #0
 8004efe:	bfab      	itete	ge
 8004f00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004f02:	89a3      	ldrhlt	r3, [r4, #12]
 8004f04:	181b      	addge	r3, r3, r0
 8004f06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004f0a:	bfac      	ite	ge
 8004f0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004f0e:	81a3      	strhlt	r3, [r4, #12]
 8004f10:	bd10      	pop	{r4, pc}

08004f12 <__swrite>:
 8004f12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f16:	461f      	mov	r7, r3
 8004f18:	898b      	ldrh	r3, [r1, #12]
 8004f1a:	05db      	lsls	r3, r3, #23
 8004f1c:	4605      	mov	r5, r0
 8004f1e:	460c      	mov	r4, r1
 8004f20:	4616      	mov	r6, r2
 8004f22:	d505      	bpl.n	8004f30 <__swrite+0x1e>
 8004f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f28:	2302      	movs	r3, #2
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f000 f83c 	bl	8004fa8 <_lseek_r>
 8004f30:	89a3      	ldrh	r3, [r4, #12]
 8004f32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f3a:	81a3      	strh	r3, [r4, #12]
 8004f3c:	4632      	mov	r2, r6
 8004f3e:	463b      	mov	r3, r7
 8004f40:	4628      	mov	r0, r5
 8004f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f46:	f000 b853 	b.w	8004ff0 <_write_r>

08004f4a <__sseek>:
 8004f4a:	b510      	push	{r4, lr}
 8004f4c:	460c      	mov	r4, r1
 8004f4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f52:	f000 f829 	bl	8004fa8 <_lseek_r>
 8004f56:	1c43      	adds	r3, r0, #1
 8004f58:	89a3      	ldrh	r3, [r4, #12]
 8004f5a:	bf15      	itete	ne
 8004f5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004f5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004f62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004f66:	81a3      	strheq	r3, [r4, #12]
 8004f68:	bf18      	it	ne
 8004f6a:	81a3      	strhne	r3, [r4, #12]
 8004f6c:	bd10      	pop	{r4, pc}

08004f6e <__sclose>:
 8004f6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f72:	f000 b809 	b.w	8004f88 <_close_r>

08004f76 <memset>:
 8004f76:	4402      	add	r2, r0
 8004f78:	4603      	mov	r3, r0
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d100      	bne.n	8004f80 <memset+0xa>
 8004f7e:	4770      	bx	lr
 8004f80:	f803 1b01 	strb.w	r1, [r3], #1
 8004f84:	e7f9      	b.n	8004f7a <memset+0x4>
	...

08004f88 <_close_r>:
 8004f88:	b538      	push	{r3, r4, r5, lr}
 8004f8a:	4d06      	ldr	r5, [pc, #24]	@ (8004fa4 <_close_r+0x1c>)
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	4604      	mov	r4, r0
 8004f90:	4608      	mov	r0, r1
 8004f92:	602b      	str	r3, [r5, #0]
 8004f94:	f7fb ffc7 	bl	8000f26 <_close>
 8004f98:	1c43      	adds	r3, r0, #1
 8004f9a:	d102      	bne.n	8004fa2 <_close_r+0x1a>
 8004f9c:	682b      	ldr	r3, [r5, #0]
 8004f9e:	b103      	cbz	r3, 8004fa2 <_close_r+0x1a>
 8004fa0:	6023      	str	r3, [r4, #0]
 8004fa2:	bd38      	pop	{r3, r4, r5, pc}
 8004fa4:	20000314 	.word	0x20000314

08004fa8 <_lseek_r>:
 8004fa8:	b538      	push	{r3, r4, r5, lr}
 8004faa:	4d07      	ldr	r5, [pc, #28]	@ (8004fc8 <_lseek_r+0x20>)
 8004fac:	4604      	mov	r4, r0
 8004fae:	4608      	mov	r0, r1
 8004fb0:	4611      	mov	r1, r2
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	602a      	str	r2, [r5, #0]
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	f7fb ffdc 	bl	8000f74 <_lseek>
 8004fbc:	1c43      	adds	r3, r0, #1
 8004fbe:	d102      	bne.n	8004fc6 <_lseek_r+0x1e>
 8004fc0:	682b      	ldr	r3, [r5, #0]
 8004fc2:	b103      	cbz	r3, 8004fc6 <_lseek_r+0x1e>
 8004fc4:	6023      	str	r3, [r4, #0]
 8004fc6:	bd38      	pop	{r3, r4, r5, pc}
 8004fc8:	20000314 	.word	0x20000314

08004fcc <_read_r>:
 8004fcc:	b538      	push	{r3, r4, r5, lr}
 8004fce:	4d07      	ldr	r5, [pc, #28]	@ (8004fec <_read_r+0x20>)
 8004fd0:	4604      	mov	r4, r0
 8004fd2:	4608      	mov	r0, r1
 8004fd4:	4611      	mov	r1, r2
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	602a      	str	r2, [r5, #0]
 8004fda:	461a      	mov	r2, r3
 8004fdc:	f7fb ff86 	bl	8000eec <_read>
 8004fe0:	1c43      	adds	r3, r0, #1
 8004fe2:	d102      	bne.n	8004fea <_read_r+0x1e>
 8004fe4:	682b      	ldr	r3, [r5, #0]
 8004fe6:	b103      	cbz	r3, 8004fea <_read_r+0x1e>
 8004fe8:	6023      	str	r3, [r4, #0]
 8004fea:	bd38      	pop	{r3, r4, r5, pc}
 8004fec:	20000314 	.word	0x20000314

08004ff0 <_write_r>:
 8004ff0:	b538      	push	{r3, r4, r5, lr}
 8004ff2:	4d07      	ldr	r5, [pc, #28]	@ (8005010 <_write_r+0x20>)
 8004ff4:	4604      	mov	r4, r0
 8004ff6:	4608      	mov	r0, r1
 8004ff8:	4611      	mov	r1, r2
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	602a      	str	r2, [r5, #0]
 8004ffe:	461a      	mov	r2, r3
 8005000:	f7fb fb56 	bl	80006b0 <_write>
 8005004:	1c43      	adds	r3, r0, #1
 8005006:	d102      	bne.n	800500e <_write_r+0x1e>
 8005008:	682b      	ldr	r3, [r5, #0]
 800500a:	b103      	cbz	r3, 800500e <_write_r+0x1e>
 800500c:	6023      	str	r3, [r4, #0]
 800500e:	bd38      	pop	{r3, r4, r5, pc}
 8005010:	20000314 	.word	0x20000314

08005014 <__errno>:
 8005014:	4b01      	ldr	r3, [pc, #4]	@ (800501c <__errno+0x8>)
 8005016:	6818      	ldr	r0, [r3, #0]
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	20000018 	.word	0x20000018

08005020 <__libc_init_array>:
 8005020:	b570      	push	{r4, r5, r6, lr}
 8005022:	4d0d      	ldr	r5, [pc, #52]	@ (8005058 <__libc_init_array+0x38>)
 8005024:	4c0d      	ldr	r4, [pc, #52]	@ (800505c <__libc_init_array+0x3c>)
 8005026:	1b64      	subs	r4, r4, r5
 8005028:	10a4      	asrs	r4, r4, #2
 800502a:	2600      	movs	r6, #0
 800502c:	42a6      	cmp	r6, r4
 800502e:	d109      	bne.n	8005044 <__libc_init_array+0x24>
 8005030:	4d0b      	ldr	r5, [pc, #44]	@ (8005060 <__libc_init_array+0x40>)
 8005032:	4c0c      	ldr	r4, [pc, #48]	@ (8005064 <__libc_init_array+0x44>)
 8005034:	f000 fdb6 	bl	8005ba4 <_init>
 8005038:	1b64      	subs	r4, r4, r5
 800503a:	10a4      	asrs	r4, r4, #2
 800503c:	2600      	movs	r6, #0
 800503e:	42a6      	cmp	r6, r4
 8005040:	d105      	bne.n	800504e <__libc_init_array+0x2e>
 8005042:	bd70      	pop	{r4, r5, r6, pc}
 8005044:	f855 3b04 	ldr.w	r3, [r5], #4
 8005048:	4798      	blx	r3
 800504a:	3601      	adds	r6, #1
 800504c:	e7ee      	b.n	800502c <__libc_init_array+0xc>
 800504e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005052:	4798      	blx	r3
 8005054:	3601      	adds	r6, #1
 8005056:	e7f2      	b.n	800503e <__libc_init_array+0x1e>
 8005058:	08005c24 	.word	0x08005c24
 800505c:	08005c24 	.word	0x08005c24
 8005060:	08005c24 	.word	0x08005c24
 8005064:	08005c28 	.word	0x08005c28

08005068 <__retarget_lock_init_recursive>:
 8005068:	4770      	bx	lr

0800506a <__retarget_lock_acquire_recursive>:
 800506a:	4770      	bx	lr

0800506c <__retarget_lock_release_recursive>:
 800506c:	4770      	bx	lr
	...

08005070 <_free_r>:
 8005070:	b538      	push	{r3, r4, r5, lr}
 8005072:	4605      	mov	r5, r0
 8005074:	2900      	cmp	r1, #0
 8005076:	d041      	beq.n	80050fc <_free_r+0x8c>
 8005078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800507c:	1f0c      	subs	r4, r1, #4
 800507e:	2b00      	cmp	r3, #0
 8005080:	bfb8      	it	lt
 8005082:	18e4      	addlt	r4, r4, r3
 8005084:	f000 f8e0 	bl	8005248 <__malloc_lock>
 8005088:	4a1d      	ldr	r2, [pc, #116]	@ (8005100 <_free_r+0x90>)
 800508a:	6813      	ldr	r3, [r2, #0]
 800508c:	b933      	cbnz	r3, 800509c <_free_r+0x2c>
 800508e:	6063      	str	r3, [r4, #4]
 8005090:	6014      	str	r4, [r2, #0]
 8005092:	4628      	mov	r0, r5
 8005094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005098:	f000 b8dc 	b.w	8005254 <__malloc_unlock>
 800509c:	42a3      	cmp	r3, r4
 800509e:	d908      	bls.n	80050b2 <_free_r+0x42>
 80050a0:	6820      	ldr	r0, [r4, #0]
 80050a2:	1821      	adds	r1, r4, r0
 80050a4:	428b      	cmp	r3, r1
 80050a6:	bf01      	itttt	eq
 80050a8:	6819      	ldreq	r1, [r3, #0]
 80050aa:	685b      	ldreq	r3, [r3, #4]
 80050ac:	1809      	addeq	r1, r1, r0
 80050ae:	6021      	streq	r1, [r4, #0]
 80050b0:	e7ed      	b.n	800508e <_free_r+0x1e>
 80050b2:	461a      	mov	r2, r3
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	b10b      	cbz	r3, 80050bc <_free_r+0x4c>
 80050b8:	42a3      	cmp	r3, r4
 80050ba:	d9fa      	bls.n	80050b2 <_free_r+0x42>
 80050bc:	6811      	ldr	r1, [r2, #0]
 80050be:	1850      	adds	r0, r2, r1
 80050c0:	42a0      	cmp	r0, r4
 80050c2:	d10b      	bne.n	80050dc <_free_r+0x6c>
 80050c4:	6820      	ldr	r0, [r4, #0]
 80050c6:	4401      	add	r1, r0
 80050c8:	1850      	adds	r0, r2, r1
 80050ca:	4283      	cmp	r3, r0
 80050cc:	6011      	str	r1, [r2, #0]
 80050ce:	d1e0      	bne.n	8005092 <_free_r+0x22>
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	6053      	str	r3, [r2, #4]
 80050d6:	4408      	add	r0, r1
 80050d8:	6010      	str	r0, [r2, #0]
 80050da:	e7da      	b.n	8005092 <_free_r+0x22>
 80050dc:	d902      	bls.n	80050e4 <_free_r+0x74>
 80050de:	230c      	movs	r3, #12
 80050e0:	602b      	str	r3, [r5, #0]
 80050e2:	e7d6      	b.n	8005092 <_free_r+0x22>
 80050e4:	6820      	ldr	r0, [r4, #0]
 80050e6:	1821      	adds	r1, r4, r0
 80050e8:	428b      	cmp	r3, r1
 80050ea:	bf04      	itt	eq
 80050ec:	6819      	ldreq	r1, [r3, #0]
 80050ee:	685b      	ldreq	r3, [r3, #4]
 80050f0:	6063      	str	r3, [r4, #4]
 80050f2:	bf04      	itt	eq
 80050f4:	1809      	addeq	r1, r1, r0
 80050f6:	6021      	streq	r1, [r4, #0]
 80050f8:	6054      	str	r4, [r2, #4]
 80050fa:	e7ca      	b.n	8005092 <_free_r+0x22>
 80050fc:	bd38      	pop	{r3, r4, r5, pc}
 80050fe:	bf00      	nop
 8005100:	20000320 	.word	0x20000320

08005104 <sbrk_aligned>:
 8005104:	b570      	push	{r4, r5, r6, lr}
 8005106:	4e0f      	ldr	r6, [pc, #60]	@ (8005144 <sbrk_aligned+0x40>)
 8005108:	460c      	mov	r4, r1
 800510a:	6831      	ldr	r1, [r6, #0]
 800510c:	4605      	mov	r5, r0
 800510e:	b911      	cbnz	r1, 8005116 <sbrk_aligned+0x12>
 8005110:	f000 fcb4 	bl	8005a7c <_sbrk_r>
 8005114:	6030      	str	r0, [r6, #0]
 8005116:	4621      	mov	r1, r4
 8005118:	4628      	mov	r0, r5
 800511a:	f000 fcaf 	bl	8005a7c <_sbrk_r>
 800511e:	1c43      	adds	r3, r0, #1
 8005120:	d103      	bne.n	800512a <sbrk_aligned+0x26>
 8005122:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005126:	4620      	mov	r0, r4
 8005128:	bd70      	pop	{r4, r5, r6, pc}
 800512a:	1cc4      	adds	r4, r0, #3
 800512c:	f024 0403 	bic.w	r4, r4, #3
 8005130:	42a0      	cmp	r0, r4
 8005132:	d0f8      	beq.n	8005126 <sbrk_aligned+0x22>
 8005134:	1a21      	subs	r1, r4, r0
 8005136:	4628      	mov	r0, r5
 8005138:	f000 fca0 	bl	8005a7c <_sbrk_r>
 800513c:	3001      	adds	r0, #1
 800513e:	d1f2      	bne.n	8005126 <sbrk_aligned+0x22>
 8005140:	e7ef      	b.n	8005122 <sbrk_aligned+0x1e>
 8005142:	bf00      	nop
 8005144:	2000031c 	.word	0x2000031c

08005148 <_malloc_r>:
 8005148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800514c:	1ccd      	adds	r5, r1, #3
 800514e:	f025 0503 	bic.w	r5, r5, #3
 8005152:	3508      	adds	r5, #8
 8005154:	2d0c      	cmp	r5, #12
 8005156:	bf38      	it	cc
 8005158:	250c      	movcc	r5, #12
 800515a:	2d00      	cmp	r5, #0
 800515c:	4606      	mov	r6, r0
 800515e:	db01      	blt.n	8005164 <_malloc_r+0x1c>
 8005160:	42a9      	cmp	r1, r5
 8005162:	d904      	bls.n	800516e <_malloc_r+0x26>
 8005164:	230c      	movs	r3, #12
 8005166:	6033      	str	r3, [r6, #0]
 8005168:	2000      	movs	r0, #0
 800516a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800516e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005244 <_malloc_r+0xfc>
 8005172:	f000 f869 	bl	8005248 <__malloc_lock>
 8005176:	f8d8 3000 	ldr.w	r3, [r8]
 800517a:	461c      	mov	r4, r3
 800517c:	bb44      	cbnz	r4, 80051d0 <_malloc_r+0x88>
 800517e:	4629      	mov	r1, r5
 8005180:	4630      	mov	r0, r6
 8005182:	f7ff ffbf 	bl	8005104 <sbrk_aligned>
 8005186:	1c43      	adds	r3, r0, #1
 8005188:	4604      	mov	r4, r0
 800518a:	d158      	bne.n	800523e <_malloc_r+0xf6>
 800518c:	f8d8 4000 	ldr.w	r4, [r8]
 8005190:	4627      	mov	r7, r4
 8005192:	2f00      	cmp	r7, #0
 8005194:	d143      	bne.n	800521e <_malloc_r+0xd6>
 8005196:	2c00      	cmp	r4, #0
 8005198:	d04b      	beq.n	8005232 <_malloc_r+0xea>
 800519a:	6823      	ldr	r3, [r4, #0]
 800519c:	4639      	mov	r1, r7
 800519e:	4630      	mov	r0, r6
 80051a0:	eb04 0903 	add.w	r9, r4, r3
 80051a4:	f000 fc6a 	bl	8005a7c <_sbrk_r>
 80051a8:	4581      	cmp	r9, r0
 80051aa:	d142      	bne.n	8005232 <_malloc_r+0xea>
 80051ac:	6821      	ldr	r1, [r4, #0]
 80051ae:	1a6d      	subs	r5, r5, r1
 80051b0:	4629      	mov	r1, r5
 80051b2:	4630      	mov	r0, r6
 80051b4:	f7ff ffa6 	bl	8005104 <sbrk_aligned>
 80051b8:	3001      	adds	r0, #1
 80051ba:	d03a      	beq.n	8005232 <_malloc_r+0xea>
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	442b      	add	r3, r5
 80051c0:	6023      	str	r3, [r4, #0]
 80051c2:	f8d8 3000 	ldr.w	r3, [r8]
 80051c6:	685a      	ldr	r2, [r3, #4]
 80051c8:	bb62      	cbnz	r2, 8005224 <_malloc_r+0xdc>
 80051ca:	f8c8 7000 	str.w	r7, [r8]
 80051ce:	e00f      	b.n	80051f0 <_malloc_r+0xa8>
 80051d0:	6822      	ldr	r2, [r4, #0]
 80051d2:	1b52      	subs	r2, r2, r5
 80051d4:	d420      	bmi.n	8005218 <_malloc_r+0xd0>
 80051d6:	2a0b      	cmp	r2, #11
 80051d8:	d917      	bls.n	800520a <_malloc_r+0xc2>
 80051da:	1961      	adds	r1, r4, r5
 80051dc:	42a3      	cmp	r3, r4
 80051de:	6025      	str	r5, [r4, #0]
 80051e0:	bf18      	it	ne
 80051e2:	6059      	strne	r1, [r3, #4]
 80051e4:	6863      	ldr	r3, [r4, #4]
 80051e6:	bf08      	it	eq
 80051e8:	f8c8 1000 	streq.w	r1, [r8]
 80051ec:	5162      	str	r2, [r4, r5]
 80051ee:	604b      	str	r3, [r1, #4]
 80051f0:	4630      	mov	r0, r6
 80051f2:	f000 f82f 	bl	8005254 <__malloc_unlock>
 80051f6:	f104 000b 	add.w	r0, r4, #11
 80051fa:	1d23      	adds	r3, r4, #4
 80051fc:	f020 0007 	bic.w	r0, r0, #7
 8005200:	1ac2      	subs	r2, r0, r3
 8005202:	bf1c      	itt	ne
 8005204:	1a1b      	subne	r3, r3, r0
 8005206:	50a3      	strne	r3, [r4, r2]
 8005208:	e7af      	b.n	800516a <_malloc_r+0x22>
 800520a:	6862      	ldr	r2, [r4, #4]
 800520c:	42a3      	cmp	r3, r4
 800520e:	bf0c      	ite	eq
 8005210:	f8c8 2000 	streq.w	r2, [r8]
 8005214:	605a      	strne	r2, [r3, #4]
 8005216:	e7eb      	b.n	80051f0 <_malloc_r+0xa8>
 8005218:	4623      	mov	r3, r4
 800521a:	6864      	ldr	r4, [r4, #4]
 800521c:	e7ae      	b.n	800517c <_malloc_r+0x34>
 800521e:	463c      	mov	r4, r7
 8005220:	687f      	ldr	r7, [r7, #4]
 8005222:	e7b6      	b.n	8005192 <_malloc_r+0x4a>
 8005224:	461a      	mov	r2, r3
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	42a3      	cmp	r3, r4
 800522a:	d1fb      	bne.n	8005224 <_malloc_r+0xdc>
 800522c:	2300      	movs	r3, #0
 800522e:	6053      	str	r3, [r2, #4]
 8005230:	e7de      	b.n	80051f0 <_malloc_r+0xa8>
 8005232:	230c      	movs	r3, #12
 8005234:	6033      	str	r3, [r6, #0]
 8005236:	4630      	mov	r0, r6
 8005238:	f000 f80c 	bl	8005254 <__malloc_unlock>
 800523c:	e794      	b.n	8005168 <_malloc_r+0x20>
 800523e:	6005      	str	r5, [r0, #0]
 8005240:	e7d6      	b.n	80051f0 <_malloc_r+0xa8>
 8005242:	bf00      	nop
 8005244:	20000320 	.word	0x20000320

08005248 <__malloc_lock>:
 8005248:	4801      	ldr	r0, [pc, #4]	@ (8005250 <__malloc_lock+0x8>)
 800524a:	f7ff bf0e 	b.w	800506a <__retarget_lock_acquire_recursive>
 800524e:	bf00      	nop
 8005250:	20000318 	.word	0x20000318

08005254 <__malloc_unlock>:
 8005254:	4801      	ldr	r0, [pc, #4]	@ (800525c <__malloc_unlock+0x8>)
 8005256:	f7ff bf09 	b.w	800506c <__retarget_lock_release_recursive>
 800525a:	bf00      	nop
 800525c:	20000318 	.word	0x20000318

08005260 <__sfputc_r>:
 8005260:	6893      	ldr	r3, [r2, #8]
 8005262:	3b01      	subs	r3, #1
 8005264:	2b00      	cmp	r3, #0
 8005266:	b410      	push	{r4}
 8005268:	6093      	str	r3, [r2, #8]
 800526a:	da08      	bge.n	800527e <__sfputc_r+0x1e>
 800526c:	6994      	ldr	r4, [r2, #24]
 800526e:	42a3      	cmp	r3, r4
 8005270:	db01      	blt.n	8005276 <__sfputc_r+0x16>
 8005272:	290a      	cmp	r1, #10
 8005274:	d103      	bne.n	800527e <__sfputc_r+0x1e>
 8005276:	f85d 4b04 	ldr.w	r4, [sp], #4
 800527a:	f000 bb6b 	b.w	8005954 <__swbuf_r>
 800527e:	6813      	ldr	r3, [r2, #0]
 8005280:	1c58      	adds	r0, r3, #1
 8005282:	6010      	str	r0, [r2, #0]
 8005284:	7019      	strb	r1, [r3, #0]
 8005286:	4608      	mov	r0, r1
 8005288:	f85d 4b04 	ldr.w	r4, [sp], #4
 800528c:	4770      	bx	lr

0800528e <__sfputs_r>:
 800528e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005290:	4606      	mov	r6, r0
 8005292:	460f      	mov	r7, r1
 8005294:	4614      	mov	r4, r2
 8005296:	18d5      	adds	r5, r2, r3
 8005298:	42ac      	cmp	r4, r5
 800529a:	d101      	bne.n	80052a0 <__sfputs_r+0x12>
 800529c:	2000      	movs	r0, #0
 800529e:	e007      	b.n	80052b0 <__sfputs_r+0x22>
 80052a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052a4:	463a      	mov	r2, r7
 80052a6:	4630      	mov	r0, r6
 80052a8:	f7ff ffda 	bl	8005260 <__sfputc_r>
 80052ac:	1c43      	adds	r3, r0, #1
 80052ae:	d1f3      	bne.n	8005298 <__sfputs_r+0xa>
 80052b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080052b4 <_vfiprintf_r>:
 80052b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b8:	460d      	mov	r5, r1
 80052ba:	b09d      	sub	sp, #116	@ 0x74
 80052bc:	4614      	mov	r4, r2
 80052be:	4698      	mov	r8, r3
 80052c0:	4606      	mov	r6, r0
 80052c2:	b118      	cbz	r0, 80052cc <_vfiprintf_r+0x18>
 80052c4:	6a03      	ldr	r3, [r0, #32]
 80052c6:	b90b      	cbnz	r3, 80052cc <_vfiprintf_r+0x18>
 80052c8:	f7ff fdca 	bl	8004e60 <__sinit>
 80052cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80052ce:	07d9      	lsls	r1, r3, #31
 80052d0:	d405      	bmi.n	80052de <_vfiprintf_r+0x2a>
 80052d2:	89ab      	ldrh	r3, [r5, #12]
 80052d4:	059a      	lsls	r2, r3, #22
 80052d6:	d402      	bmi.n	80052de <_vfiprintf_r+0x2a>
 80052d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80052da:	f7ff fec6 	bl	800506a <__retarget_lock_acquire_recursive>
 80052de:	89ab      	ldrh	r3, [r5, #12]
 80052e0:	071b      	lsls	r3, r3, #28
 80052e2:	d501      	bpl.n	80052e8 <_vfiprintf_r+0x34>
 80052e4:	692b      	ldr	r3, [r5, #16]
 80052e6:	b99b      	cbnz	r3, 8005310 <_vfiprintf_r+0x5c>
 80052e8:	4629      	mov	r1, r5
 80052ea:	4630      	mov	r0, r6
 80052ec:	f000 fb70 	bl	80059d0 <__swsetup_r>
 80052f0:	b170      	cbz	r0, 8005310 <_vfiprintf_r+0x5c>
 80052f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80052f4:	07dc      	lsls	r4, r3, #31
 80052f6:	d504      	bpl.n	8005302 <_vfiprintf_r+0x4e>
 80052f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052fc:	b01d      	add	sp, #116	@ 0x74
 80052fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005302:	89ab      	ldrh	r3, [r5, #12]
 8005304:	0598      	lsls	r0, r3, #22
 8005306:	d4f7      	bmi.n	80052f8 <_vfiprintf_r+0x44>
 8005308:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800530a:	f7ff feaf 	bl	800506c <__retarget_lock_release_recursive>
 800530e:	e7f3      	b.n	80052f8 <_vfiprintf_r+0x44>
 8005310:	2300      	movs	r3, #0
 8005312:	9309      	str	r3, [sp, #36]	@ 0x24
 8005314:	2320      	movs	r3, #32
 8005316:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800531a:	f8cd 800c 	str.w	r8, [sp, #12]
 800531e:	2330      	movs	r3, #48	@ 0x30
 8005320:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80054d0 <_vfiprintf_r+0x21c>
 8005324:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005328:	f04f 0901 	mov.w	r9, #1
 800532c:	4623      	mov	r3, r4
 800532e:	469a      	mov	sl, r3
 8005330:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005334:	b10a      	cbz	r2, 800533a <_vfiprintf_r+0x86>
 8005336:	2a25      	cmp	r2, #37	@ 0x25
 8005338:	d1f9      	bne.n	800532e <_vfiprintf_r+0x7a>
 800533a:	ebba 0b04 	subs.w	fp, sl, r4
 800533e:	d00b      	beq.n	8005358 <_vfiprintf_r+0xa4>
 8005340:	465b      	mov	r3, fp
 8005342:	4622      	mov	r2, r4
 8005344:	4629      	mov	r1, r5
 8005346:	4630      	mov	r0, r6
 8005348:	f7ff ffa1 	bl	800528e <__sfputs_r>
 800534c:	3001      	adds	r0, #1
 800534e:	f000 80a7 	beq.w	80054a0 <_vfiprintf_r+0x1ec>
 8005352:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005354:	445a      	add	r2, fp
 8005356:	9209      	str	r2, [sp, #36]	@ 0x24
 8005358:	f89a 3000 	ldrb.w	r3, [sl]
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 809f 	beq.w	80054a0 <_vfiprintf_r+0x1ec>
 8005362:	2300      	movs	r3, #0
 8005364:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005368:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800536c:	f10a 0a01 	add.w	sl, sl, #1
 8005370:	9304      	str	r3, [sp, #16]
 8005372:	9307      	str	r3, [sp, #28]
 8005374:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005378:	931a      	str	r3, [sp, #104]	@ 0x68
 800537a:	4654      	mov	r4, sl
 800537c:	2205      	movs	r2, #5
 800537e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005382:	4853      	ldr	r0, [pc, #332]	@ (80054d0 <_vfiprintf_r+0x21c>)
 8005384:	f7fa ff2c 	bl	80001e0 <memchr>
 8005388:	9a04      	ldr	r2, [sp, #16]
 800538a:	b9d8      	cbnz	r0, 80053c4 <_vfiprintf_r+0x110>
 800538c:	06d1      	lsls	r1, r2, #27
 800538e:	bf44      	itt	mi
 8005390:	2320      	movmi	r3, #32
 8005392:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005396:	0713      	lsls	r3, r2, #28
 8005398:	bf44      	itt	mi
 800539a:	232b      	movmi	r3, #43	@ 0x2b
 800539c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80053a0:	f89a 3000 	ldrb.w	r3, [sl]
 80053a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80053a6:	d015      	beq.n	80053d4 <_vfiprintf_r+0x120>
 80053a8:	9a07      	ldr	r2, [sp, #28]
 80053aa:	4654      	mov	r4, sl
 80053ac:	2000      	movs	r0, #0
 80053ae:	f04f 0c0a 	mov.w	ip, #10
 80053b2:	4621      	mov	r1, r4
 80053b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053b8:	3b30      	subs	r3, #48	@ 0x30
 80053ba:	2b09      	cmp	r3, #9
 80053bc:	d94b      	bls.n	8005456 <_vfiprintf_r+0x1a2>
 80053be:	b1b0      	cbz	r0, 80053ee <_vfiprintf_r+0x13a>
 80053c0:	9207      	str	r2, [sp, #28]
 80053c2:	e014      	b.n	80053ee <_vfiprintf_r+0x13a>
 80053c4:	eba0 0308 	sub.w	r3, r0, r8
 80053c8:	fa09 f303 	lsl.w	r3, r9, r3
 80053cc:	4313      	orrs	r3, r2
 80053ce:	9304      	str	r3, [sp, #16]
 80053d0:	46a2      	mov	sl, r4
 80053d2:	e7d2      	b.n	800537a <_vfiprintf_r+0xc6>
 80053d4:	9b03      	ldr	r3, [sp, #12]
 80053d6:	1d19      	adds	r1, r3, #4
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	9103      	str	r1, [sp, #12]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	bfbb      	ittet	lt
 80053e0:	425b      	neglt	r3, r3
 80053e2:	f042 0202 	orrlt.w	r2, r2, #2
 80053e6:	9307      	strge	r3, [sp, #28]
 80053e8:	9307      	strlt	r3, [sp, #28]
 80053ea:	bfb8      	it	lt
 80053ec:	9204      	strlt	r2, [sp, #16]
 80053ee:	7823      	ldrb	r3, [r4, #0]
 80053f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80053f2:	d10a      	bne.n	800540a <_vfiprintf_r+0x156>
 80053f4:	7863      	ldrb	r3, [r4, #1]
 80053f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80053f8:	d132      	bne.n	8005460 <_vfiprintf_r+0x1ac>
 80053fa:	9b03      	ldr	r3, [sp, #12]
 80053fc:	1d1a      	adds	r2, r3, #4
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	9203      	str	r2, [sp, #12]
 8005402:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005406:	3402      	adds	r4, #2
 8005408:	9305      	str	r3, [sp, #20]
 800540a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80054e0 <_vfiprintf_r+0x22c>
 800540e:	7821      	ldrb	r1, [r4, #0]
 8005410:	2203      	movs	r2, #3
 8005412:	4650      	mov	r0, sl
 8005414:	f7fa fee4 	bl	80001e0 <memchr>
 8005418:	b138      	cbz	r0, 800542a <_vfiprintf_r+0x176>
 800541a:	9b04      	ldr	r3, [sp, #16]
 800541c:	eba0 000a 	sub.w	r0, r0, sl
 8005420:	2240      	movs	r2, #64	@ 0x40
 8005422:	4082      	lsls	r2, r0
 8005424:	4313      	orrs	r3, r2
 8005426:	3401      	adds	r4, #1
 8005428:	9304      	str	r3, [sp, #16]
 800542a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800542e:	4829      	ldr	r0, [pc, #164]	@ (80054d4 <_vfiprintf_r+0x220>)
 8005430:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005434:	2206      	movs	r2, #6
 8005436:	f7fa fed3 	bl	80001e0 <memchr>
 800543a:	2800      	cmp	r0, #0
 800543c:	d03f      	beq.n	80054be <_vfiprintf_r+0x20a>
 800543e:	4b26      	ldr	r3, [pc, #152]	@ (80054d8 <_vfiprintf_r+0x224>)
 8005440:	bb1b      	cbnz	r3, 800548a <_vfiprintf_r+0x1d6>
 8005442:	9b03      	ldr	r3, [sp, #12]
 8005444:	3307      	adds	r3, #7
 8005446:	f023 0307 	bic.w	r3, r3, #7
 800544a:	3308      	adds	r3, #8
 800544c:	9303      	str	r3, [sp, #12]
 800544e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005450:	443b      	add	r3, r7
 8005452:	9309      	str	r3, [sp, #36]	@ 0x24
 8005454:	e76a      	b.n	800532c <_vfiprintf_r+0x78>
 8005456:	fb0c 3202 	mla	r2, ip, r2, r3
 800545a:	460c      	mov	r4, r1
 800545c:	2001      	movs	r0, #1
 800545e:	e7a8      	b.n	80053b2 <_vfiprintf_r+0xfe>
 8005460:	2300      	movs	r3, #0
 8005462:	3401      	adds	r4, #1
 8005464:	9305      	str	r3, [sp, #20]
 8005466:	4619      	mov	r1, r3
 8005468:	f04f 0c0a 	mov.w	ip, #10
 800546c:	4620      	mov	r0, r4
 800546e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005472:	3a30      	subs	r2, #48	@ 0x30
 8005474:	2a09      	cmp	r2, #9
 8005476:	d903      	bls.n	8005480 <_vfiprintf_r+0x1cc>
 8005478:	2b00      	cmp	r3, #0
 800547a:	d0c6      	beq.n	800540a <_vfiprintf_r+0x156>
 800547c:	9105      	str	r1, [sp, #20]
 800547e:	e7c4      	b.n	800540a <_vfiprintf_r+0x156>
 8005480:	fb0c 2101 	mla	r1, ip, r1, r2
 8005484:	4604      	mov	r4, r0
 8005486:	2301      	movs	r3, #1
 8005488:	e7f0      	b.n	800546c <_vfiprintf_r+0x1b8>
 800548a:	ab03      	add	r3, sp, #12
 800548c:	9300      	str	r3, [sp, #0]
 800548e:	462a      	mov	r2, r5
 8005490:	4b12      	ldr	r3, [pc, #72]	@ (80054dc <_vfiprintf_r+0x228>)
 8005492:	a904      	add	r1, sp, #16
 8005494:	4630      	mov	r0, r6
 8005496:	f3af 8000 	nop.w
 800549a:	4607      	mov	r7, r0
 800549c:	1c78      	adds	r0, r7, #1
 800549e:	d1d6      	bne.n	800544e <_vfiprintf_r+0x19a>
 80054a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80054a2:	07d9      	lsls	r1, r3, #31
 80054a4:	d405      	bmi.n	80054b2 <_vfiprintf_r+0x1fe>
 80054a6:	89ab      	ldrh	r3, [r5, #12]
 80054a8:	059a      	lsls	r2, r3, #22
 80054aa:	d402      	bmi.n	80054b2 <_vfiprintf_r+0x1fe>
 80054ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80054ae:	f7ff fddd 	bl	800506c <__retarget_lock_release_recursive>
 80054b2:	89ab      	ldrh	r3, [r5, #12]
 80054b4:	065b      	lsls	r3, r3, #25
 80054b6:	f53f af1f 	bmi.w	80052f8 <_vfiprintf_r+0x44>
 80054ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054bc:	e71e      	b.n	80052fc <_vfiprintf_r+0x48>
 80054be:	ab03      	add	r3, sp, #12
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	462a      	mov	r2, r5
 80054c4:	4b05      	ldr	r3, [pc, #20]	@ (80054dc <_vfiprintf_r+0x228>)
 80054c6:	a904      	add	r1, sp, #16
 80054c8:	4630      	mov	r0, r6
 80054ca:	f000 f879 	bl	80055c0 <_printf_i>
 80054ce:	e7e4      	b.n	800549a <_vfiprintf_r+0x1e6>
 80054d0:	08005be8 	.word	0x08005be8
 80054d4:	08005bf2 	.word	0x08005bf2
 80054d8:	00000000 	.word	0x00000000
 80054dc:	0800528f 	.word	0x0800528f
 80054e0:	08005bee 	.word	0x08005bee

080054e4 <_printf_common>:
 80054e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054e8:	4616      	mov	r6, r2
 80054ea:	4698      	mov	r8, r3
 80054ec:	688a      	ldr	r2, [r1, #8]
 80054ee:	690b      	ldr	r3, [r1, #16]
 80054f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80054f4:	4293      	cmp	r3, r2
 80054f6:	bfb8      	it	lt
 80054f8:	4613      	movlt	r3, r2
 80054fa:	6033      	str	r3, [r6, #0]
 80054fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005500:	4607      	mov	r7, r0
 8005502:	460c      	mov	r4, r1
 8005504:	b10a      	cbz	r2, 800550a <_printf_common+0x26>
 8005506:	3301      	adds	r3, #1
 8005508:	6033      	str	r3, [r6, #0]
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	0699      	lsls	r1, r3, #26
 800550e:	bf42      	ittt	mi
 8005510:	6833      	ldrmi	r3, [r6, #0]
 8005512:	3302      	addmi	r3, #2
 8005514:	6033      	strmi	r3, [r6, #0]
 8005516:	6825      	ldr	r5, [r4, #0]
 8005518:	f015 0506 	ands.w	r5, r5, #6
 800551c:	d106      	bne.n	800552c <_printf_common+0x48>
 800551e:	f104 0a19 	add.w	sl, r4, #25
 8005522:	68e3      	ldr	r3, [r4, #12]
 8005524:	6832      	ldr	r2, [r6, #0]
 8005526:	1a9b      	subs	r3, r3, r2
 8005528:	42ab      	cmp	r3, r5
 800552a:	dc26      	bgt.n	800557a <_printf_common+0x96>
 800552c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005530:	6822      	ldr	r2, [r4, #0]
 8005532:	3b00      	subs	r3, #0
 8005534:	bf18      	it	ne
 8005536:	2301      	movne	r3, #1
 8005538:	0692      	lsls	r2, r2, #26
 800553a:	d42b      	bmi.n	8005594 <_printf_common+0xb0>
 800553c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005540:	4641      	mov	r1, r8
 8005542:	4638      	mov	r0, r7
 8005544:	47c8      	blx	r9
 8005546:	3001      	adds	r0, #1
 8005548:	d01e      	beq.n	8005588 <_printf_common+0xa4>
 800554a:	6823      	ldr	r3, [r4, #0]
 800554c:	6922      	ldr	r2, [r4, #16]
 800554e:	f003 0306 	and.w	r3, r3, #6
 8005552:	2b04      	cmp	r3, #4
 8005554:	bf02      	ittt	eq
 8005556:	68e5      	ldreq	r5, [r4, #12]
 8005558:	6833      	ldreq	r3, [r6, #0]
 800555a:	1aed      	subeq	r5, r5, r3
 800555c:	68a3      	ldr	r3, [r4, #8]
 800555e:	bf0c      	ite	eq
 8005560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005564:	2500      	movne	r5, #0
 8005566:	4293      	cmp	r3, r2
 8005568:	bfc4      	itt	gt
 800556a:	1a9b      	subgt	r3, r3, r2
 800556c:	18ed      	addgt	r5, r5, r3
 800556e:	2600      	movs	r6, #0
 8005570:	341a      	adds	r4, #26
 8005572:	42b5      	cmp	r5, r6
 8005574:	d11a      	bne.n	80055ac <_printf_common+0xc8>
 8005576:	2000      	movs	r0, #0
 8005578:	e008      	b.n	800558c <_printf_common+0xa8>
 800557a:	2301      	movs	r3, #1
 800557c:	4652      	mov	r2, sl
 800557e:	4641      	mov	r1, r8
 8005580:	4638      	mov	r0, r7
 8005582:	47c8      	blx	r9
 8005584:	3001      	adds	r0, #1
 8005586:	d103      	bne.n	8005590 <_printf_common+0xac>
 8005588:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800558c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005590:	3501      	adds	r5, #1
 8005592:	e7c6      	b.n	8005522 <_printf_common+0x3e>
 8005594:	18e1      	adds	r1, r4, r3
 8005596:	1c5a      	adds	r2, r3, #1
 8005598:	2030      	movs	r0, #48	@ 0x30
 800559a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800559e:	4422      	add	r2, r4
 80055a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80055a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80055a8:	3302      	adds	r3, #2
 80055aa:	e7c7      	b.n	800553c <_printf_common+0x58>
 80055ac:	2301      	movs	r3, #1
 80055ae:	4622      	mov	r2, r4
 80055b0:	4641      	mov	r1, r8
 80055b2:	4638      	mov	r0, r7
 80055b4:	47c8      	blx	r9
 80055b6:	3001      	adds	r0, #1
 80055b8:	d0e6      	beq.n	8005588 <_printf_common+0xa4>
 80055ba:	3601      	adds	r6, #1
 80055bc:	e7d9      	b.n	8005572 <_printf_common+0x8e>
	...

080055c0 <_printf_i>:
 80055c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055c4:	7e0f      	ldrb	r7, [r1, #24]
 80055c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80055c8:	2f78      	cmp	r7, #120	@ 0x78
 80055ca:	4691      	mov	r9, r2
 80055cc:	4680      	mov	r8, r0
 80055ce:	460c      	mov	r4, r1
 80055d0:	469a      	mov	sl, r3
 80055d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80055d6:	d807      	bhi.n	80055e8 <_printf_i+0x28>
 80055d8:	2f62      	cmp	r7, #98	@ 0x62
 80055da:	d80a      	bhi.n	80055f2 <_printf_i+0x32>
 80055dc:	2f00      	cmp	r7, #0
 80055de:	f000 80d1 	beq.w	8005784 <_printf_i+0x1c4>
 80055e2:	2f58      	cmp	r7, #88	@ 0x58
 80055e4:	f000 80b8 	beq.w	8005758 <_printf_i+0x198>
 80055e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80055f0:	e03a      	b.n	8005668 <_printf_i+0xa8>
 80055f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80055f6:	2b15      	cmp	r3, #21
 80055f8:	d8f6      	bhi.n	80055e8 <_printf_i+0x28>
 80055fa:	a101      	add	r1, pc, #4	@ (adr r1, 8005600 <_printf_i+0x40>)
 80055fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005600:	08005659 	.word	0x08005659
 8005604:	0800566d 	.word	0x0800566d
 8005608:	080055e9 	.word	0x080055e9
 800560c:	080055e9 	.word	0x080055e9
 8005610:	080055e9 	.word	0x080055e9
 8005614:	080055e9 	.word	0x080055e9
 8005618:	0800566d 	.word	0x0800566d
 800561c:	080055e9 	.word	0x080055e9
 8005620:	080055e9 	.word	0x080055e9
 8005624:	080055e9 	.word	0x080055e9
 8005628:	080055e9 	.word	0x080055e9
 800562c:	0800576b 	.word	0x0800576b
 8005630:	08005697 	.word	0x08005697
 8005634:	08005725 	.word	0x08005725
 8005638:	080055e9 	.word	0x080055e9
 800563c:	080055e9 	.word	0x080055e9
 8005640:	0800578d 	.word	0x0800578d
 8005644:	080055e9 	.word	0x080055e9
 8005648:	08005697 	.word	0x08005697
 800564c:	080055e9 	.word	0x080055e9
 8005650:	080055e9 	.word	0x080055e9
 8005654:	0800572d 	.word	0x0800572d
 8005658:	6833      	ldr	r3, [r6, #0]
 800565a:	1d1a      	adds	r2, r3, #4
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	6032      	str	r2, [r6, #0]
 8005660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005664:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005668:	2301      	movs	r3, #1
 800566a:	e09c      	b.n	80057a6 <_printf_i+0x1e6>
 800566c:	6833      	ldr	r3, [r6, #0]
 800566e:	6820      	ldr	r0, [r4, #0]
 8005670:	1d19      	adds	r1, r3, #4
 8005672:	6031      	str	r1, [r6, #0]
 8005674:	0606      	lsls	r6, r0, #24
 8005676:	d501      	bpl.n	800567c <_printf_i+0xbc>
 8005678:	681d      	ldr	r5, [r3, #0]
 800567a:	e003      	b.n	8005684 <_printf_i+0xc4>
 800567c:	0645      	lsls	r5, r0, #25
 800567e:	d5fb      	bpl.n	8005678 <_printf_i+0xb8>
 8005680:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005684:	2d00      	cmp	r5, #0
 8005686:	da03      	bge.n	8005690 <_printf_i+0xd0>
 8005688:	232d      	movs	r3, #45	@ 0x2d
 800568a:	426d      	negs	r5, r5
 800568c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005690:	4858      	ldr	r0, [pc, #352]	@ (80057f4 <_printf_i+0x234>)
 8005692:	230a      	movs	r3, #10
 8005694:	e011      	b.n	80056ba <_printf_i+0xfa>
 8005696:	6821      	ldr	r1, [r4, #0]
 8005698:	6833      	ldr	r3, [r6, #0]
 800569a:	0608      	lsls	r0, r1, #24
 800569c:	f853 5b04 	ldr.w	r5, [r3], #4
 80056a0:	d402      	bmi.n	80056a8 <_printf_i+0xe8>
 80056a2:	0649      	lsls	r1, r1, #25
 80056a4:	bf48      	it	mi
 80056a6:	b2ad      	uxthmi	r5, r5
 80056a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80056aa:	4852      	ldr	r0, [pc, #328]	@ (80057f4 <_printf_i+0x234>)
 80056ac:	6033      	str	r3, [r6, #0]
 80056ae:	bf14      	ite	ne
 80056b0:	230a      	movne	r3, #10
 80056b2:	2308      	moveq	r3, #8
 80056b4:	2100      	movs	r1, #0
 80056b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80056ba:	6866      	ldr	r6, [r4, #4]
 80056bc:	60a6      	str	r6, [r4, #8]
 80056be:	2e00      	cmp	r6, #0
 80056c0:	db05      	blt.n	80056ce <_printf_i+0x10e>
 80056c2:	6821      	ldr	r1, [r4, #0]
 80056c4:	432e      	orrs	r6, r5
 80056c6:	f021 0104 	bic.w	r1, r1, #4
 80056ca:	6021      	str	r1, [r4, #0]
 80056cc:	d04b      	beq.n	8005766 <_printf_i+0x1a6>
 80056ce:	4616      	mov	r6, r2
 80056d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80056d4:	fb03 5711 	mls	r7, r3, r1, r5
 80056d8:	5dc7      	ldrb	r7, [r0, r7]
 80056da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80056de:	462f      	mov	r7, r5
 80056e0:	42bb      	cmp	r3, r7
 80056e2:	460d      	mov	r5, r1
 80056e4:	d9f4      	bls.n	80056d0 <_printf_i+0x110>
 80056e6:	2b08      	cmp	r3, #8
 80056e8:	d10b      	bne.n	8005702 <_printf_i+0x142>
 80056ea:	6823      	ldr	r3, [r4, #0]
 80056ec:	07df      	lsls	r7, r3, #31
 80056ee:	d508      	bpl.n	8005702 <_printf_i+0x142>
 80056f0:	6923      	ldr	r3, [r4, #16]
 80056f2:	6861      	ldr	r1, [r4, #4]
 80056f4:	4299      	cmp	r1, r3
 80056f6:	bfde      	ittt	le
 80056f8:	2330      	movle	r3, #48	@ 0x30
 80056fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056fe:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005702:	1b92      	subs	r2, r2, r6
 8005704:	6122      	str	r2, [r4, #16]
 8005706:	f8cd a000 	str.w	sl, [sp]
 800570a:	464b      	mov	r3, r9
 800570c:	aa03      	add	r2, sp, #12
 800570e:	4621      	mov	r1, r4
 8005710:	4640      	mov	r0, r8
 8005712:	f7ff fee7 	bl	80054e4 <_printf_common>
 8005716:	3001      	adds	r0, #1
 8005718:	d14a      	bne.n	80057b0 <_printf_i+0x1f0>
 800571a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800571e:	b004      	add	sp, #16
 8005720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005724:	6823      	ldr	r3, [r4, #0]
 8005726:	f043 0320 	orr.w	r3, r3, #32
 800572a:	6023      	str	r3, [r4, #0]
 800572c:	4832      	ldr	r0, [pc, #200]	@ (80057f8 <_printf_i+0x238>)
 800572e:	2778      	movs	r7, #120	@ 0x78
 8005730:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005734:	6823      	ldr	r3, [r4, #0]
 8005736:	6831      	ldr	r1, [r6, #0]
 8005738:	061f      	lsls	r7, r3, #24
 800573a:	f851 5b04 	ldr.w	r5, [r1], #4
 800573e:	d402      	bmi.n	8005746 <_printf_i+0x186>
 8005740:	065f      	lsls	r7, r3, #25
 8005742:	bf48      	it	mi
 8005744:	b2ad      	uxthmi	r5, r5
 8005746:	6031      	str	r1, [r6, #0]
 8005748:	07d9      	lsls	r1, r3, #31
 800574a:	bf44      	itt	mi
 800574c:	f043 0320 	orrmi.w	r3, r3, #32
 8005750:	6023      	strmi	r3, [r4, #0]
 8005752:	b11d      	cbz	r5, 800575c <_printf_i+0x19c>
 8005754:	2310      	movs	r3, #16
 8005756:	e7ad      	b.n	80056b4 <_printf_i+0xf4>
 8005758:	4826      	ldr	r0, [pc, #152]	@ (80057f4 <_printf_i+0x234>)
 800575a:	e7e9      	b.n	8005730 <_printf_i+0x170>
 800575c:	6823      	ldr	r3, [r4, #0]
 800575e:	f023 0320 	bic.w	r3, r3, #32
 8005762:	6023      	str	r3, [r4, #0]
 8005764:	e7f6      	b.n	8005754 <_printf_i+0x194>
 8005766:	4616      	mov	r6, r2
 8005768:	e7bd      	b.n	80056e6 <_printf_i+0x126>
 800576a:	6833      	ldr	r3, [r6, #0]
 800576c:	6825      	ldr	r5, [r4, #0]
 800576e:	6961      	ldr	r1, [r4, #20]
 8005770:	1d18      	adds	r0, r3, #4
 8005772:	6030      	str	r0, [r6, #0]
 8005774:	062e      	lsls	r6, r5, #24
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	d501      	bpl.n	800577e <_printf_i+0x1be>
 800577a:	6019      	str	r1, [r3, #0]
 800577c:	e002      	b.n	8005784 <_printf_i+0x1c4>
 800577e:	0668      	lsls	r0, r5, #25
 8005780:	d5fb      	bpl.n	800577a <_printf_i+0x1ba>
 8005782:	8019      	strh	r1, [r3, #0]
 8005784:	2300      	movs	r3, #0
 8005786:	6123      	str	r3, [r4, #16]
 8005788:	4616      	mov	r6, r2
 800578a:	e7bc      	b.n	8005706 <_printf_i+0x146>
 800578c:	6833      	ldr	r3, [r6, #0]
 800578e:	1d1a      	adds	r2, r3, #4
 8005790:	6032      	str	r2, [r6, #0]
 8005792:	681e      	ldr	r6, [r3, #0]
 8005794:	6862      	ldr	r2, [r4, #4]
 8005796:	2100      	movs	r1, #0
 8005798:	4630      	mov	r0, r6
 800579a:	f7fa fd21 	bl	80001e0 <memchr>
 800579e:	b108      	cbz	r0, 80057a4 <_printf_i+0x1e4>
 80057a0:	1b80      	subs	r0, r0, r6
 80057a2:	6060      	str	r0, [r4, #4]
 80057a4:	6863      	ldr	r3, [r4, #4]
 80057a6:	6123      	str	r3, [r4, #16]
 80057a8:	2300      	movs	r3, #0
 80057aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ae:	e7aa      	b.n	8005706 <_printf_i+0x146>
 80057b0:	6923      	ldr	r3, [r4, #16]
 80057b2:	4632      	mov	r2, r6
 80057b4:	4649      	mov	r1, r9
 80057b6:	4640      	mov	r0, r8
 80057b8:	47d0      	blx	sl
 80057ba:	3001      	adds	r0, #1
 80057bc:	d0ad      	beq.n	800571a <_printf_i+0x15a>
 80057be:	6823      	ldr	r3, [r4, #0]
 80057c0:	079b      	lsls	r3, r3, #30
 80057c2:	d413      	bmi.n	80057ec <_printf_i+0x22c>
 80057c4:	68e0      	ldr	r0, [r4, #12]
 80057c6:	9b03      	ldr	r3, [sp, #12]
 80057c8:	4298      	cmp	r0, r3
 80057ca:	bfb8      	it	lt
 80057cc:	4618      	movlt	r0, r3
 80057ce:	e7a6      	b.n	800571e <_printf_i+0x15e>
 80057d0:	2301      	movs	r3, #1
 80057d2:	4632      	mov	r2, r6
 80057d4:	4649      	mov	r1, r9
 80057d6:	4640      	mov	r0, r8
 80057d8:	47d0      	blx	sl
 80057da:	3001      	adds	r0, #1
 80057dc:	d09d      	beq.n	800571a <_printf_i+0x15a>
 80057de:	3501      	adds	r5, #1
 80057e0:	68e3      	ldr	r3, [r4, #12]
 80057e2:	9903      	ldr	r1, [sp, #12]
 80057e4:	1a5b      	subs	r3, r3, r1
 80057e6:	42ab      	cmp	r3, r5
 80057e8:	dcf2      	bgt.n	80057d0 <_printf_i+0x210>
 80057ea:	e7eb      	b.n	80057c4 <_printf_i+0x204>
 80057ec:	2500      	movs	r5, #0
 80057ee:	f104 0619 	add.w	r6, r4, #25
 80057f2:	e7f5      	b.n	80057e0 <_printf_i+0x220>
 80057f4:	08005bf9 	.word	0x08005bf9
 80057f8:	08005c0a 	.word	0x08005c0a

080057fc <__sflush_r>:
 80057fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005804:	0716      	lsls	r6, r2, #28
 8005806:	4605      	mov	r5, r0
 8005808:	460c      	mov	r4, r1
 800580a:	d454      	bmi.n	80058b6 <__sflush_r+0xba>
 800580c:	684b      	ldr	r3, [r1, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	dc02      	bgt.n	8005818 <__sflush_r+0x1c>
 8005812:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005814:	2b00      	cmp	r3, #0
 8005816:	dd48      	ble.n	80058aa <__sflush_r+0xae>
 8005818:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800581a:	2e00      	cmp	r6, #0
 800581c:	d045      	beq.n	80058aa <__sflush_r+0xae>
 800581e:	2300      	movs	r3, #0
 8005820:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005824:	682f      	ldr	r7, [r5, #0]
 8005826:	6a21      	ldr	r1, [r4, #32]
 8005828:	602b      	str	r3, [r5, #0]
 800582a:	d030      	beq.n	800588e <__sflush_r+0x92>
 800582c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800582e:	89a3      	ldrh	r3, [r4, #12]
 8005830:	0759      	lsls	r1, r3, #29
 8005832:	d505      	bpl.n	8005840 <__sflush_r+0x44>
 8005834:	6863      	ldr	r3, [r4, #4]
 8005836:	1ad2      	subs	r2, r2, r3
 8005838:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800583a:	b10b      	cbz	r3, 8005840 <__sflush_r+0x44>
 800583c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800583e:	1ad2      	subs	r2, r2, r3
 8005840:	2300      	movs	r3, #0
 8005842:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005844:	6a21      	ldr	r1, [r4, #32]
 8005846:	4628      	mov	r0, r5
 8005848:	47b0      	blx	r6
 800584a:	1c43      	adds	r3, r0, #1
 800584c:	89a3      	ldrh	r3, [r4, #12]
 800584e:	d106      	bne.n	800585e <__sflush_r+0x62>
 8005850:	6829      	ldr	r1, [r5, #0]
 8005852:	291d      	cmp	r1, #29
 8005854:	d82b      	bhi.n	80058ae <__sflush_r+0xb2>
 8005856:	4a2a      	ldr	r2, [pc, #168]	@ (8005900 <__sflush_r+0x104>)
 8005858:	40ca      	lsrs	r2, r1
 800585a:	07d6      	lsls	r6, r2, #31
 800585c:	d527      	bpl.n	80058ae <__sflush_r+0xb2>
 800585e:	2200      	movs	r2, #0
 8005860:	6062      	str	r2, [r4, #4]
 8005862:	04d9      	lsls	r1, r3, #19
 8005864:	6922      	ldr	r2, [r4, #16]
 8005866:	6022      	str	r2, [r4, #0]
 8005868:	d504      	bpl.n	8005874 <__sflush_r+0x78>
 800586a:	1c42      	adds	r2, r0, #1
 800586c:	d101      	bne.n	8005872 <__sflush_r+0x76>
 800586e:	682b      	ldr	r3, [r5, #0]
 8005870:	b903      	cbnz	r3, 8005874 <__sflush_r+0x78>
 8005872:	6560      	str	r0, [r4, #84]	@ 0x54
 8005874:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005876:	602f      	str	r7, [r5, #0]
 8005878:	b1b9      	cbz	r1, 80058aa <__sflush_r+0xae>
 800587a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800587e:	4299      	cmp	r1, r3
 8005880:	d002      	beq.n	8005888 <__sflush_r+0x8c>
 8005882:	4628      	mov	r0, r5
 8005884:	f7ff fbf4 	bl	8005070 <_free_r>
 8005888:	2300      	movs	r3, #0
 800588a:	6363      	str	r3, [r4, #52]	@ 0x34
 800588c:	e00d      	b.n	80058aa <__sflush_r+0xae>
 800588e:	2301      	movs	r3, #1
 8005890:	4628      	mov	r0, r5
 8005892:	47b0      	blx	r6
 8005894:	4602      	mov	r2, r0
 8005896:	1c50      	adds	r0, r2, #1
 8005898:	d1c9      	bne.n	800582e <__sflush_r+0x32>
 800589a:	682b      	ldr	r3, [r5, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d0c6      	beq.n	800582e <__sflush_r+0x32>
 80058a0:	2b1d      	cmp	r3, #29
 80058a2:	d001      	beq.n	80058a8 <__sflush_r+0xac>
 80058a4:	2b16      	cmp	r3, #22
 80058a6:	d11e      	bne.n	80058e6 <__sflush_r+0xea>
 80058a8:	602f      	str	r7, [r5, #0]
 80058aa:	2000      	movs	r0, #0
 80058ac:	e022      	b.n	80058f4 <__sflush_r+0xf8>
 80058ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058b2:	b21b      	sxth	r3, r3
 80058b4:	e01b      	b.n	80058ee <__sflush_r+0xf2>
 80058b6:	690f      	ldr	r7, [r1, #16]
 80058b8:	2f00      	cmp	r7, #0
 80058ba:	d0f6      	beq.n	80058aa <__sflush_r+0xae>
 80058bc:	0793      	lsls	r3, r2, #30
 80058be:	680e      	ldr	r6, [r1, #0]
 80058c0:	bf08      	it	eq
 80058c2:	694b      	ldreq	r3, [r1, #20]
 80058c4:	600f      	str	r7, [r1, #0]
 80058c6:	bf18      	it	ne
 80058c8:	2300      	movne	r3, #0
 80058ca:	eba6 0807 	sub.w	r8, r6, r7
 80058ce:	608b      	str	r3, [r1, #8]
 80058d0:	f1b8 0f00 	cmp.w	r8, #0
 80058d4:	dde9      	ble.n	80058aa <__sflush_r+0xae>
 80058d6:	6a21      	ldr	r1, [r4, #32]
 80058d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80058da:	4643      	mov	r3, r8
 80058dc:	463a      	mov	r2, r7
 80058de:	4628      	mov	r0, r5
 80058e0:	47b0      	blx	r6
 80058e2:	2800      	cmp	r0, #0
 80058e4:	dc08      	bgt.n	80058f8 <__sflush_r+0xfc>
 80058e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058ee:	81a3      	strh	r3, [r4, #12]
 80058f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80058f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058f8:	4407      	add	r7, r0
 80058fa:	eba8 0800 	sub.w	r8, r8, r0
 80058fe:	e7e7      	b.n	80058d0 <__sflush_r+0xd4>
 8005900:	20400001 	.word	0x20400001

08005904 <_fflush_r>:
 8005904:	b538      	push	{r3, r4, r5, lr}
 8005906:	690b      	ldr	r3, [r1, #16]
 8005908:	4605      	mov	r5, r0
 800590a:	460c      	mov	r4, r1
 800590c:	b913      	cbnz	r3, 8005914 <_fflush_r+0x10>
 800590e:	2500      	movs	r5, #0
 8005910:	4628      	mov	r0, r5
 8005912:	bd38      	pop	{r3, r4, r5, pc}
 8005914:	b118      	cbz	r0, 800591e <_fflush_r+0x1a>
 8005916:	6a03      	ldr	r3, [r0, #32]
 8005918:	b90b      	cbnz	r3, 800591e <_fflush_r+0x1a>
 800591a:	f7ff faa1 	bl	8004e60 <__sinit>
 800591e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d0f3      	beq.n	800590e <_fflush_r+0xa>
 8005926:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005928:	07d0      	lsls	r0, r2, #31
 800592a:	d404      	bmi.n	8005936 <_fflush_r+0x32>
 800592c:	0599      	lsls	r1, r3, #22
 800592e:	d402      	bmi.n	8005936 <_fflush_r+0x32>
 8005930:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005932:	f7ff fb9a 	bl	800506a <__retarget_lock_acquire_recursive>
 8005936:	4628      	mov	r0, r5
 8005938:	4621      	mov	r1, r4
 800593a:	f7ff ff5f 	bl	80057fc <__sflush_r>
 800593e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005940:	07da      	lsls	r2, r3, #31
 8005942:	4605      	mov	r5, r0
 8005944:	d4e4      	bmi.n	8005910 <_fflush_r+0xc>
 8005946:	89a3      	ldrh	r3, [r4, #12]
 8005948:	059b      	lsls	r3, r3, #22
 800594a:	d4e1      	bmi.n	8005910 <_fflush_r+0xc>
 800594c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800594e:	f7ff fb8d 	bl	800506c <__retarget_lock_release_recursive>
 8005952:	e7dd      	b.n	8005910 <_fflush_r+0xc>

08005954 <__swbuf_r>:
 8005954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005956:	460e      	mov	r6, r1
 8005958:	4614      	mov	r4, r2
 800595a:	4605      	mov	r5, r0
 800595c:	b118      	cbz	r0, 8005966 <__swbuf_r+0x12>
 800595e:	6a03      	ldr	r3, [r0, #32]
 8005960:	b90b      	cbnz	r3, 8005966 <__swbuf_r+0x12>
 8005962:	f7ff fa7d 	bl	8004e60 <__sinit>
 8005966:	69a3      	ldr	r3, [r4, #24]
 8005968:	60a3      	str	r3, [r4, #8]
 800596a:	89a3      	ldrh	r3, [r4, #12]
 800596c:	071a      	lsls	r2, r3, #28
 800596e:	d501      	bpl.n	8005974 <__swbuf_r+0x20>
 8005970:	6923      	ldr	r3, [r4, #16]
 8005972:	b943      	cbnz	r3, 8005986 <__swbuf_r+0x32>
 8005974:	4621      	mov	r1, r4
 8005976:	4628      	mov	r0, r5
 8005978:	f000 f82a 	bl	80059d0 <__swsetup_r>
 800597c:	b118      	cbz	r0, 8005986 <__swbuf_r+0x32>
 800597e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005982:	4638      	mov	r0, r7
 8005984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005986:	6823      	ldr	r3, [r4, #0]
 8005988:	6922      	ldr	r2, [r4, #16]
 800598a:	1a98      	subs	r0, r3, r2
 800598c:	6963      	ldr	r3, [r4, #20]
 800598e:	b2f6      	uxtb	r6, r6
 8005990:	4283      	cmp	r3, r0
 8005992:	4637      	mov	r7, r6
 8005994:	dc05      	bgt.n	80059a2 <__swbuf_r+0x4e>
 8005996:	4621      	mov	r1, r4
 8005998:	4628      	mov	r0, r5
 800599a:	f7ff ffb3 	bl	8005904 <_fflush_r>
 800599e:	2800      	cmp	r0, #0
 80059a0:	d1ed      	bne.n	800597e <__swbuf_r+0x2a>
 80059a2:	68a3      	ldr	r3, [r4, #8]
 80059a4:	3b01      	subs	r3, #1
 80059a6:	60a3      	str	r3, [r4, #8]
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	1c5a      	adds	r2, r3, #1
 80059ac:	6022      	str	r2, [r4, #0]
 80059ae:	701e      	strb	r6, [r3, #0]
 80059b0:	6962      	ldr	r2, [r4, #20]
 80059b2:	1c43      	adds	r3, r0, #1
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d004      	beq.n	80059c2 <__swbuf_r+0x6e>
 80059b8:	89a3      	ldrh	r3, [r4, #12]
 80059ba:	07db      	lsls	r3, r3, #31
 80059bc:	d5e1      	bpl.n	8005982 <__swbuf_r+0x2e>
 80059be:	2e0a      	cmp	r6, #10
 80059c0:	d1df      	bne.n	8005982 <__swbuf_r+0x2e>
 80059c2:	4621      	mov	r1, r4
 80059c4:	4628      	mov	r0, r5
 80059c6:	f7ff ff9d 	bl	8005904 <_fflush_r>
 80059ca:	2800      	cmp	r0, #0
 80059cc:	d0d9      	beq.n	8005982 <__swbuf_r+0x2e>
 80059ce:	e7d6      	b.n	800597e <__swbuf_r+0x2a>

080059d0 <__swsetup_r>:
 80059d0:	b538      	push	{r3, r4, r5, lr}
 80059d2:	4b29      	ldr	r3, [pc, #164]	@ (8005a78 <__swsetup_r+0xa8>)
 80059d4:	4605      	mov	r5, r0
 80059d6:	6818      	ldr	r0, [r3, #0]
 80059d8:	460c      	mov	r4, r1
 80059da:	b118      	cbz	r0, 80059e4 <__swsetup_r+0x14>
 80059dc:	6a03      	ldr	r3, [r0, #32]
 80059de:	b90b      	cbnz	r3, 80059e4 <__swsetup_r+0x14>
 80059e0:	f7ff fa3e 	bl	8004e60 <__sinit>
 80059e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059e8:	0719      	lsls	r1, r3, #28
 80059ea:	d422      	bmi.n	8005a32 <__swsetup_r+0x62>
 80059ec:	06da      	lsls	r2, r3, #27
 80059ee:	d407      	bmi.n	8005a00 <__swsetup_r+0x30>
 80059f0:	2209      	movs	r2, #9
 80059f2:	602a      	str	r2, [r5, #0]
 80059f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059f8:	81a3      	strh	r3, [r4, #12]
 80059fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059fe:	e033      	b.n	8005a68 <__swsetup_r+0x98>
 8005a00:	0758      	lsls	r0, r3, #29
 8005a02:	d512      	bpl.n	8005a2a <__swsetup_r+0x5a>
 8005a04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a06:	b141      	cbz	r1, 8005a1a <__swsetup_r+0x4a>
 8005a08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a0c:	4299      	cmp	r1, r3
 8005a0e:	d002      	beq.n	8005a16 <__swsetup_r+0x46>
 8005a10:	4628      	mov	r0, r5
 8005a12:	f7ff fb2d 	bl	8005070 <_free_r>
 8005a16:	2300      	movs	r3, #0
 8005a18:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a1a:	89a3      	ldrh	r3, [r4, #12]
 8005a1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005a20:	81a3      	strh	r3, [r4, #12]
 8005a22:	2300      	movs	r3, #0
 8005a24:	6063      	str	r3, [r4, #4]
 8005a26:	6923      	ldr	r3, [r4, #16]
 8005a28:	6023      	str	r3, [r4, #0]
 8005a2a:	89a3      	ldrh	r3, [r4, #12]
 8005a2c:	f043 0308 	orr.w	r3, r3, #8
 8005a30:	81a3      	strh	r3, [r4, #12]
 8005a32:	6923      	ldr	r3, [r4, #16]
 8005a34:	b94b      	cbnz	r3, 8005a4a <__swsetup_r+0x7a>
 8005a36:	89a3      	ldrh	r3, [r4, #12]
 8005a38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005a3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a40:	d003      	beq.n	8005a4a <__swsetup_r+0x7a>
 8005a42:	4621      	mov	r1, r4
 8005a44:	4628      	mov	r0, r5
 8005a46:	f000 f84f 	bl	8005ae8 <__smakebuf_r>
 8005a4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a4e:	f013 0201 	ands.w	r2, r3, #1
 8005a52:	d00a      	beq.n	8005a6a <__swsetup_r+0x9a>
 8005a54:	2200      	movs	r2, #0
 8005a56:	60a2      	str	r2, [r4, #8]
 8005a58:	6962      	ldr	r2, [r4, #20]
 8005a5a:	4252      	negs	r2, r2
 8005a5c:	61a2      	str	r2, [r4, #24]
 8005a5e:	6922      	ldr	r2, [r4, #16]
 8005a60:	b942      	cbnz	r2, 8005a74 <__swsetup_r+0xa4>
 8005a62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005a66:	d1c5      	bne.n	80059f4 <__swsetup_r+0x24>
 8005a68:	bd38      	pop	{r3, r4, r5, pc}
 8005a6a:	0799      	lsls	r1, r3, #30
 8005a6c:	bf58      	it	pl
 8005a6e:	6962      	ldrpl	r2, [r4, #20]
 8005a70:	60a2      	str	r2, [r4, #8]
 8005a72:	e7f4      	b.n	8005a5e <__swsetup_r+0x8e>
 8005a74:	2000      	movs	r0, #0
 8005a76:	e7f7      	b.n	8005a68 <__swsetup_r+0x98>
 8005a78:	20000018 	.word	0x20000018

08005a7c <_sbrk_r>:
 8005a7c:	b538      	push	{r3, r4, r5, lr}
 8005a7e:	4d06      	ldr	r5, [pc, #24]	@ (8005a98 <_sbrk_r+0x1c>)
 8005a80:	2300      	movs	r3, #0
 8005a82:	4604      	mov	r4, r0
 8005a84:	4608      	mov	r0, r1
 8005a86:	602b      	str	r3, [r5, #0]
 8005a88:	f7fb fa82 	bl	8000f90 <_sbrk>
 8005a8c:	1c43      	adds	r3, r0, #1
 8005a8e:	d102      	bne.n	8005a96 <_sbrk_r+0x1a>
 8005a90:	682b      	ldr	r3, [r5, #0]
 8005a92:	b103      	cbz	r3, 8005a96 <_sbrk_r+0x1a>
 8005a94:	6023      	str	r3, [r4, #0]
 8005a96:	bd38      	pop	{r3, r4, r5, pc}
 8005a98:	20000314 	.word	0x20000314

08005a9c <__swhatbuf_r>:
 8005a9c:	b570      	push	{r4, r5, r6, lr}
 8005a9e:	460c      	mov	r4, r1
 8005aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005aa4:	2900      	cmp	r1, #0
 8005aa6:	b096      	sub	sp, #88	@ 0x58
 8005aa8:	4615      	mov	r5, r2
 8005aaa:	461e      	mov	r6, r3
 8005aac:	da0d      	bge.n	8005aca <__swhatbuf_r+0x2e>
 8005aae:	89a3      	ldrh	r3, [r4, #12]
 8005ab0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005ab4:	f04f 0100 	mov.w	r1, #0
 8005ab8:	bf14      	ite	ne
 8005aba:	2340      	movne	r3, #64	@ 0x40
 8005abc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005ac0:	2000      	movs	r0, #0
 8005ac2:	6031      	str	r1, [r6, #0]
 8005ac4:	602b      	str	r3, [r5, #0]
 8005ac6:	b016      	add	sp, #88	@ 0x58
 8005ac8:	bd70      	pop	{r4, r5, r6, pc}
 8005aca:	466a      	mov	r2, sp
 8005acc:	f000 f848 	bl	8005b60 <_fstat_r>
 8005ad0:	2800      	cmp	r0, #0
 8005ad2:	dbec      	blt.n	8005aae <__swhatbuf_r+0x12>
 8005ad4:	9901      	ldr	r1, [sp, #4]
 8005ad6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005ada:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005ade:	4259      	negs	r1, r3
 8005ae0:	4159      	adcs	r1, r3
 8005ae2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ae6:	e7eb      	b.n	8005ac0 <__swhatbuf_r+0x24>

08005ae8 <__smakebuf_r>:
 8005ae8:	898b      	ldrh	r3, [r1, #12]
 8005aea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005aec:	079d      	lsls	r5, r3, #30
 8005aee:	4606      	mov	r6, r0
 8005af0:	460c      	mov	r4, r1
 8005af2:	d507      	bpl.n	8005b04 <__smakebuf_r+0x1c>
 8005af4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005af8:	6023      	str	r3, [r4, #0]
 8005afa:	6123      	str	r3, [r4, #16]
 8005afc:	2301      	movs	r3, #1
 8005afe:	6163      	str	r3, [r4, #20]
 8005b00:	b003      	add	sp, #12
 8005b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b04:	ab01      	add	r3, sp, #4
 8005b06:	466a      	mov	r2, sp
 8005b08:	f7ff ffc8 	bl	8005a9c <__swhatbuf_r>
 8005b0c:	9f00      	ldr	r7, [sp, #0]
 8005b0e:	4605      	mov	r5, r0
 8005b10:	4639      	mov	r1, r7
 8005b12:	4630      	mov	r0, r6
 8005b14:	f7ff fb18 	bl	8005148 <_malloc_r>
 8005b18:	b948      	cbnz	r0, 8005b2e <__smakebuf_r+0x46>
 8005b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b1e:	059a      	lsls	r2, r3, #22
 8005b20:	d4ee      	bmi.n	8005b00 <__smakebuf_r+0x18>
 8005b22:	f023 0303 	bic.w	r3, r3, #3
 8005b26:	f043 0302 	orr.w	r3, r3, #2
 8005b2a:	81a3      	strh	r3, [r4, #12]
 8005b2c:	e7e2      	b.n	8005af4 <__smakebuf_r+0xc>
 8005b2e:	89a3      	ldrh	r3, [r4, #12]
 8005b30:	6020      	str	r0, [r4, #0]
 8005b32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b36:	81a3      	strh	r3, [r4, #12]
 8005b38:	9b01      	ldr	r3, [sp, #4]
 8005b3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005b3e:	b15b      	cbz	r3, 8005b58 <__smakebuf_r+0x70>
 8005b40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b44:	4630      	mov	r0, r6
 8005b46:	f000 f81d 	bl	8005b84 <_isatty_r>
 8005b4a:	b128      	cbz	r0, 8005b58 <__smakebuf_r+0x70>
 8005b4c:	89a3      	ldrh	r3, [r4, #12]
 8005b4e:	f023 0303 	bic.w	r3, r3, #3
 8005b52:	f043 0301 	orr.w	r3, r3, #1
 8005b56:	81a3      	strh	r3, [r4, #12]
 8005b58:	89a3      	ldrh	r3, [r4, #12]
 8005b5a:	431d      	orrs	r5, r3
 8005b5c:	81a5      	strh	r5, [r4, #12]
 8005b5e:	e7cf      	b.n	8005b00 <__smakebuf_r+0x18>

08005b60 <_fstat_r>:
 8005b60:	b538      	push	{r3, r4, r5, lr}
 8005b62:	4d07      	ldr	r5, [pc, #28]	@ (8005b80 <_fstat_r+0x20>)
 8005b64:	2300      	movs	r3, #0
 8005b66:	4604      	mov	r4, r0
 8005b68:	4608      	mov	r0, r1
 8005b6a:	4611      	mov	r1, r2
 8005b6c:	602b      	str	r3, [r5, #0]
 8005b6e:	f7fb f9e6 	bl	8000f3e <_fstat>
 8005b72:	1c43      	adds	r3, r0, #1
 8005b74:	d102      	bne.n	8005b7c <_fstat_r+0x1c>
 8005b76:	682b      	ldr	r3, [r5, #0]
 8005b78:	b103      	cbz	r3, 8005b7c <_fstat_r+0x1c>
 8005b7a:	6023      	str	r3, [r4, #0]
 8005b7c:	bd38      	pop	{r3, r4, r5, pc}
 8005b7e:	bf00      	nop
 8005b80:	20000314 	.word	0x20000314

08005b84 <_isatty_r>:
 8005b84:	b538      	push	{r3, r4, r5, lr}
 8005b86:	4d06      	ldr	r5, [pc, #24]	@ (8005ba0 <_isatty_r+0x1c>)
 8005b88:	2300      	movs	r3, #0
 8005b8a:	4604      	mov	r4, r0
 8005b8c:	4608      	mov	r0, r1
 8005b8e:	602b      	str	r3, [r5, #0]
 8005b90:	f7fb f9e5 	bl	8000f5e <_isatty>
 8005b94:	1c43      	adds	r3, r0, #1
 8005b96:	d102      	bne.n	8005b9e <_isatty_r+0x1a>
 8005b98:	682b      	ldr	r3, [r5, #0]
 8005b9a:	b103      	cbz	r3, 8005b9e <_isatty_r+0x1a>
 8005b9c:	6023      	str	r3, [r4, #0]
 8005b9e:	bd38      	pop	{r3, r4, r5, pc}
 8005ba0:	20000314 	.word	0x20000314

08005ba4 <_init>:
 8005ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ba6:	bf00      	nop
 8005ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005baa:	bc08      	pop	{r3}
 8005bac:	469e      	mov	lr, r3
 8005bae:	4770      	bx	lr

08005bb0 <_fini>:
 8005bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bb2:	bf00      	nop
 8005bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bb6:	bc08      	pop	{r3}
 8005bb8:	469e      	mov	lr, r3
 8005bba:	4770      	bx	lr
