#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 16 11:43:28 2022
# Process ID: 19908
# Current directory: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_ds_0_synth_1
# Command line: vivado -log zynq_soc_auto_ds_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_auto_ds_0.tcl
# Log file: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_ds_0_synth_1/zynq_soc_auto_ds_0.vds
# Journal file: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_ds_0_synth_1/vivado.jou
#-----------------------------------------------------------
source zynq_soc_auto_ds_0.tcl -notrace
Command: synth_design -top zynq_soc_auto_ds_0 -part xczu3cg-sfvc784-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3cg'
INFO: [Device 21-403] Loading part xczu3cg-sfvc784-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2138.117 ; gain = 0.000 ; free physical = 346 ; free virtual = 2790
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_soc_auto_ds_0' [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_ds_0/synth/zynq_soc_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_19_top' [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_19_axi4lite_downsizer' [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3003]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_19_axi4lite_downsizer' (1#1) [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3003]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_19_top' (2#1) [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'zynq_soc_auto_ds_0' (3#1) [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_ds_0/synth/zynq_soc_auto_ds_0.v:58]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port m_axi_rlast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:36 ; elapsed = 00:04:07 . Memory (MB): peak = 2203.930 ; gain = 65.812 ; free physical = 2310 ; free virtual = 4490
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:36 ; elapsed = 00:04:08 . Memory (MB): peak = 2203.930 ; gain = 65.812 ; free physical = 2288 ; free virtual = 4469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:36 ; elapsed = 00:04:08 . Memory (MB): peak = 2203.930 ; gain = 65.812 ; free physical = 2288 ; free virtual = 4469
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_ds_0/zynq_soc_auto_ds_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2343.703 ; gain = 0.000 ; free physical = 1208 ; free virtual = 3574
Finished Parsing XDC File [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_ds_0/zynq_soc_auto_ds_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_ds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_ds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.703 ; gain = 0.000 ; free physical = 1213 ; free virtual = 3579
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2343.703 ; gain = 0.000 ; free physical = 1183 ; free virtual = 3550
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:59 ; elapsed = 00:04:36 . Memory (MB): peak = 2343.703 ; gain = 205.586 ; free physical = 1620 ; free virtual = 4025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3cg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:59 ; elapsed = 00:04:36 . Memory (MB): peak = 2343.703 ; gain = 205.586 ; free physical = 1616 ; free virtual = 4021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_ds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:59 ; elapsed = 00:04:36 . Memory (MB): peak = 2343.703 ; gain = 205.586 ; free physical = 1606 ; free virtual = 4011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:59 ; elapsed = 00:04:37 . Memory (MB): peak = 2343.703 ; gain = 205.586 ; free physical = 1808 ; free virtual = 4214
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_dwidth_converter_v2_1_19_axi4lite_downsizer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_19_top has unconnected port s_axi_arcache[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:01 ; elapsed = 00:04:38 . Memory (MB): peak = 2343.703 ; gain = 205.586 ; free physical = 1638 ; free virtual = 4047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:33 ; elapsed = 00:05:46 . Memory (MB): peak = 2674.273 ; gain = 536.156 ; free physical = 122 ; free virtual = 1321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:34 ; elapsed = 00:05:48 . Memory (MB): peak = 2697.305 ; gain = 559.188 ; free physical = 139 ; free virtual = 1255
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:34 ; elapsed = 00:05:48 . Memory (MB): peak = 2705.312 ; gain = 567.195 ; free physical = 127 ; free virtual = 1248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:37 ; elapsed = 00:05:52 . Memory (MB): peak = 2705.312 ; gain = 567.195 ; free physical = 124 ; free virtual = 1191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:37 ; elapsed = 00:05:52 . Memory (MB): peak = 2705.312 ; gain = 567.195 ; free physical = 123 ; free virtual = 1191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:37 ; elapsed = 00:05:52 . Memory (MB): peak = 2705.312 ; gain = 567.195 ; free physical = 120 ; free virtual = 1190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:37 ; elapsed = 00:05:52 . Memory (MB): peak = 2705.312 ; gain = 567.195 ; free physical = 119 ; free virtual = 1190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:37 ; elapsed = 00:05:52 . Memory (MB): peak = 2705.312 ; gain = 567.195 ; free physical = 118 ; free virtual = 1190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:37 ; elapsed = 00:05:52 . Memory (MB): peak = 2705.312 ; gain = 567.195 ; free physical = 118 ; free virtual = 1189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     3|
|3     |LUT3 |    77|
|4     |LUT4 |     4|
|5     |LUT5 |     6|
|6     |LUT6 |    59|
|7     |FDRE |    55|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                   |Module                                          |Cells |
+------+-----------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                        |                                                |   206|
|2     |  inst                                                     |axi_dwidth_converter_v2_1_19_top                |   206|
|3     |    \gen_downsizer.gen_lite_downsizer.lite_downsizer_inst  |axi_dwidth_converter_v2_1_19_axi4lite_downsizer |   205|
+------+-----------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:37 ; elapsed = 00:05:52 . Memory (MB): peak = 2705.312 ; gain = 567.195 ; free physical = 116 ; free virtual = 1188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:21 ; elapsed = 00:05:33 . Memory (MB): peak = 2705.312 ; gain = 427.422 ; free physical = 152 ; free virtual = 1200
Synthesis Optimization Complete : Time (s): cpu = 00:04:38 ; elapsed = 00:05:54 . Memory (MB): peak = 2705.320 ; gain = 567.195 ; free physical = 138 ; free virtual = 1195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.164 ; gain = 0.000 ; free physical = 120 ; free virtual = 890
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:57 ; elapsed = 00:06:35 . Memory (MB): peak = 2748.164 ; gain = 1386.102 ; free physical = 173 ; free virtual = 945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.164 ; gain = 0.000 ; free physical = 167 ; free virtual = 942
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_ds_0_synth_1/zynq_soc_auto_ds_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zynq_soc_auto_ds_0, cache-ID = 7d9c524fcfd5d699
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.176 ; gain = 0.000 ; free physical = 119 ; free virtual = 916
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_ds_0_synth_1/zynq_soc_auto_ds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_soc_auto_ds_0_utilization_synth.rpt -pb zynq_soc_auto_ds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 11:50:29 2022...
