
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+145 (git sha1 59404f8ce, g++ 13.2.0-23ubuntu4 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: reg_file.sv
Parsing SystemVerilog input from `reg_file.sv' to AST representation.
Storing AST representation for module `$abstract\reg_file'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: reg_file_assertions.sv
Parsing SystemVerilog input from `reg_file_assertions.sv' to AST representation.
Storing AST representation for module `$abstract\reg_file_assertions'.
Successfully finished Verilog frontend.

3. Executing PREP pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_file_assertions'.
Generating RTLIL representation for module `\reg_file_assertions'.

3.2.1. Analyzing design hierarchy..
Top module:  \reg_file_assertions
Parameter \REG_DATA_WIDTH_POW = 6
Parameter \REG_MEM_DEPTH_POW = 5

3.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_file'.
Parameter \REG_DATA_WIDTH_POW = 6
Parameter \REG_MEM_DEPTH_POW = 5
Generating RTLIL representation for module `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file'.

3.2.3. Analyzing design hierarchy..
Top module:  \reg_file_assertions
Used module:     $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file

3.2.4. Analyzing design hierarchy..
Top module:  \reg_file_assertions
Used module:     $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file
Removing unused module `$abstract\reg_file_assertions'.
Removing unused module `$abstract\reg_file'.
Removed 2 unused modules.
Module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file directly or indirectly contains formal properties -> setting "keep" attribute.
Module reg_file_assertions directly or indirectly contains formal properties -> setting "keep" attribute.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$reg_file.sv:35$133 in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
Marked 2 switch rules as full_case in process $proc$reg_file_assertions.sv:70$19 in module reg_file_assertions.
Removed a total of 0 dead cases.

3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 88 assignments to connections.

3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\reg_file_assertions.$proc$reg_file_assertions.sv:0$65'.
  Set init value: \rs1_in_d = 5'00000
  Set init value: \rs2_in_d = 5'00000
  Set init value: \rd_in_d = 5'00000
  Set init value: \data_write_d = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \data_read1_d = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \data_read2_d = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \bit_written = 1'0
  Set init value: \was_reset = 1'0

3.3.5. Executing PROC_ARST pass (detect async resets in processes).

3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~11 debug messages>

3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
Creating decoders for process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:50$211'.
Creating decoders for process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
     1/39: $2$memwr$\registers$reg_file.sv:44$130_EN[63:0]$210
     2/39: $2$memwr$\registers$reg_file.sv:44$130_DATA[63:0]$209
     3/39: $2$memwr$\registers$reg_file.sv:44$130_ADDR[4:0]$208
     4/39: $1$fordecl_block$3.i[31:0]$170
     5/39: $1$memwr$\registers$reg_file.sv:40$129_EN[63:0]$202
     6/39: $1$memwr$\registers$reg_file.sv:40$128_EN[63:0]$201
     7/39: $1$memwr$\registers$reg_file.sv:40$127_EN[63:0]$200
     8/39: $1$memwr$\registers$reg_file.sv:40$126_EN[63:0]$199
     9/39: $1$memwr$\registers$reg_file.sv:40$125_EN[63:0]$198
    10/39: $1$memwr$\registers$reg_file.sv:40$124_EN[63:0]$197
    11/39: $1$memwr$\registers$reg_file.sv:40$123_EN[63:0]$196
    12/39: $1$memwr$\registers$reg_file.sv:40$122_EN[63:0]$195
    13/39: $1$memwr$\registers$reg_file.sv:40$121_EN[63:0]$194
    14/39: $1$memwr$\registers$reg_file.sv:40$120_EN[63:0]$193
    15/39: $1$memwr$\registers$reg_file.sv:40$119_EN[63:0]$192
    16/39: $1$memwr$\registers$reg_file.sv:40$118_EN[63:0]$191
    17/39: $1$memwr$\registers$reg_file.sv:40$117_EN[63:0]$190
    18/39: $1$memwr$\registers$reg_file.sv:40$116_EN[63:0]$189
    19/39: $1$memwr$\registers$reg_file.sv:40$115_EN[63:0]$188
    20/39: $1$memwr$\registers$reg_file.sv:40$114_EN[63:0]$187
    21/39: $1$memwr$\registers$reg_file.sv:40$113_EN[63:0]$186
    22/39: $1$memwr$\registers$reg_file.sv:40$112_EN[63:0]$185
    23/39: $1$memwr$\registers$reg_file.sv:40$111_EN[63:0]$184
    24/39: $1$memwr$\registers$reg_file.sv:40$110_EN[63:0]$183
    25/39: $1$memwr$\registers$reg_file.sv:40$109_EN[63:0]$182
    26/39: $1$memwr$\registers$reg_file.sv:40$108_EN[63:0]$181
    27/39: $1$memwr$\registers$reg_file.sv:40$107_EN[63:0]$180
    28/39: $1$memwr$\registers$reg_file.sv:40$106_EN[63:0]$179
    29/39: $1$memwr$\registers$reg_file.sv:40$105_EN[63:0]$178
    30/39: $1$memwr$\registers$reg_file.sv:40$104_EN[63:0]$177
    31/39: $1$memwr$\registers$reg_file.sv:40$103_EN[63:0]$176
    32/39: $1$memwr$\registers$reg_file.sv:40$102_EN[63:0]$175
    33/39: $1$memwr$\registers$reg_file.sv:40$101_EN[63:0]$174
    34/39: $1$memwr$\registers$reg_file.sv:40$100_EN[63:0]$173
    35/39: $1$memwr$\registers$reg_file.sv:40$99_EN[63:0]$172
    36/39: $1$memwr$\registers$reg_file.sv:40$98_EN[63:0]$171
    37/39: $1$memwr$\registers$reg_file.sv:44$130_EN[63:0]$205
    38/39: $1$memwr$\registers$reg_file.sv:44$130_DATA[63:0]$204
    39/39: $1$memwr$\registers$reg_file.sv:44$130_ADDR[4:0]$203
Creating decoders for process `\reg_file_assertions.$proc$reg_file_assertions.sv:0$65'.
Creating decoders for process `\reg_file_assertions.$proc$reg_file_assertions.sv:134$60'.
     1/1: $assert$reg_file_assertions.sv:136$61_EN
Creating decoders for process `\reg_file_assertions.$proc$reg_file_assertions.sv:127$56'.
     1/1: $assert$reg_file_assertions.sv:129$58_EN
Creating decoders for process `\reg_file_assertions.$proc$reg_file_assertions.sv:121$52'.
     1/1: $assert$reg_file_assertions.sv:123$54_EN
Creating decoders for process `\reg_file_assertions.$proc$reg_file_assertions.sv:114$42'.
     1/1: $assert$reg_file_assertions.sv:116$50_EN
Creating decoders for process `\reg_file_assertions.$proc$reg_file_assertions.sv:108$32'.
     1/1: $assert$reg_file_assertions.sv:110$40_EN
Creating decoders for process `\reg_file_assertions.$proc$reg_file_assertions.sv:100$27'.
     1/1: $assert$reg_file_assertions.sv:102$30_EN
Creating decoders for process `\reg_file_assertions.$proc$reg_file_assertions.sv:94$22'.
     1/1: $assert$reg_file_assertions.sv:96$25_EN
Creating decoders for process `\reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
     1/3: $0\bit_written[0:0]
     2/3: $0\was_reset[0:0]
     3/3: $0\data_write_d[63:0]
Creating decoders for process `\reg_file_assertions.$proc$reg_file_assertions.sv:59$5'.

3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$fordecl_block$1.i' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$66_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$67_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$68_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$69_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$70_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$71_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$72_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$73_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$74_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$75_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$76_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$77_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$78_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$79_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$80_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$81_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$82_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$83_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$84_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$85_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$86_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$87_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$88_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$89_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$90_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$91_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$92_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$93_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$94_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$95_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$96_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
No latch inferred for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:24$97_EN' from process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.

3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$fordecl_block$3.i' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$430' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$98_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$431' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$99_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$432' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$100_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$433' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$101_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$434' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$102_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$435' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$103_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$436' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$104_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$437' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$105_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$438' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$106_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$439' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$107_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$440' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$108_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$441' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$109_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$442' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$110_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$443' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$111_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$444' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$112_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$445' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$113_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$446' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$114_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$447' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$115_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$448' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$116_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$449' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$117_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$450' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$118_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$451' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$119_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$452' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$120_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$453' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$121_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$454' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$122_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$455' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$123_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$456' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$124_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$125_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$126_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$127_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$128_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:40$129_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:44$130_ADDR' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:44$130_DATA' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memwr$\registers$reg_file.sv:44$130_EN' using process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `\reg_file_assertions.\rs1_in_d' using process `\reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\reg_file_assertions.\rs2_in_d' using process `\reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `\reg_file_assertions.\rd_in_d' using process `\reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `\reg_file_assertions.\data_write_d' using process `\reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
  created $dff cell `$procdff$469' with positive edge clock.
Creating register for signal `\reg_file_assertions.\data_read1_d' using process `\reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
  created $dff cell `$procdff$470' with positive edge clock.
Creating register for signal `\reg_file_assertions.\data_read2_d' using process `\reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
  created $dff cell `$procdff$471' with positive edge clock.
Creating register for signal `\reg_file_assertions.\bit_written' using process `\reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
  created $dff cell `$procdff$472' with positive edge clock.
Creating register for signal `\reg_file_assertions.\was_reset' using process `\reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
  created $dff cell `$procdff$473' with positive edge clock.

3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:0$247'.
Removing empty process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:50$211'.
Found and cleaned up 2 empty switches in `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
Removing empty process `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$proc$reg_file.sv:35$133'.
Removing empty process `reg_file_assertions.$proc$reg_file_assertions.sv:0$65'.
Found and cleaned up 1 empty switch in `\reg_file_assertions.$proc$reg_file_assertions.sv:134$60'.
Removing empty process `reg_file_assertions.$proc$reg_file_assertions.sv:134$60'.
Found and cleaned up 1 empty switch in `\reg_file_assertions.$proc$reg_file_assertions.sv:127$56'.
Removing empty process `reg_file_assertions.$proc$reg_file_assertions.sv:127$56'.
Found and cleaned up 1 empty switch in `\reg_file_assertions.$proc$reg_file_assertions.sv:121$52'.
Removing empty process `reg_file_assertions.$proc$reg_file_assertions.sv:121$52'.
Found and cleaned up 1 empty switch in `\reg_file_assertions.$proc$reg_file_assertions.sv:114$42'.
Removing empty process `reg_file_assertions.$proc$reg_file_assertions.sv:114$42'.
Found and cleaned up 1 empty switch in `\reg_file_assertions.$proc$reg_file_assertions.sv:108$32'.
Removing empty process `reg_file_assertions.$proc$reg_file_assertions.sv:108$32'.
Found and cleaned up 1 empty switch in `\reg_file_assertions.$proc$reg_file_assertions.sv:100$27'.
Removing empty process `reg_file_assertions.$proc$reg_file_assertions.sv:100$27'.
Found and cleaned up 1 empty switch in `\reg_file_assertions.$proc$reg_file_assertions.sv:94$22'.
Removing empty process `reg_file_assertions.$proc$reg_file_assertions.sv:94$22'.
Found and cleaned up 2 empty switches in `\reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
Removing empty process `reg_file_assertions.$proc$reg_file_assertions.sv:70$19'.
Removing empty process `reg_file_assertions.$proc$reg_file_assertions.sv:59$5'.
Cleaned up 11 empty switches.

3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
<suppressed ~2 debug messages>
Optimizing module reg_file_assertions.
<suppressed ~10 debug messages>

3.4. Executing FUTURE pass.

3.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
Optimizing module reg_file_assertions.

3.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
Finding unused cells or wires in module \reg_file_assertions..
Removed 38 unused cells and 264 unused wires.
<suppressed ~40 debug messages>

3.7. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file...
Checking module reg_file_assertions...
Found and reported 0 problems.

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
Optimizing module reg_file_assertions.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file'.
Finding identical cells in module `\reg_file_assertions'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$285.
    dead port 1/2 on $mux $procmux$291.
    dead port 1/2 on $mux $procmux$297.
Running muxtree optimizer on module \reg_file_assertions..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 3 multiplexer ports.
<suppressed ~45 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
    Consolidated identical input bits for $mux cell $procmux$282:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$282_Y
      New ports: A=1'0, B=1'1, Y=$procmux$282_Y [0]
      New connections: $procmux$282_Y [63:1] = { $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] $procmux$282_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$303:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [63:1] = { $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] $0$memwr$\registers$reg_file.sv:40$129_EN[63:0]$166 [0] }
    Consolidated identical input bits for $mux cell $procmux$306:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [63:1] = { $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] $0$memwr$\registers$reg_file.sv:40$128_EN[63:0]$165 [0] }
    Consolidated identical input bits for $mux cell $procmux$309:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [63:1] = { $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] $0$memwr$\registers$reg_file.sv:40$127_EN[63:0]$164 [0] }
    Consolidated identical input bits for $mux cell $procmux$312:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [63:1] = { $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] $0$memwr$\registers$reg_file.sv:40$126_EN[63:0]$163 [0] }
    Consolidated identical input bits for $mux cell $procmux$315:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [63:1] = { $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] $0$memwr$\registers$reg_file.sv:40$125_EN[63:0]$162 [0] }
    Consolidated identical input bits for $mux cell $procmux$318:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [63:1] = { $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] $0$memwr$\registers$reg_file.sv:40$124_EN[63:0]$161 [0] }
    Consolidated identical input bits for $mux cell $procmux$321:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [63:1] = { $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] $0$memwr$\registers$reg_file.sv:40$123_EN[63:0]$160 [0] }
    Consolidated identical input bits for $mux cell $procmux$324:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [63:1] = { $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] $0$memwr$\registers$reg_file.sv:40$122_EN[63:0]$159 [0] }
    Consolidated identical input bits for $mux cell $procmux$327:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [63:1] = { $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] $0$memwr$\registers$reg_file.sv:40$121_EN[63:0]$158 [0] }
    Consolidated identical input bits for $mux cell $procmux$330:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [63:1] = { $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] $0$memwr$\registers$reg_file.sv:40$120_EN[63:0]$157 [0] }
    Consolidated identical input bits for $mux cell $procmux$333:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [63:1] = { $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] $0$memwr$\registers$reg_file.sv:40$119_EN[63:0]$156 [0] }
    Consolidated identical input bits for $mux cell $procmux$336:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [63:1] = { $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] $0$memwr$\registers$reg_file.sv:40$118_EN[63:0]$155 [0] }
    Consolidated identical input bits for $mux cell $procmux$339:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [63:1] = { $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] $0$memwr$\registers$reg_file.sv:40$117_EN[63:0]$154 [0] }
    Consolidated identical input bits for $mux cell $procmux$342:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [63:1] = { $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] $0$memwr$\registers$reg_file.sv:40$116_EN[63:0]$153 [0] }
    Consolidated identical input bits for $mux cell $procmux$345:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [63:1] = { $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] $0$memwr$\registers$reg_file.sv:40$115_EN[63:0]$152 [0] }
    Consolidated identical input bits for $mux cell $procmux$348:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [63:1] = { $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] $0$memwr$\registers$reg_file.sv:40$114_EN[63:0]$151 [0] }
    Consolidated identical input bits for $mux cell $procmux$351:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [63:1] = { $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] $0$memwr$\registers$reg_file.sv:40$113_EN[63:0]$150 [0] }
    Consolidated identical input bits for $mux cell $procmux$354:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [63:1] = { $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] $0$memwr$\registers$reg_file.sv:40$112_EN[63:0]$149 [0] }
    Consolidated identical input bits for $mux cell $procmux$357:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [63:1] = { $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] $0$memwr$\registers$reg_file.sv:40$111_EN[63:0]$148 [0] }
    Consolidated identical input bits for $mux cell $procmux$360:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [63:1] = { $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] $0$memwr$\registers$reg_file.sv:40$110_EN[63:0]$147 [0] }
    Consolidated identical input bits for $mux cell $procmux$363:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [63:1] = { $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] $0$memwr$\registers$reg_file.sv:40$109_EN[63:0]$146 [0] }
    Consolidated identical input bits for $mux cell $procmux$366:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [63:1] = { $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] $0$memwr$\registers$reg_file.sv:40$108_EN[63:0]$145 [0] }
    Consolidated identical input bits for $mux cell $procmux$369:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [63:1] = { $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] $0$memwr$\registers$reg_file.sv:40$107_EN[63:0]$144 [0] }
    Consolidated identical input bits for $mux cell $procmux$372:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [63:1] = { $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] $0$memwr$\registers$reg_file.sv:40$106_EN[63:0]$143 [0] }
    Consolidated identical input bits for $mux cell $procmux$375:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [63:1] = { $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] $0$memwr$\registers$reg_file.sv:40$105_EN[63:0]$142 [0] }
    Consolidated identical input bits for $mux cell $procmux$378:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [63:1] = { $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] $0$memwr$\registers$reg_file.sv:40$104_EN[63:0]$141 [0] }
    Consolidated identical input bits for $mux cell $procmux$381:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [63:1] = { $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] $0$memwr$\registers$reg_file.sv:40$103_EN[63:0]$140 [0] }
    Consolidated identical input bits for $mux cell $procmux$384:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [63:1] = { $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] $0$memwr$\registers$reg_file.sv:40$102_EN[63:0]$139 [0] }
    Consolidated identical input bits for $mux cell $procmux$387:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [63:1] = { $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] $0$memwr$\registers$reg_file.sv:40$101_EN[63:0]$138 [0] }
    Consolidated identical input bits for $mux cell $procmux$390:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [63:1] = { $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] $0$memwr$\registers$reg_file.sv:40$100_EN[63:0]$137 [0] }
    Consolidated identical input bits for $mux cell $procmux$393:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [63:1] = { $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] $0$memwr$\registers$reg_file.sv:40$99_EN[63:0]$136 [0] }
    Consolidated identical input bits for $mux cell $procmux$396:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0]
      New connections: $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [63:1] = { $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] $0$memwr$\registers$reg_file.sv:40$98_EN[63:0]$135 [0] }
  Optimizing cells in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
    Consolidated identical input bits for $mux cell $procmux$399:
      Old ports: A=$2$memwr$\registers$reg_file.sv:44$130_EN[63:0]$210, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169
      New ports: A=$procmux$282_Y [0], B=1'0, Y=$0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0]
      New connections: $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [63:1] = { $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] $0$memwr$\registers$reg_file.sv:44$130_EN[63:0]$169 [0] }
  Optimizing cells in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
  Optimizing cells in module \reg_file_assertions.
Performed a total of 34 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file'.
<suppressed ~93 debug messages>
Finding identical cells in module `\reg_file_assertions'.
Removed a total of 31 cells.

3.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
Finding unused cells or wires in module \reg_file_assertions..
Removed 0 unused cells and 39 unused wires.
<suppressed ~2 debug messages>

3.8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
Optimizing module reg_file_assertions.

3.8.8. Rerunning OPT passes. (Maybe there is more to do..)

3.8.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file_assertions..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

3.8.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
  Optimizing cells in module \reg_file_assertions.
Performed a total of 0 changes.

3.8.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file'.
Finding identical cells in module `\reg_file_assertions'.
Removed a total of 0 cells.

3.8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
Finding unused cells or wires in module \reg_file_assertions..

3.8.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
Optimizing module reg_file_assertions.

3.8.14. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$474 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$475 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$476 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$477 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$478 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$479 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$480 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$481 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$482 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$483 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$484 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$485 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$486 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$487 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$488 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$489 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$490 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$491 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$492 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$493 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$494 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$495 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$496 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$497 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$498 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$499 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$500 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$501 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$502 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$503 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$504 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$auto$proc_memwr.cc:45:proc_memwr$505 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$215 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$216 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$217 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$218 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$219 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$220 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$221 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$222 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$223 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$224 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$225 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$226 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$227 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$228 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$229 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$230 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$231 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$232 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$233 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$234 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$235 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$236 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$237 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$238 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$239 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$240 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$241 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$242 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$243 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$244 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$245 (registers).
Removed top 27 address bits (of 32) from memory init port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$meminit$\registers$reg_file.sv:24$246 (registers).
Removed top 27 address bits (of 32) from memory read port $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.$memrd$\registers$reg_file.sv:51$213 (registers).
Removed top 26 bits (of 32) from port B of cell reg_file_assertions.$lt$reg_file_assertions.sv:60$7 ($lt).
Removed top 26 bits (of 32) from port B of cell reg_file_assertions.$lt$reg_file_assertions.sv:61$9 ($lt).
Removed top 26 bits (of 32) from port B of cell reg_file_assertions.$lt$reg_file_assertions.sv:62$11 ($lt).
Removed top 30 bits (of 32) from port Y of cell reg_file_assertions.$add$reg_file_assertions.sv:64$13 ($add).
Removed top 30 bits (of 32) from port A of cell reg_file_assertions.$lt$reg_file_assertions.sv:64$14 ($lt).
Removed top 30 bits (of 32) from port B of cell reg_file_assertions.$lt$reg_file_assertions.sv:64$14 ($lt).
Removed top 30 bits (of 32) from wire reg_file_assertions.$add$reg_file_assertions.sv:64$13_Y.

3.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
Finding unused cells or wires in module \reg_file_assertions..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.11. Executing MEMORY_COLLECT pass (generating $mem cells).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
Optimizing module reg_file_assertions.

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file'.
Finding identical cells in module `\reg_file_assertions'.
Removed a total of 0 cells.

3.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
Finding unused cells or wires in module \reg_file_assertions..

3.12.4. Finished fast OPT passes.

3.13. Printing statistics.

=== $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file ===

   Number of wires:                 20
   Number of wire bits:            607
   Number of public wires:           9
   Number of public wire bits:     210
   Number of ports:                  9
   Number of port bits:            210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $check                          1
     $logic_and                      1
     $logic_not                      1
     $mem_v2                         1
     $mux                            7
     $reduce_bool                    1

=== reg_file_assertions ===

   Number of wires:                 58
   Number of wire bits:            524
   Number of public wires:          17
   Number of public wire bits:     419
   Number of ports:                  9
   Number of port bits:            210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 62
     $add                            1
     $check                         12
     $dff                            8
     $eq                            10
     $logic_and                      9
     $logic_not                      6
     $lt                             4
     $mux                           10
     $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file      1
     $reduce_bool                    1

=== design hierarchy ===

   reg_file_assertions               1
     $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file      1

   Number of wires:                 78
   Number of wire bits:           1131
   Number of public wires:          26
   Number of public wire bits:     629
   Number of ports:                 18
   Number of port bits:            420
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add                            1
     $check                         13
     $dff                            8
     $eq                            10
     $logic_and                     10
     $logic_not                      7
     $lt                             4
     $mem_v2                         1
     $mux                           17
     $reduce_bool                    2

3.14. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file...
Checking module reg_file_assertions...
Found and reported 0 problems.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \reg_file_assertions
Used module:     $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file

4.2. Analyzing design hierarchy..
Top module:  \reg_file_assertions
Used module:     $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file
Removed 0 unused modules.
Module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file directly or indirectly contains formal properties -> setting "keep" attribute.
Module reg_file_assertions directly or indirectly contains formal properties -> setting "keep" attribute.

5. Executing jny backend.

6. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: da176d6aea, CPU: user 0.11s system 0.01s, MEM: 20.90 MB peak
Yosys 0.45+145 (git sha1 59404f8ce, g++ 13.2.0-23ubuntu4 -fPIC -O3)
Time spent: 18% 5x opt_clean (0 sec), 18% 2x hierarchy (0 sec), ...
