0.7
2020.2
Nov 18 2020
09:47:47
N:/VLSI_Design_Lab/UART/UART.sim/sim_1/impl/timing/xsim/uart_lite_tb_time_impl.v,1739867653,verilog,,N:/VLSI_Design_Lab/UART/UART.srcs/sim_1/new/uart_lite_tb.v,,baud_rate_gen;glbl;uart_lite,,,,,,,,
,,,,,,uart_lite_tb,,,,,,,,
