<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.</li><li class="info_message">Info (119006): Selected device EP2C5T144C8 for design &quot;RESDMAC&quot;</li><li class="info_message">Info (21077): Low junction temperature is 0 degrees C</li><li class="info_message">Info (21077): High junction temperature is 85 degrees C</li><li class="info_message">Info (15535): Implemented PLL &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|pll&quot; as Cyclone II PLL type<ul><li class="info_message">Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 45 degrees (5000 ps) for PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 port</li><li class="info_message">Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (10000 ps) for PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 port</li><li class="info_message">Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (15000 ps) for PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 port</li></ul></li><li class="info_message">Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance</li><li class="info_message">Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices<ul><li class="info_message">Info (176445): Device EP2C5T144I8 is compatible</li><li class="info_message">Info (176445): Device EP2C8T144C8 is compatible</li><li class="info_message">Info (176445): Device EP2C8T144I8 is compatible</li></ul></li><li class="info_message">Info (169124): Fitter converted 3 user pins into dedicated programming pins<ul><li class="info_message">Info (169125): Pin ~ASDO~ is reserved at location 1</li><li class="info_message">Info (169125): Pin ~nCSO~ is reserved at location 2</li><li class="info_message">Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 76</li></ul></li><li class="info_message">Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.</li><li class="info_message">Info (332104): Reading SDC File: &apos;RESDMAC.sdc&apos;</li><li class="info_message">Info (332110): Deriving PLL clocks<ul><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 45.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[0]} {u_PLL|APLL_inst|altpll_component|pll|clk[0]}</li><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[1]} {u_PLL|APLL_inst|altpll_component|pll|clk[1]}</li><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 135.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[2]} {u_PLL|APLL_inst|altpll_component|pll|clk[2]}</li></ul></li><li class="info_message">Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements</li><li class="info_message">Info (332111): Found 4 clocks<ul><li class="info_message">Info (332111):   Period   Clock Name</li><li class="info_message">Info (332111): ======== ============</li><li class="info_message">Info (332111):   40.000         sclk</li><li class="info_message">Info (332111):   40.000 u_PLL|APLL_inst|altpll_component|pll|clk[0]</li><li class="info_message">Info (332111):   40.000 u_PLL|APLL_inst|altpll_component|pll|clk[1]</li><li class="info_message">Info (332111):   40.000 u_PLL|APLL_inst|altpll_component|pll|clk[2]</li></ul></li><li class="info_message">Info (176353): Automatically promoted node PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_1)<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3</li></ul></li><li class="info_message">Info (176353): Automatically promoted node PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_1)<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2</li></ul></li><li class="info_message">Info (176353): Automatically promoted node PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 (placed in counter C2 of PLL_1)<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1</li></ul></li><li class="info_message">Info (176353): Automatically promoted node SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0</li></ul></li><li class="info_message">Info (176233): Starting register packing</li><li class="info_message">Info (176235): Finished register packing<ul><li class="extra_info_message">Extra Info (176219): No registers were packed into other blocks</li></ul></li><li class="info_message">Info (128000): Starting physical synthesis optimizations for speed</li><li class="info_message">Info (128002): Starting physical synthesis algorithm register retiming</li><li class="info_message">Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division</li><li class="info_message">Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00</li><li class="info_message">Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00</li><li class="info_message">Info (170189): Fitter placement preparation operations beginning</li><li class="info_message">Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00</li><li class="info_message">Info (170191): Fitter placement operations beginning</li><li class="info_message">Info (170137): Fitter placement was successful</li><li class="info_message">Info (170192): Fitter placement operations ending: elapsed time is 00:00:01</li><li class="info_message">Info (128000): Starting physical synthesis optimizations for speed</li><li class="info_message">Info (128002): Starting physical synthesis algorithm register retiming</li><li class="info_message">Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division</li><li class="info_message">Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128002): Starting physical synthesis algorithm logic and register replication</li><li class="info_message">Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128002): Starting physical synthesis algorithm fanout splitting</li><li class="info_message">Info (128003): Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00</li><li class="info_message">Info (170193): Fitter routing operations beginning</li><li class="info_message">Info (170195): Router estimated average interconnect usage is 4% of the available device resources<ul><li class="info_message">Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14</li></ul></li><li class="info_message">Info (170194): Fitter routing operations ending: elapsed time is 00:00:01</li><li class="info_message">Info (11888): Total time spent on timing analysis during the Fitter is 0.22 seconds.</li><li class="info_message">Info (306004): Started post-fitting delay annotation</li><li class="info_message">Info (306005): Delay annotation completed successfully</li><li class="info_message">Info (306004): Started post-fitting delay annotation</li><li class="info_message">Info (306005): Delay annotation completed successfully</li><li class="info_message">Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00</li><li class="info_message">Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.</li><li class="info_message">Info (144001): Generated suppressed messages file C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg</li><li class="info_message">Info: Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings<ul><li class="info_message">Info: Peak virtual memory: 5369 megabytes</li><li class="info_message">Info: Processing ended: Sun Aug 27 14:19:49 2023</li><li class="info_message">Info: Elapsed time: 00:00:04</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:02</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
