<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_async
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_sync_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_sync_sync.v</a>
time_elapsed: 0.085s
ram usage: 11084 KB
</pre>
<pre class="log">

module bsg_sync_sync_1_unit (
	oclk_i,
	iclk_data_i,
	oclk_data_o
);
	input oclk_i;
	input [0:0] iclk_data_i;
	output [0:0] oclk_data_o;
	reg [0:0] bsg_SYNC_1_r;
	reg [0:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= iclk_data_i;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_sync_sync_2_unit (
	oclk_i,
	iclk_data_i,
	oclk_data_o
);
	input oclk_i;
	input [1:0] iclk_data_i;
	output [1:0] oclk_data_o;
	reg [1:0] bsg_SYNC_1_r;
	reg [1:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= iclk_data_i;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_sync_sync_3_unit (
	oclk_i,
	iclk_data_i,
	oclk_data_o
);
	input oclk_i;
	input [2:0] iclk_data_i;
	output [2:0] oclk_data_o;
	reg [2:0] bsg_SYNC_1_r;
	reg [2:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= iclk_data_i;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_sync_sync_4_unit (
	oclk_i,
	iclk_data_i,
	oclk_data_o
);
	input oclk_i;
	input [3:0] iclk_data_i;
	output [3:0] oclk_data_o;
	reg [3:0] bsg_SYNC_1_r;
	reg [3:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= iclk_data_i;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_sync_sync_5_unit (
	oclk_i,
	iclk_data_i,
	oclk_data_o
);
	input oclk_i;
	input [4:0] iclk_data_i;
	output [4:0] oclk_data_o;
	reg [4:0] bsg_SYNC_1_r;
	reg [4:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= iclk_data_i;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_sync_sync_6_unit (
	oclk_i,
	iclk_data_i,
	oclk_data_o
);
	input oclk_i;
	input [5:0] iclk_data_i;
	output [5:0] oclk_data_o;
	reg [5:0] bsg_SYNC_1_r;
	reg [5:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= iclk_data_i;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_sync_sync_7_unit (
	oclk_i,
	iclk_data_i,
	oclk_data_o
);
	input oclk_i;
	input [6:0] iclk_data_i;
	output [6:0] oclk_data_o;
	reg [6:0] bsg_SYNC_1_r;
	reg [6:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= iclk_data_i;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_sync_sync_8_unit (
	oclk_i,
	iclk_data_i,
	oclk_data_o
);
	input oclk_i;
	input [7:0] iclk_data_i;
	output [7:0] oclk_data_o;
	reg [7:0] bsg_SYNC_1_r;
	reg [7:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= iclk_data_i;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_sync_sync (
	oclk_i,
	iclk_data_i,
	oclk_data_o
);
	parameter width_p = &#34;inv&#34;;
	input oclk_i;
	input [(width_p - 1):0] iclk_data_i;
	output [(width_p - 1):0] oclk_data_o;
	genvar i;
	generate
		for (i = 0; (i &lt; (width_p / 8)); i = (i + 1)) begin : maxb
			bsg_sync_sync_8_unit bss8(
				.oclk_i(oclk_i),
				.iclk_data_i(iclk_data_i[(i * 8)+:8]),
				.oclk_data_o(oclk_data_o[(i * 8)+:8])
			);
		end
	endgenerate
	generate
		if (((width_p % 8) == 1)) begin : z
			bsg_sync_sync_1_unit bss(
				.oclk_i(oclk_i),
				.iclk_data_i(iclk_data_i[(width_p - 1)-:1]),
				.oclk_data_o(oclk_data_o[(width_p - 1)-:1])
			);
		end
		else if (((width_p % 8) == 2)) begin : z
			bsg_sync_sync_2_unit bss(
				.oclk_i(oclk_i),
				.iclk_data_i(iclk_data_i[(width_p - 1)-:2]),
				.oclk_data_o(oclk_data_o[(width_p - 1)-:2])
			);
		end
		else if (((width_p % 8) == 3)) begin : z
			bsg_sync_sync_3_unit bss(
				.oclk_i(oclk_i),
				.iclk_data_i(iclk_data_i[(width_p - 1)-:3]),
				.oclk_data_o(oclk_data_o[(width_p - 1)-:3])
			);
		end
		else if (((width_p % 8) == 4)) begin : z
			bsg_sync_sync_4_unit bss(
				.oclk_i(oclk_i),
				.iclk_data_i(iclk_data_i[(width_p - 1)-:4]),
				.oclk_data_o(oclk_data_o[(width_p - 1)-:4])
			);
		end
		else if (((width_p % 8) == 5)) begin : z
			bsg_sync_sync_5_unit bss(
				.oclk_i(oclk_i),
				.iclk_data_i(iclk_data_i[(width_p - 1)-:5]),
				.oclk_data_o(oclk_data_o[(width_p - 1)-:5])
			);
		end
		else if (((width_p % 8) == 6)) begin : z
			bsg_sync_sync_6_unit bss(
				.oclk_i(oclk_i),
				.iclk_data_i(iclk_data_i[(width_p - 1)-:6]),
				.oclk_data_o(oclk_data_o[(width_p - 1)-:6])
			);
		end
		else if (((width_p % 8) == 7)) begin : z
			bsg_sync_sync_7_unit bss(
				.oclk_i(oclk_i),
				.iclk_data_i(iclk_data_i[(width_p - 1)-:7]),
				.oclk_data_o(oclk_data_o[(width_p - 1)-:7])
			);
		end
	endgenerate
endmodule

</pre>
</body>