
---------- Begin Simulation Statistics ----------
host_inst_rate                                 228375                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380380                       # Number of bytes of host memory used
host_seconds                                    87.58                       # Real time elapsed on the host
host_tick_rate                              256712262                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022482                       # Number of seconds simulated
sim_ticks                                 22481717000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4692497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 27408.034433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22379.517139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4274297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11462040000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               418200                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            282632                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3033924000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135567                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55287.212209                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 57925.101429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2093160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10752146456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.085013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              194478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           122280                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4182076473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72198                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 30172.398298                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.073443                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           87904                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2652274500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6980135                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36257.522640                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 34731.549939                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6367457                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     22214186456                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.087775                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                612678                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             404912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7216000473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029765                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996896                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.821601                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6980135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36257.522640                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 34731.549939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6367457                       # number of overall hits
system.cpu.dcache.overall_miss_latency    22214186456                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.087775                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               612678                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            404912                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7216000473                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029765                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207765                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167870                       # number of replacements
system.cpu.dcache.sampled_refs                 168894                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.821601                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6430376                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525064486000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72160                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13069663                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 68013.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66189.130435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13069363                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20404000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  300                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                69                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15223500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        66500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56577.329004                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       399000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13069663                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 68013.333333                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66189.130435                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13069363                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20404000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   300                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 69                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15223500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206891                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.928055                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13069663                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 68013.333333                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66189.130435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13069363                       # number of overall hits
system.cpu.icache.overall_miss_latency       20404000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  300                       # number of overall misses
system.cpu.icache.overall_mshr_hits                69                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15223500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.928055                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13069363                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 83976.951358                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      8005438796                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 95329                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     85247.378827                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 96758.627816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        16635                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1422864000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.500840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      16691                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    7013                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       936430000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.290404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  9678                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135799                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       82605.356720                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  82597.636466                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         114704                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1742560000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.155340                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        21095                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6877                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1174208000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.104684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   14216                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64312.967587                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48463.162092                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2500037989                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38873                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1883908500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38873                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72160                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72160                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.471570                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169125                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        83772.402477                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   88333.389135                       # average overall mshr miss latency
system.l2.demand_hits                          131339                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3165424000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.223421                       # miss rate for demand accesses
system.l2.demand_misses                         37786                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      13890                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2110638000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.141280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    23894                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.320518                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.262807                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5251.374711                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4305.834179                       # Average occupied blocks per context
system.l2.overall_accesses                     169125                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       83772.402477                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  84850.044002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         131339                       # number of overall hits
system.l2.overall_miss_latency             3165424000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.223421                       # miss rate for overall accesses
system.l2.overall_misses                        37786                       # number of overall misses
system.l2.overall_mshr_hits                     13890                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       10116076796                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.704940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  119223                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.395305                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         37684                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        98204                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       218054                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           106494                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        13356                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         101163                       # number of replacements
system.l2.sampled_refs                         111941                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9557.208890                       # Cycle average of tags in use
system.l2.total_refs                           164729                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            45583                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31465896                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1653136                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1733630                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51155                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1739985                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1755494                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7528                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       214698                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11786647                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.851644                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.872612                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8858034     75.15%     75.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       735748      6.24%     81.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       576001      4.89%     86.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484075      4.11%     90.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       397177      3.37%     93.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        87182      0.74%     94.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        80277      0.68%     95.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       353455      3.00%     98.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       214698      1.82%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11786647                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51048                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6614107                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.349753                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.349753                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1278312                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7585                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21312526                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6815106                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3636870                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1158867                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56358                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4675555                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4488966                       # DTB hits
system.switch_cpus_1.dtb.data_misses           186589                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3476001                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3291861                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           184140                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199554                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197105                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2449                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1755494                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3065124                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7331835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        40245                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             25839480                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        679096                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.130060                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3065253                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1660664                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.914385                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12945514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.996018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.172870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8678829     67.04%     67.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580802      4.49%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          49421      0.38%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37500      0.29%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         443338      3.42%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43245      0.33%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         518107      4.00%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         805059      6.22%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1789213     13.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12945514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                552023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1026616                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73031                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.134192                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5961828                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1335485                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7676127                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14120806                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812567                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6237371                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.046176                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14320928                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61997                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        550661                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4851592                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       105009                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1845851                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16795497                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4626343                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       282624                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15308803                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1158867                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9739                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       959105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1581                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64236                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1907699                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       549464                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64236                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57229                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.740876                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.740876                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7648195     49.05%     49.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         3898      0.03%     49.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865494      5.55%     54.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3373      0.02%     54.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018641      6.53%     61.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          670      0.00%     61.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4701219     30.15%     91.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1349858      8.66%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15591429                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        57812                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003708                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          766      1.32%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          192      0.33%      1.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42988     74.36%     76.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            9      0.02%     76.03% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        13260     22.94%     98.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          597      1.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12945514                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.204389                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.847002                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7739637     59.79%     59.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1534619     11.85%     71.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       709213      5.48%     77.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1063445      8.21%     85.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       898833      6.94%     92.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       250486      1.93%     94.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       655067      5.06%     99.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        83827      0.65%     99.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        10387      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12945514                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.155131                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16722466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15591429                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6642562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10181                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3305210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3065154                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3065124                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985325                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998446                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4851592                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1845851                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13497537                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1016925                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21114                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6905714                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       242056                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        10034                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29421580                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     20827027                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14490547                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3601016                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1158867                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       262991                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7451084                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       456950                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  8287                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
