Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Oct 17 09:51:45 2017
| Host         : dsplab-OptiPlex-9020 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file MAIN_control_sets_placed.rpt
| Design       : MAIN
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    38 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           20 |
| No           | No                    | Yes                    |               9 |            8 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+----------------------------------------------------+------------------+----------------+
|          Clock Signal          | Enable Signal |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+----------------------------------------------------+------------------+----------------+
|  CLK_50_MHz_IBUF_BUFG          |               |                                                    |                1 |              1 |
|  Check_counter_mod_reg_i_1_n_0 |               | NewAddress                                         |                1 |              1 |
|  Done_changing                 |               | Receive_data_label/FSM_sequential_state_reg[0]_0   |                1 |              1 |
|  CLK_200k_Hz                   |               |                                                    |                3 |              4 |
|  CLK_200k_Hz                   |               | Receive_data_label/FSM_sequential_state[5]_i_2_n_0 |                8 |              9 |
|  CLK_50_MHz_IBUF_BUFG          |               | clear                                              |                4 |             16 |
| ~NewAddress_BUFG               |               |                                                    |               16 |             34 |
+--------------------------------+---------------+----------------------------------------------------+------------------+----------------+


