

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:32,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_QeXfdE
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_cXL1GK"
Running: cat _ptx_cXL1GK | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_GvI1rR
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_GvI1rR --output-file  /dev/null 2> _ptx_cXL1GKinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_cXL1GK _ptx2_GvI1rR _ptx_cXL1GKinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=92160 (inst/sec) elapsed = 0:0:00:01 / Sun Feb 28 21:44:37 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 248161 (ipc=248.2) sim_rate=124080 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:44:38 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=246736 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:44:39 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=305912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f6a400e9d10 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 305912 (inst/sec)
gpgpu_simulation_rate = 1968 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=319890 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:44:40 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=329451 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:44:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7404  inst.: 1835108 (ipc=611.6) sim_rate=305851 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:44:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 125, Miss_rate = 0.322, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1264
	L1D_total_cache_miss_rate = 0.2750
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f6a4047c340 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 1962 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=313858 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:44:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (890,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(891,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(191,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (957,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(958,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2550967 (ipc=714.2) sim_rate=318870 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:44:44 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1178,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(197,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1243,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1251,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1257,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1263,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1285,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1299,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1301,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1310,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1318,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1319,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1341,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1353,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1393,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1395,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1395,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1432,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1473,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1479,11774), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13274  inst.: 2753523 (ipc=611.2) sim_rate=305947 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:44:45 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2638,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2653,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2697,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3089,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3201,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3269,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3308,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3447,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3550,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3628,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3634,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3773,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3848,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3928,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3963,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4102,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4157,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4338,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4407,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4413,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4552,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4602,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4626,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4687,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4722,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4748,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4765,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4770,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5088,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5195,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5453,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 17274  inst.: 2762946 (ipc=168.4) sim_rate=276294 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:44:46 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5648,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5863,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5897,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5947,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6017,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6147,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6165,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6627,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6628
gpu_sim_insn = 926846
gpu_ipc =     139.8380
gpu_tot_sim_cycle = 18402
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     150.1792
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 888
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 224, Miss_rate = 0.343, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 197, Miss_rate = 0.324, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 215, Miss_rate = 0.341, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 760, Miss = 279, Miss_rate = 0.367, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 278, Miss_rate = 0.371, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[6]: Access = 732, Miss = 268, Miss_rate = 0.366, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 630, Miss = 220, Miss_rate = 0.349, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[8]: Access = 640, Miss = 217, Miss_rate = 0.339, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 198, Miss_rate = 0.329, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 155, Miss_rate = 0.297, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 208, Miss_rate = 0.328, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 548, Miss = 168, Miss_rate = 0.307, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 484, Miss = 129, Miss_rate = 0.267, Pending_hits = 276, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3082
	L1D_total_cache_miss_rate = 0.3315
	L1D_total_cache_pending_hits = 4413
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2035
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1047
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 249, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2035
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8949	W0_Idle:76215	W0_Scoreboard:130582	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16280 {8:2035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 276760 {136:2035,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18401 
mrq_lat_table:1231 	49 	85 	115 	49 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2229 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3257 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1478 	532 	38 	2 	0 	0 	0 	2 	9 	38 	944 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2216      2770      1513      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2294      2726      1404      3501      4194      3022      2126      2706       953      3251      1692      2628      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3022      2577      2641      5116      2334      4281      2783       907      1761      2028      2147      3860 
dram[3]:      1960      3229      2296      5079      1841      4679      2554      3174      4435      4213      2154       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3104      1360      1047      5478      2804      1459      4500      2775      1250      4445      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1526      3449      3504      1161       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        410       149       168       183       124       139       158       184       156       174       528       547       660       617       360       327
dram[1]:        112       124       159       130       159       138       127       184       187       123       511       595       600       575       326       477
dram[2]:        148       159       148       173       177       178       124       172       135       195       510       681       606       619       311       343
dram[3]:        188       143       174       174       186       187       141       184       172       132       557       638       597       546       353       332
dram[4]:        142       188       126       155       155       168       152       137       195       156      2432       512       555       618       473       347
dram[5]:        153       197       168       183       177       142       167       143       134       174       578       645       516       587       416       314
maximum mf latency per bank:
dram[0]:        282       281       282       280       261       267       268       283       270       277       294       284       321       301       268       277
dram[1]:        277       253       271       261       275       252       264       278       277       251       294       284       288       292       268       281
dram[2]:        268       251       287       279       270       277       252       295       267       282       277       282       313       288       268       268
dram[3]:        280       260       277       279       270       279       251       277       283       268       289       287       282       280       268       268
dram[4]:        259       278       257       277       278       292       251       269       277       262       281       285       317       319       282       287
dram[5]:        270       277       282       277       279       272       253       277       256       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23760 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03804
n_activity=3642 dram_eff=0.2537
bk0: 18a 24063i bk1: 14a 24094i bk2: 16a 24071i bk3: 10a 24149i bk4: 12a 24138i bk5: 10a 24186i bk6: 10a 24186i bk7: 10a 24156i bk8: 14a 24137i bk9: 12a 24139i bk10: 46a 24107i bk11: 56a 23959i bk12: 54a 24108i bk13: 48a 24104i bk14: 34a 24206i bk15: 40a 24117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0303442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23764 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03771
n_activity=3761 dram_eff=0.2436
bk0: 10a 24187i bk1: 6a 24228i bk2: 10a 24157i bk3: 2a 24251i bk4: 14a 24147i bk5: 10a 24206i bk6: 10a 24155i bk7: 32a 23920i bk8: 20a 24088i bk9: 14a 24167i bk10: 50a 24033i bk11: 50a 24005i bk12: 64a 24060i bk13: 56a 24017i bk14: 26a 24210i bk15: 28a 24168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.024333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23780 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03623
n_activity=3702 dram_eff=0.2377
bk0: 8a 24205i bk1: 8a 24223i bk2: 14a 24138i bk3: 16a 24087i bk4: 4a 24236i bk5: 14a 24138i bk6: 6a 24233i bk7: 16a 24084i bk8: 12a 24138i bk9: 32a 23935i bk10: 44a 24109i bk11: 46a 24077i bk12: 56a 24060i bk13: 50a 24050i bk14: 28a 24210i bk15: 32a 24206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0205863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23782 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03541
n_activity=3747 dram_eff=0.2295
bk0: 16a 24081i bk1: 8a 24194i bk2: 10a 24163i bk3: 10a 24170i bk4: 6a 24199i bk5: 6a 24202i bk6: 8a 24222i bk7: 12a 24151i bk8: 20a 24081i bk9: 20a 24095i bk10: 50a 24073i bk11: 50a 24023i bk12: 54a 24148i bk13: 60a 23982i bk14: 30a 24204i bk15: 24a 24228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0229331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23723 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03961
n_activity=3976 dram_eff=0.242
bk0: 14a 24152i bk1: 12a 24095i bk2: 4a 24229i bk3: 16a 24133i bk4: 18a 24091i bk5: 20a 24012i bk6: 10a 24204i bk7: 14a 24139i bk8: 12a 24104i bk9: 10a 24157i bk10: 52a 24055i bk11: 52a 24002i bk12: 58a 24006i bk13: 54a 24018i bk14: 40a 24121i bk15: 38a 24133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0392787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23748 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.0387
n_activity=3680 dram_eff=0.2554
bk0: 12a 24181i bk1: 20a 24055i bk2: 20a 24069i bk3: 14a 24137i bk4: 16a 24097i bk5: 10a 24176i bk6: 10a 24199i bk7: 18a 24086i bk8: 14a 24148i bk9: 10a 24176i bk10: 50a 24082i bk11: 44a 24091i bk12: 52a 24113i bk13: 50a 24071i bk14: 34a 24155i bk15: 38a 24145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0261034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 242, Miss = 100, Miss_rate = 0.413, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 6, Reservation_fails = 109
L2_cache_bank[3]: Access = 241, Miss = 99, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 202, Miss = 86, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 260, Miss = 107, Miss_rate = 0.412, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 227, Miss = 97, Miss_rate = 0.427, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 606, Miss = 104, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 245, Miss = 108, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 237, Miss = 104, Miss_rate = 0.439, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 229, Miss = 102, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3277
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3680
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11687
icnt_total_pkts_simt_to_mem=4444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97733
	minimum = 6
	maximum = 26
Network latency average = 7.75064
	minimum = 6
	maximum = 21
Slowest packet = 2883
Flit latency average = 6.74446
	minimum = 6
	maximum = 17
Slowest flit = 7923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Accepted packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Injected flit rate average = 0.0486321
	minimum = 0.0140314 (at node 14)
	maximum = 0.123114 (at node 23)
Accepted flit rate average= 0.0486321
	minimum = 0.0248944 (at node 19)
	maximum = 0.119946 (at node 23)
Injected packet length average = 2.24189
Accepted packet length average = 2.24189
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21282 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.72962 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.6443 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Accepted packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Injected flit rate average = 0.0317911 (3 samples)
	minimum = 0.00835677 (3 samples)
	maximum = 0.0777799 (3 samples)
Accepted flit rate average = 0.0317911 (3 samples)
	minimum = 0.0134519 (3 samples)
	maximum = 0.072945 (3 samples)
Injected packet size average = 2.4767 (3 samples)
Accepted packet size average = 2.4767 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1840 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18402)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(34,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(83,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (351,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(352,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (357,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(358,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(358,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (359,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (359,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(360,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(360,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (360,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(362,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (402,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(403,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (409,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(410,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (421,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(422,18402)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(67,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (433,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(434,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (448,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(449,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (473,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(474,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (483,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (483,18402), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(484,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(485,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (488,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(489,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (493,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(494,18402)
GPGPU-Sim uArch: cycles simulated: 18902  inst.: 3115330 (ipc=703.5) sim_rate=283211 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:44:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (505,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(506,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (507,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(508,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (510,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(511,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (519,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (519,18402), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(520,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(521,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (541,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(542,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (544,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(545,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (593,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(594,18402)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (627,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(628,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (677,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(678,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (686,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(687,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (692,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(693,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (696,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(697,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (700,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(701,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (714,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(715,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (793,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(794,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (794,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(795,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (801,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(802,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (849,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(850,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (867,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(868,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (959,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(960,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (967,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(968,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (976,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(977,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1045,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1046,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1975,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1976,18402)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(139,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2256,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2257,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2468,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2468,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2469,18402)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2469,18402)
GPGPU-Sim uArch: cycles simulated: 20902  inst.: 3278441 (ipc=205.9) sim_rate=273203 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:44:48 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2766,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2767,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2829,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2830,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2864,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2865,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2903,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2904,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2958,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2959,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3046,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3047,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3072,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3073,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3088,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3089,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3106,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3107,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3178,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3179,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3209,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3210,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3257,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3258,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3259,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3260,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3324,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3325,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3382,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3383,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3465,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3466,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3495,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3496,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3503,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3504,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3572,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3573,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3581,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3582,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3644,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3645,18402)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3682,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3683,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3818,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3819,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3928,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3929,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3986,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3987,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4003,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4004,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4152,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4153,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4169,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4170,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4181,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4182,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4225,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4226,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4239,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4240,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4291,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4292,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4348,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4349,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4372,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4373,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4396,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4397,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4432,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4433,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4439,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4440,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4453,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4454,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4491,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4492,18402)
GPGPU-Sim uArch: cycles simulated: 22902  inst.: 3424691 (ipc=146.9) sim_rate=263437 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:44:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4534,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4535,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4582,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4583,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4628,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4629,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4638,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4639,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4735,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4736,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4769,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4770,18402)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(186,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4824,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4825,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4849,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4850,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4877,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4878,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4972,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4973,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5078,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5079,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5130,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5131,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5136,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5137,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5244,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5245,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5351,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5352,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5370,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5371,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5424,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5425,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5442,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5443,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5473,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5474,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5475,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5476,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5484,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5485,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5534,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5535,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5612,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5613,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5628,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5629,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5740,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5741,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5812,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5813,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5832,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5833,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5836,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5837,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5838,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5839,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5942,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5943,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5944,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5945,18402)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(212,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 24402  inst.: 3549777 (ipc=131.0) sim_rate=253555 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:44:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6012,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6013,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6026,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6027,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6042,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6043,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6096,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6097,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6193,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6194,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6219,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6220,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6467,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6468,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6470,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6471,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6488,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6489,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6535,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6536,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6708,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6709,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6740,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6741,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6762,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6763,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7082,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7083,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7153,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7154,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7237,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7238,18402)
GPGPU-Sim uArch: cycles simulated: 25902  inst.: 3621114 (ipc=114.3) sim_rate=241407 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:44:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7598,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7599,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7920,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(7921,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8099,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8100,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8107,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8108,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8228,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8229,18402)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(233,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8262,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8263,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8412,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8413,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8854,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8855,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9209,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9210,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9428,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9429,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9438,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9439,18402)
GPGPU-Sim uArch: cycles simulated: 27902  inst.: 3675821 (ipc=96.0) sim_rate=229738 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:44:52 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9773,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9774,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10046,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(10047,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10152,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10153,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10265,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10266,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10451,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10452,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10564,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(10565,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10578,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10579,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10789,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(10790,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10996,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(10997,18402)
GPGPU-Sim uArch: cycles simulated: 29402  inst.: 3712887 (ipc=86.3) sim_rate=218405 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:44:53 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (11139,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(11140,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11146,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(11147,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11264,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11265,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (11340,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(11341,18402)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(247,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11843,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11844,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12001,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12002,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12193,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12194,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12399,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12433,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12438,18402), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 30902  inst.: 3761957 (ipc=79.9) sim_rate=208997 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:44:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12601,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12833,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12907,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12908,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12944,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12977,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13147,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13250,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13279,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13331,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13388,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13481,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13559,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13628,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13642,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13698,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13730,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13782,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13854,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14029,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14197,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14209,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14225,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14268,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14446,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14511,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14728,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14771,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14807,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14889,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14966,18402), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 33402  inst.: 3793959 (ipc=68.7) sim_rate=199682 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:44:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15409,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15730,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15753,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15771,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15773,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15826,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15840,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15985,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16078,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16109,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16141,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16338,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16426,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16620,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16630,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16777,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16901,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16938,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16961,18402), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 35402  inst.: 3817003 (ipc=62.0) sim_rate=190850 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:44:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17215,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17253,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17278,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17641,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17719,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17743,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17745,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17893,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17967,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18016,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18132,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18150,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18167,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18200,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(251,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18221,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18288,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18378,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18705,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18712,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18745,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18794,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18977,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18990,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19115,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19231,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19260,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19390,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19493,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19521,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19581,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19964,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19967,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20013,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20036,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20347,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21151,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21615,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 21616
gpu_sim_insn = 1078291
gpu_ipc =      49.8839
gpu_tot_sim_cycle = 40018
gpu_tot_sim_insn = 3841889
gpu_tot_ipc =      96.0040
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 2730
gpu_stall_icnt2sh    = 10566
gpu_total_sim_rate=192094

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149129
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3112, Miss = 1402, Miss_rate = 0.451, Pending_hits = 350, Reservation_fails = 6949
	L1D_cache_core[1]: Access = 3644, Miss = 1635, Miss_rate = 0.449, Pending_hits = 355, Reservation_fails = 8341
	L1D_cache_core[2]: Access = 3901, Miss = 1740, Miss_rate = 0.446, Pending_hits = 367, Reservation_fails = 7463
	L1D_cache_core[3]: Access = 3018, Miss = 1340, Miss_rate = 0.444, Pending_hits = 377, Reservation_fails = 4921
	L1D_cache_core[4]: Access = 3402, Miss = 1510, Miss_rate = 0.444, Pending_hits = 348, Reservation_fails = 6267
	L1D_cache_core[5]: Access = 3615, Miss = 1631, Miss_rate = 0.451, Pending_hits = 337, Reservation_fails = 7862
	L1D_cache_core[6]: Access = 4410, Miss = 2045, Miss_rate = 0.464, Pending_hits = 351, Reservation_fails = 8692
	L1D_cache_core[7]: Access = 3580, Miss = 1605, Miss_rate = 0.448, Pending_hits = 355, Reservation_fails = 8312
	L1D_cache_core[8]: Access = 3575, Miss = 1619, Miss_rate = 0.453, Pending_hits = 350, Reservation_fails = 7819
	L1D_cache_core[9]: Access = 2809, Miss = 1247, Miss_rate = 0.444, Pending_hits = 336, Reservation_fails = 5261
	L1D_cache_core[10]: Access = 3008, Miss = 1343, Miss_rate = 0.446, Pending_hits = 343, Reservation_fails = 6427
	L1D_cache_core[11]: Access = 3582, Miss = 1580, Miss_rate = 0.441, Pending_hits = 397, Reservation_fails = 8152
	L1D_cache_core[12]: Access = 3593, Miss = 1620, Miss_rate = 0.451, Pending_hits = 366, Reservation_fails = 8263
	L1D_cache_core[13]: Access = 3498, Miss = 1540, Miss_rate = 0.440, Pending_hits = 373, Reservation_fails = 7060
	L1D_cache_core[14]: Access = 4516, Miss = 2032, Miss_rate = 0.450, Pending_hits = 317, Reservation_fails = 9083
	L1D_total_cache_accesses = 53263
	L1D_total_cache_misses = 23889
	L1D_total_cache_miss_rate = 0.4485
	L1D_total_cache_pending_hits = 5322
	L1D_total_cache_reservation_fails = 110872
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 27255
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51174
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26775
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59698
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148131
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 281, 264, 150, 365, 150, 432, 236, 180, 361, 490, 350, 378, 490, 180, 395, 210, 210, 210, 210, 578, 481, 492, 307, 165, 503, 419, 589, 165, 165, 279, 408, 294, 266, 518, 311, 746, 462, 406, 180, 755, 135, 774, 417, 389, 249, 445, 221, 
gpgpu_n_tot_thrd_icount = 8517632
gpgpu_n_tot_w_icount = 266176
gpgpu_n_stall_shd_mem = 119750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8476
gpgpu_n_mem_write_global = 16667
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293072
gpgpu_n_store_insn = 18154
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537889
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116593
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:194475	W0_Idle:99754	W0_Scoreboard:333097	W1:113801	W2:23236	W3:5287	W4:972	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67808 {8:8476,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 666776 {40:16666,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1152736 {136:8476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133336 {8:16667,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 776 
averagemflatency = 301 
max_icnt2mem_latency = 614 
max_icnt2sh_latency = 40017 
mrq_lat_table:5020 	168 	249 	617 	447 	92 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8601 	15461 	1096 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6398 	981 	1369 	3603 	9319 	3545 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4714 	2976 	780 	21 	0 	0 	0 	2 	9 	38 	944 	10838 	4836 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        14        18        24        18        18        24        30        27        20        22        27        24        17        17 
dram[1]:        16        16        24        16        21        12        22        14        18        20        20        22        25        23        17        12 
dram[2]:        16        22        22        18        20        14        22        16        22        18        20        22        22        22        14        16 
dram[3]:        28         9        14        18        16        22        24        16        28        18        20        22        27        20        15        12 
dram[4]:        21        14        15        20        12        16        16        14        24        27        22        22        22        23        10        14 
dram[5]:         8        10        12        24        20        22        14        18        18        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2651      3572      5885      5037      3534      3468      4097      4312      6275      4100      4122      6132      4729      5238      2709      5699 
dram[1]:      2749      3131      3698      3501      4194      3327      3434      4678      3963      3753      5359      5092      3265      5397      5828      3946 
dram[2]:      2952      6001      4001      5940      3279      3869      3797      5116      3606      4281      5500      6503      5437      3408      2665      5525 
dram[3]:      1960      4075      2412      5079      2799      4679      4469      3174      4435      4213      4314      3860      2559      2120      2366      2901 
dram[4]:      3431      3872      3104      6480      3209      5478      3555      4220      4500      4143      3792      4445      2613      3364      3295      3222 
dram[5]:      2522      2766      3503      3434      3012      2904      4500      5000      4078      3504      3935      4987      2531      1785      5557      3117 
average row accesses per activate:
dram[0]:  6.090909  4.857143  4.352941  3.400000  4.823529  4.941176  3.608696  3.739130  4.555555  4.444445  3.916667  3.470588  6.285714  4.888889  3.545455  4.600000 
dram[1]:  4.500000  5.000000  5.692307  4.687500  5.166667  3.952381  4.000000  2.638889  3.640000  4.200000  3.333333  3.529412  5.428571  5.285714  4.200000  3.833333 
dram[2]:  6.000000  6.200000  3.416667  3.952381  3.260870  3.160000  3.541667  2.931035  4.285714  3.250000  4.833333  4.250000  3.461539  4.363636  5.375000  6.000000 
dram[3]:  5.333333  3.789474  3.071429  4.526316  6.600000  4.350000  6.750000  3.541667  4.789474  3.000000  3.000000  3.111111  5.285714  3.214286  4.500000  5.857143 
dram[4]:  4.000000  3.280000  5.846154  3.416667  3.416667  3.947368  4.190476  4.562500  3.615385  3.826087  3.777778  3.600000  3.214286  3.461539  4.100000  3.700000 
dram[5]:  4.294117  3.272727  4.250000  4.333333  3.260870  3.500000  3.653846  3.782609  4.400000  2.933333  4.571429  6.250000  4.333333  4.200000  5.375000  3.384615 
average row locality = 6599/1651 = 3.996972
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        45        56        53        53        53        57        54        50        38        51        44        44        39        46 
dram[1]:        42        38        44        47        58        53        52        63        59        56        48        49        38        37        42        46 
dram[2]:        45        34        52        52        46        50        52        56        56        60        46        45        45        47        43        42 
dram[3]:        47        41        55        55        37        55        51        54        61        69        52        47        37        45        45        41 
dram[4]:        43        52        43        53        54        47        58        45        63        56        57        44        45        45        41        37 
dram[5]:        45        47        52        49        46        52        65        54        58        59        52        42        39        42        43        44 
total reads: 4668
bank skew: 69/34 = 2.03
chip skew: 792/761 = 1.04
number of total write accesses:
dram[0]:        28        29        29        29        29        31        30        29        28        30         9         8         0         0         0         0 
dram[1]:        30        27        30        28        35        30        32        32        32        28        12        11         0         0         0         0 
dram[2]:        33        28        30        31        29        29        33        29        34        31        12         6         0         1         0         0 
dram[3]:        33        31        31        31        29        32        30        31        30        30        11         9         0         0         0         0 
dram[4]:        33        30        33        29        28        28        30        28        31        32        11        10         0         0         0         0 
dram[5]:        28        25        33        29        29        32        30        33        30        29        12         8         0         0         0         0 
total reads: 1931
min_bank_accesses = 0!
chip skew: 328/309 = 1.06
average mf latency per bank:
dram[0]:        488       428       464       419       464       440       445       467       544       579      1713      1721      2686      2725      2525      2116
dram[1]:        425       387       432       401       443       424       482       393       520       536      1516      1562      3510      3360      2049      2159
dram[2]:        476       520       441       449       432       443       526       444       518       508      1567      1742      2752      2758      2031      2399
dram[3]:        427       425       481       432       378       424       467       465       520       486      1414      1665      3286      2457      2115      2124
dram[4]:        538       429       505       503       541       444       546       512       595       489     23809      1640      3232      2557      2850      2561
dram[5]:        432       463       396       428       432       405       559       472       588       488      1412      1834      2890      2985      2320      2228
maximum mf latency per bank:
dram[0]:        650       614       599       725       672       572       657       612       599       624       588       608       644       590       594       636
dram[1]:        687       697       583       636       650       642       606       635       597       583       603       658       564       601       647       667
dram[2]:        663       653       636       649       680       680       619       578       673       559       706       638       660       581       598       667
dram[3]:        635       747       665       602       617       613       568       609       577       739       613       554       544       546       604       622
dram[4]:        708       570       772       586       705       632       725       595       739       576       754       597       739       565       707       558
dram[5]:        597       725       653       649       725       583       629       672       609       560       600       596       562       665       661       776

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52820 n_nop=50507 n_act=249 n_pre=233 n_req=1070 n_rd=1522 n_write=309 bw_util=0.06933
n_activity=15313 dram_eff=0.2391
bk0: 78a 51916i bk1: 78a 51919i bk2: 90a 51727i bk3: 112a 51487i bk4: 106a 51672i bk5: 106a 51499i bk6: 106a 51415i bk7: 114a 51499i bk8: 108a 51678i bk9: 100a 51663i bk10: 76a 52179i bk11: 102a 52015i bk12: 88a 52355i bk13: 88a 52264i bk14: 78a 52313i bk15: 92a 52278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0847785
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52820 n_nop=50425 n_act=270 n_pre=254 n_req=1099 n_rd=1544 n_write=327 bw_util=0.07084
n_activity=15977 dram_eff=0.2342
bk0: 84a 51713i bk1: 76a 51949i bk2: 88a 51897i bk3: 94a 51735i bk4: 116a 51568i bk5: 106a 51572i bk6: 104a 51496i bk7: 126a 51150i bk8: 118a 51389i bk9: 112a 51622i bk10: 96a 51927i bk11: 98a 51922i bk12: 76a 52403i bk13: 74a 52394i bk14: 84a 52347i bk15: 92a 52294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0790988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52820 n_nop=50406 n_act=281 n_pre=265 n_req=1097 n_rd=1542 n_write=326 bw_util=0.07073
n_activity=16136 dram_eff=0.2315
bk0: 90a 51776i bk1: 68a 52052i bk2: 104a 51513i bk3: 104a 51494i bk4: 92a 51505i bk5: 100a 51556i bk6: 104a 51507i bk7: 112a 51305i bk8: 112a 51489i bk9: 120a 51307i bk10: 92a 52023i bk11: 90a 52106i bk12: 90a 52220i bk13: 94a 52269i bk14: 86a 52389i bk15: 84a 52420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.092181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52820 n_nop=50372 n_act=276 n_pre=260 n_req=1120 n_rd=1584 n_write=328 bw_util=0.0724
n_activity=16226 dram_eff=0.2357
bk0: 94a 51670i bk1: 82a 51720i bk2: 110a 51295i bk3: 110a 51554i bk4: 74a 51764i bk5: 110a 51481i bk6: 102a 51831i bk7: 108a 51436i bk8: 122a 51667i bk9: 138a 51195i bk10: 104a 51842i bk11: 94a 51886i bk12: 74a 52456i bk13: 90a 52212i bk14: 90a 52313i bk15: 82a 52478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.101344
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52820 n_nop=50367 n_act=290 n_pre=274 n_req=1106 n_rd=1566 n_write=323 bw_util=0.07153
n_activity=16562 dram_eff=0.2281
bk0: 86a 51775i bk1: 104a 51580i bk2: 86a 51821i bk3: 106a 51594i bk4: 108a 51489i bk5: 94a 51629i bk6: 116a 51578i bk7: 90a 51725i bk8: 126a 51363i bk9: 112a 51345i bk10: 114a 51958i bk11: 88a 52002i bk12: 90a 52231i bk13: 90a 52159i bk14: 82a 52367i bk15: 74a 52412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.100284
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52820 n_nop=50370 n_act=285 n_pre=269 n_req=1107 n_rd=1578 n_write=318 bw_util=0.07179
n_activity=15907 dram_eff=0.2384
bk0: 90a 51732i bk1: 94a 51601i bk2: 104a 51688i bk3: 98a 51742i bk4: 92a 51486i bk5: 104a 51470i bk6: 130a 51312i bk7: 108a 51454i bk8: 116a 51541i bk9: 118a 51443i bk10: 104a 52063i bk11: 84a 52158i bk12: 78a 52376i bk13: 84a 52321i bk14: 86a 52406i bk15: 88a 52275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.102196

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1718, Miss = 365, Miss_rate = 0.212, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[1]: Access = 1777, Miss = 396, Miss_rate = 0.223, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1774, Miss = 383, Miss_rate = 0.216, Pending_hits = 9, Reservation_fails = 109
L2_cache_bank[3]: Access = 1684, Miss = 389, Miss_rate = 0.231, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1729, Miss = 385, Miss_rate = 0.223, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1750, Miss = 386, Miss_rate = 0.221, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1703, Miss = 385, Miss_rate = 0.226, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1682, Miss = 407, Miss_rate = 0.242, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6216, Miss = 404, Miss_rate = 0.065, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1731, Miss = 379, Miss_rate = 0.219, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1747, Miss = 400, Miss_rate = 0.229, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1707, Miss = 389, Miss_rate = 0.228, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 25218
L2_total_cache_misses = 4668
L2_total_cache_miss_rate = 0.1851
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2770
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14736
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1893
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=59392
icnt_total_pkts_simt_to_mem=41888
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.6634
	minimum = 6
	maximum = 409
Network latency average = 31.6672
	minimum = 6
	maximum = 338
Slowest packet = 16329
Flit latency average = 27.5068
	minimum = 6
	maximum = 337
Slowest flit = 48070
Fragmentation average = 0.0188004
	minimum = 0
	maximum = 150
Injected packet rate average = 0.0751878
	minimum = 0.0513509 (at node 9)
	maximum = 0.25953 (at node 23)
Accepted packet rate average = 0.0751878
	minimum = 0.0513509 (at node 9)
	maximum = 0.25953 (at node 23)
Injected flit rate average = 0.145895
	minimum = 0.0870189 (at node 9)
	maximum = 0.35557 (at node 23)
Accepted flit rate average= 0.145895
	minimum = 0.107698 (at node 15)
	maximum = 0.49505 (at node 23)
Injected packet length average = 1.94041
Accepted packet length average = 1.94041
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5755 (4 samples)
	minimum = 6 (4 samples)
	maximum = 132.25 (4 samples)
Network latency average = 14.464 (4 samples)
	minimum = 6 (4 samples)
	maximum = 106.5 (4 samples)
Flit latency average = 12.6099 (4 samples)
	minimum = 6 (4 samples)
	maximum = 103.25 (4 samples)
Fragmentation average = 0.0047001 (4 samples)
	minimum = 0 (4 samples)
	maximum = 37.5 (4 samples)
Injected packet rate average = 0.028424 (4 samples)
	minimum = 0.0181623 (4 samples)
	maximum = 0.0894046 (4 samples)
Accepted packet rate average = 0.028424 (4 samples)
	minimum = 0.0181623 (4 samples)
	maximum = 0.0894046 (4 samples)
Injected flit rate average = 0.0603171 (4 samples)
	minimum = 0.0280223 (4 samples)
	maximum = 0.147227 (4 samples)
Accepted flit rate average = 0.0603171 (4 samples)
	minimum = 0.0370134 (4 samples)
	maximum = 0.178471 (4 samples)
Injected packet size average = 2.12205 (4 samples)
Accepted packet size average = 2.12205 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 192094 (inst/sec)
gpgpu_simulation_rate = 2000 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40018)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,40018)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,40018)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,40018)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,40018)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,40018)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,40018)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(44,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(31,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(21,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 40518  inst.: 4145427 (ipc=607.1) sim_rate=197401 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:44:57 2016
GPGPU-Sim uArch: cycles simulated: 41018  inst.: 4156343 (ipc=314.5) sim_rate=188924 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:44:58 2016
GPGPU-Sim uArch: cycles simulated: 42518  inst.: 4174023 (ipc=132.9) sim_rate=181479 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:44:59 2016
GPGPU-Sim uArch: cycles simulated: 44018  inst.: 4191730 (ipc=87.5) sim_rate=174655 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:45:00 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(43,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 46018  inst.: 4222508 (ipc=63.4) sim_rate=168900 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:45:01 2016
GPGPU-Sim uArch: cycles simulated: 47518  inst.: 4243564 (ipc=53.6) sim_rate=163214 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:45:02 2016
GPGPU-Sim uArch: cycles simulated: 49018  inst.: 4264676 (ipc=47.0) sim_rate=157950 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:45:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9752,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9753,40018)
GPGPU-Sim uArch: cycles simulated: 50518  inst.: 4286126 (ipc=42.3) sim_rate=153075 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:45:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10519,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10520,40018)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10650,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10651,40018)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11099,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11100,40018)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(61,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11355,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11356,40018)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11387,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11388,40018)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11636,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11637,40018)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11648,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11649,40018)
GPGPU-Sim uArch: cycles simulated: 52018  inst.: 4316123 (ipc=39.5) sim_rate=148831 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:45:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12355,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12356,40018)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13027,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13028,40018)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13285,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13286,40018)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13337,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13338,40018)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13616,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13617,40018)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13724,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13725,40018)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13981,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13982,40018)
GPGPU-Sim uArch: cycles simulated: 54018  inst.: 4355623 (ipc=36.7) sim_rate=145187 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:45:06 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14872,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(14873,40018)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15100,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15101,40018)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15209,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15210,40018)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15449,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15450,40018)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15455,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15456,40018)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(18,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 55518  inst.: 4393335 (ipc=35.6) sim_rate=141720 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:45:07 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15537,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15538,40018)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15563,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15564,40018)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15579,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15580,40018)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16184,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16185,40018)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16250,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16251,40018)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16728,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16729,40018)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16864,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16865,40018)
GPGPU-Sim uArch: cycles simulated: 57018  inst.: 4431837 (ipc=34.7) sim_rate=138494 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:45:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17135,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17136,40018)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17473,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17474,40018)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17514,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17515,40018)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17611,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17612,40018)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17733,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17734,40018)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18293,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18294,40018)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18295,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18296,40018)
GPGPU-Sim uArch: cycles simulated: 58518  inst.: 4471955 (ipc=34.1) sim_rate=135513 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:45:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18584,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18585,40018)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18723,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(18724,40018)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(121,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 60018  inst.: 4506499 (ipc=33.2) sim_rate=132544 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:45:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21315,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21316,40018)
GPGPU-Sim uArch: cycles simulated: 61518  inst.: 4535717 (ipc=32.3) sim_rate=129591 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:45:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21622,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(21623,40018)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21634,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21635,40018)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22674,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22675,40018)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23215,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23216,40018)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23219,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23220,40018)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(93,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23418,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23419,40018)
GPGPU-Sim uArch: cycles simulated: 63518  inst.: 4589023 (ipc=31.8) sim_rate=127472 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:45:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23511,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(23512,40018)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23833,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23834,40018)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23974,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(23975,40018)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (24133,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(24134,40018)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24301,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(24302,40018)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24310,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24311,40018)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24476,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24477,40018)
GPGPU-Sim uArch: cycles simulated: 65018  inst.: 4634048 (ipc=31.7) sim_rate=125244 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:45:13 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25009,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25010,40018)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25290,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(25291,40018)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (25560,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(25561,40018)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(125,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (26180,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(26181,40018)
GPGPU-Sim uArch: cycles simulated: 66518  inst.: 4686909 (ipc=31.9) sim_rate=123339 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:45:14 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26777,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26778,40018)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (27379,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(27380,40018)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (27693,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(27694,40018)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (27852,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(27853,40018)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (27924,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(27925,40018)
GPGPU-Sim uArch: cycles simulated: 68018  inst.: 4733759 (ipc=31.9) sim_rate=121378 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:45:15 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (28548,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(28549,40018)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28612,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28613,40018)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28777,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(28778,40018)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(75,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29437,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(29438,40018)
GPGPU-Sim uArch: cycles simulated: 70018  inst.: 4799441 (ipc=31.9) sim_rate=119986 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:45:16 2016
GPGPU-Sim uArch: cycles simulated: 71518  inst.: 4838984 (ipc=31.7) sim_rate=118024 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:45:17 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (31587,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(31588,40018)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (31684,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(31685,40018)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (32440,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(32441,40018)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (32526,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(32527,40018)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(128,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32909,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32910,40018)
GPGPU-Sim uArch: cycles simulated: 73018  inst.: 4882781 (ipc=31.5) sim_rate=116256 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:45:18 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33528,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33529,40018)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (33580,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(33581,40018)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33924,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33925,40018)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34269,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34270,40018)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34322,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34323,40018)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (34768,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(34769,40018)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34843,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34844,40018)
GPGPU-Sim uArch: cycles simulated: 75018  inst.: 4947551 (ipc=31.6) sim_rate=115059 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:45:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35068,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(35069,40018)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35278,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35279,40018)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35326,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(35327,40018)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(167,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35571,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35572,40018)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (35723,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(35724,40018)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35732,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35733,40018)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35756,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35757,40018)
GPGPU-Sim uArch: cycles simulated: 76518  inst.: 5004074 (ipc=31.8) sim_rate=113728 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:45:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (37960,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(37961,40018)
GPGPU-Sim uArch: cycles simulated: 78018  inst.: 5047165 (ipc=31.7) sim_rate=112159 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:45:21 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (38096,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(38097,40018)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(151,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38461,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38462,40018)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38686,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(38687,40018)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39341,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(39342,40018)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39797,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(39798,40018)
GPGPU-Sim uArch: cycles simulated: 80018  inst.: 5108327 (ipc=31.7) sim_rate=111050 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:45:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40049,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(40050,40018)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40983,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(40984,40018)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(117,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41430,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41431,40018)
GPGPU-Sim uArch: cycles simulated: 81518  inst.: 5162019 (ipc=31.8) sim_rate=109830 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:45:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (43201,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(43202,40018)
GPGPU-Sim uArch: cycles simulated: 83518  inst.: 5218243 (ipc=31.6) sim_rate=108713 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:45:24 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(173,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (44957,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(44958,40018)
GPGPU-Sim uArch: cycles simulated: 85018  inst.: 5261208 (ipc=31.5) sim_rate=107371 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:45:25 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45271,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(45272,40018)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46471,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(46472,40018)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (46888,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(46889,40018)
GPGPU-Sim uArch: cycles simulated: 87018  inst.: 5329032 (ipc=31.6) sim_rate=106580 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:45:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (47266,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(47267,40018)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(100,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47398,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(47399,40018)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47806,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(47807,40018)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48440,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(48441,40018)
GPGPU-Sim uArch: cycles simulated: 88518  inst.: 5382970 (ipc=31.8) sim_rate=105548 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:45:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (48818,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(48819,40018)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (48956,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(48957,40018)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49439,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(49440,40018)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(181,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 90018  inst.: 5441018 (ipc=32.0) sim_rate=104634 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:45:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (50260,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(50261,40018)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (51542,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(51543,40018)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (51681,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(51682,40018)
GPGPU-Sim uArch: cycles simulated: 92018  inst.: 5510623 (ipc=32.1) sim_rate=103974 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:45:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (52281,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(52282,40018)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(124,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 93518  inst.: 5561077 (ipc=32.1) sim_rate=102982 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:45:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (53614,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(53615,40018)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (54002,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(54003,40018)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (54407,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(54408,40018)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (54675,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(54676,40018)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(134,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (55410,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(55411,40018)
GPGPU-Sim uArch: cycles simulated: 95518  inst.: 5631408 (ipc=32.2) sim_rate=102389 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:45:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55881,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(55882,40018)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (56108,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(56109,40018)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (56366,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(56367,40018)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (56797,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(56798,40018)
GPGPU-Sim uArch: cycles simulated: 97018  inst.: 5688387 (ipc=32.4) sim_rate=101578 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:45:32 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (57063,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(57064,40018)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (57498,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(57499,40018)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(186,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (58008,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(58009,40018)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (58018,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(58019,40018)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (58610,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(58611,40018)
GPGPU-Sim uArch: cycles simulated: 99018  inst.: 5776304 (ipc=32.8) sim_rate=101338 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:45:33 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(199,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (60415,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(60416,40018)
GPGPU-Sim uArch: cycles simulated: 100518  inst.: 5826141 (ipc=32.8) sim_rate=100450 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:45:34 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (60627,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(60628,40018)
GPGPU-Sim uArch: cycles simulated: 102518  inst.: 5902720 (ipc=33.0) sim_rate=100046 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:45:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (62662,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(62663,40018)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(207,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (62985,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(62986,40018)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (63639,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(63640,40018)
GPGPU-Sim uArch: cycles simulated: 104018  inst.: 5960028 (ipc=33.1) sim_rate=99333 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:45:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64519,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64520,40018)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (64872,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(64873,40018)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(209,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (65738,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(65739,40018)
GPGPU-Sim uArch: cycles simulated: 106018  inst.: 6037202 (ipc=33.3) sim_rate=98970 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:45:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (66169,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(66170,40018)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (66416,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(66417,40018)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (67197,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(67198,40018)
GPGPU-Sim uArch: cycles simulated: 107518  inst.: 6097776 (ipc=33.4) sim_rate=98351 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:45:38 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(133,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (68195,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(68196,40018)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (68564,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(68565,40018)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (68597,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(68598,40018)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (68705,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(68706,40018)
GPGPU-Sim uArch: cycles simulated: 109018  inst.: 6175649 (ipc=33.8) sim_rate=98026 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:45:39 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(183,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (69613,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(69614,40018)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (70924,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(70925,40018)
GPGPU-Sim uArch: cycles simulated: 111018  inst.: 6254656 (ipc=34.0) sim_rate=97729 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:45:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (71252,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(71253,40018)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(164,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (72490,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(72491,40018)
GPGPU-Sim uArch: cycles simulated: 112518  inst.: 6312760 (ipc=34.1) sim_rate=97119 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:45:41 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (73038,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(73039,40018)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (73378,40018), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(73379,40018)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (73768,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(73769,40018)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(222,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 114518  inst.: 6393762 (ipc=34.3) sim_rate=96875 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:45:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (74619,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(74620,40018)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (74727,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(74728,40018)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (75202,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(75203,40018)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (75355,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(75356,40018)
GPGPU-Sim uArch: cycles simulated: 116018  inst.: 6461431 (ipc=34.5) sim_rate=96439 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:45:43 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(177,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (76797,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(76798,40018)
GPGPU-Sim uArch: cycles simulated: 117518  inst.: 6523078 (ipc=34.6) sim_rate=95927 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:45:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (77750,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(77751,40018)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (77918,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(77919,40018)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (78158,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(78159,40018)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(232,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 119518  inst.: 6609645 (ipc=34.8) sim_rate=95791 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:45:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (79900,40018), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(79901,40018)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (80904,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(80905,40018)
GPGPU-Sim uArch: cycles simulated: 121018  inst.: 6663732 (ipc=34.8) sim_rate=95196 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:45:46 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(171,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (81848,40018), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(81849,40018)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (82172,40018), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(82173,40018)
GPGPU-Sim uArch: cycles simulated: 123018  inst.: 6746640 (ipc=35.0) sim_rate=95023 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:45:47 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(234,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (83819,40018), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(83820,40018)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (84169,40018), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(84170,40018)
GPGPU-Sim uArch: cycles simulated: 124518  inst.: 6809991 (ipc=35.1) sim_rate=94583 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:45:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (85182,40018), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(85183,40018)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (85269,40018), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(85270,40018)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(248,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (86370,40018), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(86371,40018)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (86421,40018), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(86422,40018)
GPGPU-Sim uArch: cycles simulated: 126518  inst.: 6894730 (ipc=35.3) sim_rate=94448 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:45:49 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (86580,40018), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(86581,40018)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (86684,40018), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(86685,40018)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (86798,40018), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(86799,40018)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (87269,40018), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(87270,40018)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(180,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 128018  inst.: 6971134 (ipc=35.6) sim_rate=94204 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:45:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (89181,40018), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(89182,40018)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (89489,40018), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 130018  inst.: 7048219 (ipc=35.6) sim_rate=93976 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:45:51 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(253,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (90646,40018), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (90921,40018), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (91133,40018), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 131518  inst.: 7104654 (ipc=35.7) sim_rate=93482 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:45:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (92318,40018), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (92563,40018), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(253,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 133518  inst.: 7184310 (ipc=35.7) sim_rate=93302 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:45:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (93508,40018), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (94737,40018), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 135018  inst.: 7242208 (ipc=35.8) sim_rate=92848 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:45:54 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(195,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (95177,40018), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (95334,40018), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (96004,40018), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (96288,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (96297,40018), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 136518  inst.: 7305451 (ipc=35.9) sim_rate=92474 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:45:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (96737,40018), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(208,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (97462,40018), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (97916,40018), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (98451,40018), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 138518  inst.: 7388221 (ipc=36.0) sim_rate=92352 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:45:56 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (98659,40018), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (98876,40018), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (99452,40018), 2 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(199,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (99672,40018), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (99899,40018), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (99955,40018), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (100300,40018), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 140518  inst.: 7482768 (ipc=36.2) sim_rate=92379 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:45:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (100873,40018), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (101477,40018), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(217,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (102198,40018), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (102349,40018), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 142518  inst.: 7568144 (ipc=36.4) sim_rate=92294 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:45:58 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (102827,40018), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (103185,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (103235,40018), 3 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(243,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (103678,40018), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 144018  inst.: 7640871 (ipc=36.5) sim_rate=92058 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:45:59 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (104339,40018), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (104462,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (104624,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (104943,40018), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (105278,40018), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(229,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (105994,40018), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 146518  inst.: 7741636 (ipc=36.6) sim_rate=92162 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:46:00 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (106645,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (107103,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (107976,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (108032,40018), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(227,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 148518  inst.: 7824813 (ipc=36.7) sim_rate=92056 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:46:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (108592,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (108679,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (108981,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (108983,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (109198,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (109998,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (110487,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (110521,40018), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(239,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (110969,40018), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 151018  inst.: 7925838 (ipc=36.8) sim_rate=92160 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:46:02 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (111153,40018), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (111495,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (112199,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (112217,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (112237,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (112481,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (112661,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (112753,40018), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 153018  inst.: 8006174 (ipc=36.9) sim_rate=92024 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:46:03 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(242,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (113224,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (113271,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (113954,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (114491,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (114629,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (115240,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (115336,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (115473,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (115710,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (115760,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(253,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 156018  inst.: 8109411 (ipc=36.8) sim_rate=92152 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:46:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (116615,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (116654,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (116657,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (116797,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (116855,40018), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (116864,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (116907,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (117462,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (117742,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (117751,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (117906,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (118122,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (118293,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (118296,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (118476,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (118852,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (118980,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (119198,40018), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (119461,40018), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 160518  inst.: 8177760 (ipc=36.0) sim_rate=91884 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:46:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (120561,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (120589,40018), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 120590
gpu_sim_insn = 4335871
gpu_ipc =      35.9555
gpu_tot_sim_cycle = 160608
gpu_tot_sim_insn = 8177760
gpu_tot_ipc =      50.9175
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 14051
gpu_stall_icnt2sh    = 64736
gpu_total_sim_rate=91884

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 478956
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 37529, Miss = 17125, Miss_rate = 0.456, Pending_hits = 429, Reservation_fails = 83731
	L1D_cache_core[1]: Access = 38879, Miss = 17632, Miss_rate = 0.454, Pending_hits = 430, Reservation_fails = 85362
	L1D_cache_core[2]: Access = 39609, Miss = 17951, Miss_rate = 0.453, Pending_hits = 447, Reservation_fails = 84659
	L1D_cache_core[3]: Access = 37231, Miss = 17084, Miss_rate = 0.459, Pending_hits = 453, Reservation_fails = 81392
	L1D_cache_core[4]: Access = 38438, Miss = 17500, Miss_rate = 0.455, Pending_hits = 425, Reservation_fails = 82642
	L1D_cache_core[5]: Access = 38577, Miss = 17501, Miss_rate = 0.454, Pending_hits = 418, Reservation_fails = 84066
	L1D_cache_core[6]: Access = 38176, Miss = 17457, Miss_rate = 0.457, Pending_hits = 427, Reservation_fails = 84102
	L1D_cache_core[7]: Access = 38911, Miss = 17628, Miss_rate = 0.453, Pending_hits = 433, Reservation_fails = 85521
	L1D_cache_core[8]: Access = 38998, Miss = 17751, Miss_rate = 0.455, Pending_hits = 421, Reservation_fails = 84322
	L1D_cache_core[9]: Access = 38069, Miss = 17276, Miss_rate = 0.454, Pending_hits = 413, Reservation_fails = 82219
	L1D_cache_core[10]: Access = 36630, Miss = 16561, Miss_rate = 0.452, Pending_hits = 425, Reservation_fails = 80078
	L1D_cache_core[11]: Access = 39927, Miss = 18144, Miss_rate = 0.454, Pending_hits = 469, Reservation_fails = 86297
	L1D_cache_core[12]: Access = 35174, Miss = 16023, Miss_rate = 0.456, Pending_hits = 441, Reservation_fails = 79753
	L1D_cache_core[13]: Access = 37467, Miss = 17076, Miss_rate = 0.456, Pending_hits = 447, Reservation_fails = 83122
	L1D_cache_core[14]: Access = 41428, Miss = 18789, Miss_rate = 0.454, Pending_hits = 401, Reservation_fails = 86134
	L1D_total_cache_accesses = 575043
	L1D_total_cache_misses = 261498
	L1D_total_cache_miss_rate = 0.4547
	L1D_total_cache_pending_hits = 6479
	L1D_total_cache_reservation_fails = 1253400
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 75951
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 301538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 217385
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75471
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1036015
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 477958
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1254, 1077, 907, 963, 1391, 1103, 1189, 1301, 1206, 1230, 1454, 1180, 1060, 1387, 851, 1241, 1135, 1146, 1163, 1107, 1475, 1462, 1400, 1259, 1179, 1484, 1478, 1357, 1090, 920, 1299, 1310, 1191, 1152, 1398, 1129, 1671, 1308, 1146, 1473, 1327, 662, 1329, 899, 1084, 776, 1000, 550, 
gpgpu_n_tot_thrd_icount = 28403424
gpgpu_n_tot_w_icount = 887607
gpgpu_n_stall_shd_mem = 1617280
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28970
gpgpu_n_mem_write_global = 238121
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 970359
gpgpu_n_store_insn = 357335
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 929540
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1614123
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2596171	W0_Idle:422854	W0_Scoreboard:501624	W1:252433	W2:109123	W3:66168	W4:43948	W5:32692	W6:27211	W7:23451	W8:21986	W9:19046	W10:18136	W11:16743	W12:14527	W13:13329	W14:12063	W15:11368	W16:8749	W17:8115	W18:6241	W19:5602	W20:4599	W21:3759	W22:3408	W23:3000	W24:2657	W25:2123	W26:1404	W27:933	W28:832	W29:279	W30:82	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 231760 {8:28970,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9535496 {40:237982,72:42,136:97,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3939920 {136:28970,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1904968 {8:238121,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 259 
maxdqlatency = 0 
maxmflatency = 1075 
averagemflatency = 265 
max_icnt2mem_latency = 645 
max_icnt2sh_latency = 160607 
mrq_lat_table:15510 	1399 	461 	1197 	1642 	324 	95 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153320 	110765 	3020 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8383 	2735 	14951 	157580 	73264 	10217 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12619 	11302 	4729 	332 	3 	0 	0 	2 	9 	38 	944 	10838 	33547 	130186 	62557 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	160 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        30        21        20        27        20        28        30        30        27        27        25        27        24        17        29 
dram[1]:        30        32        24        18        21        20        30        32        32        20        25        22        25        23        24        29 
dram[2]:        21        22        22        18        20        28        32        31        22        23        20        22        22        22        28        26 
dram[3]:        28        14        23        26        32        22        32        32        28        24        20        22        27        20        17        24 
dram[4]:        32        30        23        20        20        24        30        20        24        32        22        22        22        23        23        20 
dram[5]:        28        14        21        24        20        22        30        32        28        22        22        22        25        21        21        14 
maximum service time to same row:
dram[0]:     25714     30360     21797     25090     15973     16114     15652     19988     23838     22141     36464     35836     25547     21691     16734     15727 
dram[1]:     23474     18942     16683     33338     16607     20552     30222     31261     25013     51604     26170     34950     20775     20072     25277     19317 
dram[2]:     26069     25289     21350     25559     18110     22939     20435     22065     18420     19479     16655     19700     19552     22190     15444     20178 
dram[3]:     21026     16485     24747     20161     24674     20637     30865     36135     34843     45768     22035     21710     21635     24561     27129     17009 
dram[4]:     19660     22625     25848     23295     19618     19660     12307     21784     25828     18694     28203     31141     25940     20088     21169     19136 
dram[5]:     21016     18789     28501     23281     19878     22987     41860     45672     37594     37086     25890     23033     15767     20731     20274     15593 
average row accesses per activate:
dram[0]:  4.634146  4.720930  4.480000  3.870968  4.764706  5.133333  6.225000  4.446429  4.600000  4.860000  5.212121  4.710526  4.128205  4.146341  5.611111  5.228571 
dram[1]:  5.486486  6.838710  4.888889  4.000000  4.175438  3.915254  5.674418  3.869565  4.517857  4.375000  3.979167  4.195122  3.673913  3.489362  3.905660  3.500000 
dram[2]:  5.125000  4.622222  3.593750  4.372549  3.965517  4.127273  5.360000  5.220000  4.271186  4.015625  4.558139  4.692307  3.930233  3.800000  5.828571  5.135135 
dram[3]:  4.642857  4.500000  4.425532  5.552631  6.181818  4.755556  8.064516  5.756098  5.080000  4.177419  3.735849  3.775510  3.974359  4.714286  3.745455  3.888889 
dram[4]:  6.055555  5.275000  5.547619  3.807018  4.081967  4.734694  4.709091  6.909091  5.702127  5.976744  4.761905  4.536585  3.489362  3.553191  3.661017  3.058824 
dram[5]:  4.818182  3.741379  4.680851  4.235294  4.101695  4.680000  5.744186  5.666667  5.115385  3.859375  4.738095  4.971428  3.951220  3.644444  3.655172  4.019231 
average row locality = 20667/4572 = 4.520341
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       157       167       186       197       203       191       216       211       212       204       160       165       150       160       163       160 
dram[1]:       164       176       181       185       198       196       209       226       219       212       176       161       159       154       169       176 
dram[2]:       168       168       190       181       189       192       217       218       216       220       180       173       159       158       169       161 
dram[3]:       161       165       176       179       169       181       212       201       220       226       186       175       145       153       172       165 
dram[4]:       180       177       186       181       200       193       218       196       226       216       187       173       152       155       177       166 
dram[5]:       179       177       186       182       197       199       211       215       226       215       185       164       152       152       170       170 
total reads: 17671
bank skew: 226/145 = 1.56
chip skew: 2983/2886 = 1.03
number of total write accesses:
dram[0]:        33        36        38        43        40        40        33        38        41        39        12        14        11        10        39        23 
dram[1]:        39        36        39        39        40        35        35        41        34        33        15        11        10        10        38        48 
dram[2]:        37        40        40        42        41        35        51        43        36        37        16        10        10        13        35        29 
dram[3]:        34        33        32        32        35        33        38        35        34        33        12        10        10        12        34        45 
dram[4]:        38        34        47        36        49        39        41        32        42        41        13        13        12        12        39        42 
dram[5]:        33        40        34        34        45        35        36        40        40        32        14        10        10        12        42        39 
total reads: 2996
bank skew: 51/10 = 5.10
chip skew: 530/462 = 1.15
average mf latency per bank:
dram[0]:       2789      2600      2441      2181      2032      2021      1817      1845      1850      1943      7835      7858      7301      6989      1362      1447
dram[1]:       2532      2467      2362      2420      1991      2106      1877      1738      1871      1942      7011      8259      7086      7325      1244      1182
dram[2]:       2541      2544      2274      2353      2076      2155      1695      1759      1898      1826      6864      7826      7118      6477      1299      1435
dram[3]:       2597      2591      2553      2579      2280      2156      1850      1872      1892      1813      6856      7643      7631      6503      1277      1232
dram[4]:       2615      2506      2428      2420      2153      2079      1960      1960      1912      1785     43435      7775      8057      6656      1498      1265
dram[5]:       2407      2394      2395      2434      1948      2000      1809      1749      1755      1891      7269      8113      7274      6789      1233      1239
maximum mf latency per bank:
dram[0]:        650       616       725       725       672       661       657       749       695       653       692       680       950       818       716       728
dram[1]:        692       780       612       814       650       644       606       743       600       764       648       658       656       601       647       667
dram[2]:        663       653       773       649       698       680       695       629       705       777       752       854       756       878       598       667
dram[3]:        635       747       665       605       617       697       702       609       632       753       687       619       601       599       691       630
dram[4]:        771       926       772       586       824       717       782       628       739       621       871       918       886       829      1075       824
dram[5]:        597       725       653       693       725       654       642       674       698       617       742       600       588       713       772       776

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211998 n_nop=204200 n_act=715 n_pre=699 n_req=3392 n_rd=5804 n_write=580 bw_util=0.06023
n_activity=49362 dram_eff=0.2587
bk0: 314a 209689i bk1: 334a 209645i bk2: 372a 209198i bk3: 394a 208838i bk4: 406a 208958i bk5: 382a 209045i bk6: 432a 209211i bk7: 422a 208804i bk8: 424a 208819i bk9: 408a 209108i bk10: 320a 210007i bk11: 330a 209831i bk12: 300a 209705i bk13: 320a 209543i bk14: 326a 209480i bk15: 320a 209637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0979915
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211998 n_nop=203879 n_act=808 n_pre=792 n_req=3464 n_rd=5922 n_write=597 bw_util=0.0615
n_activity=52674 dram_eff=0.2475
bk0: 328a 209615i bk1: 352a 209854i bk2: 362a 209388i bk3: 370a 209072i bk4: 396a 209028i bk5: 392a 209004i bk6: 418a 209174i bk7: 452a 208464i bk8: 438a 208966i bk9: 424a 209035i bk10: 352a 209518i bk11: 322a 209813i bk12: 318a 209744i bk13: 308a 209698i bk14: 338a 209112i bk15: 352a 208662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0682884
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211998 n_nop=203928 n_act=778 n_pre=762 n_req=3474 n_rd=5918 n_write=612 bw_util=0.0616
n_activity=51287 dram_eff=0.2546
bk0: 336a 209557i bk1: 336a 209563i bk2: 380a 208763i bk3: 362a 209060i bk4: 378a 208643i bk5: 384a 209132i bk6: 434a 208381i bk7: 436a 208544i bk8: 432a 208825i bk9: 440a 208549i bk10: 360a 209559i bk11: 346a 209771i bk12: 318a 209851i bk13: 316a 209632i bk14: 338a 209540i bk15: 322a 209770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0928971
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211998 n_nop=204263 n_act=718 n_pre=702 n_req=3348 n_rd=5772 n_write=543 bw_util=0.05958
n_activity=50246 dram_eff=0.2514
bk0: 322a 209532i bk1: 330a 209562i bk2: 352a 209330i bk3: 358a 209649i bk4: 338a 209610i bk5: 362a 209433i bk6: 424a 209622i bk7: 402a 209433i bk8: 440a 209269i bk9: 452a 208815i bk10: 372a 209557i bk11: 350a 209538i bk12: 290a 209996i bk13: 306a 210057i bk14: 344a 209414i bk15: 330a 209143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0613921
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211998 n_nop=203880 n_act=767 n_pre=751 n_req=3513 n_rd=5966 n_write=634 bw_util=0.06226
n_activity=53673 dram_eff=0.2459
bk0: 360a 209665i bk1: 354a 209348i bk2: 372a 209456i bk3: 362a 209288i bk4: 400a 208675i bk5: 386a 208912i bk6: 436a 208749i bk7: 392a 209363i bk8: 452a 209103i bk9: 432a 209086i bk10: 374a 209746i bk11: 346a 209721i bk12: 304a 209793i bk13: 310a 209489i bk14: 354a 209091i bk15: 332a 208818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111581
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211998 n_nop=203891 n_act=786 n_pre=770 n_req=3476 n_rd=5960 n_write=591 bw_util=0.0618
n_activity=51842 dram_eff=0.2527
bk0: 358a 209428i bk1: 354a 208938i bk2: 372a 209395i bk3: 364a 209344i bk4: 394a 208611i bk5: 398a 209137i bk6: 422a 209192i bk7: 430a 208955i bk8: 452a 208991i bk9: 430a 208922i bk10: 370a 209769i bk11: 328a 210081i bk12: 304a 209928i bk13: 304a 209785i bk14: 340a 209043i bk15: 340a 209155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0703639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20289, Miss = 1447, Miss_rate = 0.071, Pending_hits = 16, Reservation_fails = 233
L2_cache_bank[1]: Access = 20532, Miss = 1455, Miss_rate = 0.071, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 20032, Miss = 1475, Miss_rate = 0.074, Pending_hits = 14, Reservation_fails = 109
L2_cache_bank[3]: Access = 20657, Miss = 1486, Miss_rate = 0.072, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 20068, Miss = 1488, Miss_rate = 0.074, Pending_hits = 10, Reservation_fails = 6
L2_cache_bank[5]: Access = 20253, Miss = 1471, Miss_rate = 0.073, Pending_hits = 13, Reservation_fails = 89
L2_cache_bank[6]: Access = 20278, Miss = 1441, Miss_rate = 0.071, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 20139, Miss = 1445, Miss_rate = 0.072, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 44037, Miss = 1526, Miss_rate = 0.035, Pending_hits = 14, Reservation_fails = 36
L2_cache_bank[9]: Access = 20287, Miss = 1457, Miss_rate = 0.072, Pending_hits = 16, Reservation_fails = 222
L2_cache_bank[10]: Access = 20507, Miss = 1506, Miss_rate = 0.073, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[11]: Access = 20087, Miss = 1474, Miss_rate = 0.073, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 267166
L2_total_cache_misses = 17671
L2_total_cache_miss_rate = 0.0661
L2_total_cache_pending_hits = 145
L2_total_cache_reservation_fails = 695
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 235686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2325
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=383316
icnt_total_pkts_simt_to_mem=505620
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.3505
	minimum = 6
	maximum = 558
Network latency average = 21.7102
	minimum = 6
	maximum = 473
Slowest packet = 52794
Flit latency average = 22.725
	minimum = 6
	maximum = 472
Slowest flit = 119244
Fragmentation average = 0.00218022
	minimum = 0
	maximum = 323
Injected packet rate average = 0.14862
	minimum = 0.121735 (at node 12)
	maximum = 0.313633 (at node 23)
Accepted packet rate average = 0.14862
	minimum = 0.121735 (at node 12)
	maximum = 0.313633 (at node 23)
Injected flit rate average = 0.241914
	minimum = 0.208326 (at node 17)
	maximum = 0.371316 (at node 23)
Accepted flit rate average= 0.241914
	minimum = 0.165685 (at node 12)
	maximum = 0.61316 (at node 23)
Injected packet length average = 1.62774
Accepted packet length average = 1.62774
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.9305 (5 samples)
	minimum = 6 (5 samples)
	maximum = 217.4 (5 samples)
Network latency average = 15.9132 (5 samples)
	minimum = 6 (5 samples)
	maximum = 179.8 (5 samples)
Flit latency average = 14.6329 (5 samples)
	minimum = 6 (5 samples)
	maximum = 177 (5 samples)
Fragmentation average = 0.00419613 (5 samples)
	minimum = 0 (5 samples)
	maximum = 94.6 (5 samples)
Injected packet rate average = 0.0524632 (5 samples)
	minimum = 0.0388768 (5 samples)
	maximum = 0.13425 (5 samples)
Accepted packet rate average = 0.0524632 (5 samples)
	minimum = 0.0388768 (5 samples)
	maximum = 0.13425 (5 samples)
Injected flit rate average = 0.0966365 (5 samples)
	minimum = 0.064083 (5 samples)
	maximum = 0.192045 (5 samples)
Accepted flit rate average = 0.0966365 (5 samples)
	minimum = 0.0627478 (5 samples)
	maximum = 0.265409 (5 samples)
Injected packet size average = 1.84199 (5 samples)
Accepted packet size average = 1.84199 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 29 sec (89 sec)
gpgpu_simulation_rate = 91884 (inst/sec)
gpgpu_simulation_rate = 1804 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,160608)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,160608)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,160608)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,160608)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,160608)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,160608)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,160608)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(51,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(39,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(68,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(29,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 161108  inst.: 8515203 (ipc=674.9) sim_rate=94613 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:46:06 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(51,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 162108  inst.: 8605011 (ipc=284.8) sim_rate=94560 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:46:07 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(12,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 163608  inst.: 8671307 (ipc=164.5) sim_rate=94253 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:46:08 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(7,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 165608  inst.: 8753360 (ipc=115.1) sim_rate=94122 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:46:09 2016
GPGPU-Sim uArch: cycles simulated: 167108  inst.: 8819033 (ipc=98.7) sim_rate=93819 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:46:10 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(11,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 168608  inst.: 8885708 (ipc=88.5) sim_rate=93533 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:46:11 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(10,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 170608  inst.: 8965754 (ipc=78.8) sim_rate=93393 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:46:12 2016
GPGPU-Sim uArch: cycles simulated: 172108  inst.: 9026120 (ipc=73.8) sim_rate=93052 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:46:13 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(36,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 173608  inst.: 9086163 (ipc=69.9) sim_rate=92715 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:46:14 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(20,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 175108  inst.: 9143640 (ipc=66.6) sim_rate=92360 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:46:15 2016
GPGPU-Sim uArch: cycles simulated: 176608  inst.: 9200627 (ipc=63.9) sim_rate=92006 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:46:16 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(16,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 177608  inst.: 9241844 (ipc=62.6) sim_rate=91503 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:46:17 2016
GPGPU-Sim uArch: cycles simulated: 179108  inst.: 9298872 (ipc=60.6) sim_rate=91165 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:46:18 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(38,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 180608  inst.: 9360269 (ipc=59.1) sim_rate=90876 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:46:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20858,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20859,160608)
GPGPU-Sim uArch: cycles simulated: 182108  inst.: 9424062 (ipc=58.0) sim_rate=90615 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:46:20 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(51,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22585,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22586,160608)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22897,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22898,160608)
GPGPU-Sim uArch: cycles simulated: 183608  inst.: 9493104 (ipc=57.2) sim_rate=90410 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:46:21 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23347,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23348,160608)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23481,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23482,160608)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(74,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23782,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23783,160608)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23924,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23925,160608)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24116,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24117,160608)
GPGPU-Sim uArch: cycles simulated: 185108  inst.: 9564214 (ipc=56.6) sim_rate=90228 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:46:22 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24842,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24843,160608)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24899,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24900,160608)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25298,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25299,160608)
GPGPU-Sim uArch: cycles simulated: 186108  inst.: 9612538 (ipc=56.3) sim_rate=89836 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:46:23 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(46,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25805,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25806,160608)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26571,160608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26572,160608)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26707,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26708,160608)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26937,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26938,160608)
GPGPU-Sim uArch: cycles simulated: 187608  inst.: 9683525 (ipc=55.8) sim_rate=89662 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:46:24 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(46,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 188608  inst.: 9726127 (ipc=55.3) sim_rate=89230 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:46:25 2016
GPGPU-Sim uArch: cycles simulated: 190108  inst.: 9792320 (ipc=54.7) sim_rate=89021 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:46:26 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(68,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 191608  inst.: 9859721 (ipc=54.3) sim_rate=88826 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:46:27 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(28,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 193108  inst.: 9933770 (ipc=54.0) sim_rate=88694 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:46:28 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33394,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33395,160608)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(71,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 194608  inst.: 10014137 (ipc=54.0) sim_rate=88620 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:46:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35383,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35384,160608)
GPGPU-Sim uArch: cycles simulated: 196108  inst.: 10083123 (ipc=53.7) sim_rate=88448 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:46:30 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(26,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36092,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36093,160608)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36138,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36139,160608)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36561,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36562,160608)
GPGPU-Sim uArch: cycles simulated: 197608  inst.: 10156628 (ipc=53.5) sim_rate=88318 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:46:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37127,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37128,160608)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37309,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37310,160608)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37669,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37670,160608)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(93,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38193,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38194,160608)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38216,160608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38217,160608)
GPGPU-Sim uArch: cycles simulated: 199108  inst.: 10233983 (ipc=53.4) sim_rate=88223 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:46:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38767,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38768,160608)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39022,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39023,160608)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(88,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 200108  inst.: 10292222 (ipc=53.5) sim_rate=87967 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:46:33 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39680,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39681,160608)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39984,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(39985,160608)
GPGPU-Sim uArch: cycles simulated: 201608  inst.: 10374747 (ipc=53.6) sim_rate=87921 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:46:34 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(100,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42125,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42126,160608)
GPGPU-Sim uArch: cycles simulated: 203108  inst.: 10453066 (ipc=53.5) sim_rate=87840 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:46:35 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(47,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 204608  inst.: 10531122 (ipc=53.5) sim_rate=87759 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:46:36 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(118,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 206108  inst.: 10597503 (ipc=53.2) sim_rate=87582 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:46:37 2016
GPGPU-Sim uArch: cycles simulated: 207608  inst.: 10670329 (ipc=53.0) sim_rate=87461 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:46:38 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(56,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 209108  inst.: 10739287 (ipc=52.8) sim_rate=87311 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:46:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (48717,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(48718,160608)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48787,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(48788,160608)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49100,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(49101,160608)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(46,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (49157,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(49158,160608)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (49798,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(49799,160608)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49882,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(49883,160608)
GPGPU-Sim uArch: cycles simulated: 210608  inst.: 10815938 (ipc=52.8) sim_rate=87225 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:46:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (50134,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(50135,160608)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50147,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50148,160608)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50226,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50227,160608)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (50465,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(50466,160608)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50808,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50809,160608)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(78,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (51494,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(51495,160608)
GPGPU-Sim uArch: cycles simulated: 212108  inst.: 10904588 (ipc=52.9) sim_rate=87236 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:46:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (51512,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(51513,160608)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (51678,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(51679,160608)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(68,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 213608  inst.: 10981990 (ipc=52.9) sim_rate=87158 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:46:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (54203,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(54204,160608)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (54221,160608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(54222,160608)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(135,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 215108  inst.: 11068481 (ipc=53.0) sim_rate=87153 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:46:43 2016
GPGPU-Sim uArch: cycles simulated: 216608  inst.: 11146868 (ipc=53.0) sim_rate=87084 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:46:44 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(132,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (57108,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(57109,160608)
GPGPU-Sim uArch: cycles simulated: 218108  inst.: 11221261 (ipc=52.9) sim_rate=86986 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:46:45 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (57835,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(57836,160608)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(70,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (58218,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(58219,160608)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (58302,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(58303,160608)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (58386,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(58387,160608)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (58468,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(58469,160608)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58577,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(58578,160608)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (58614,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(58615,160608)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (58702,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(58703,160608)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (58824,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(58825,160608)
GPGPU-Sim uArch: cycles simulated: 219608  inst.: 11312279 (ipc=53.1) sim_rate=87017 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:46:46 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (59256,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(59257,160608)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(138,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (59586,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(59587,160608)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (59788,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(59789,160608)
GPGPU-Sim uArch: cycles simulated: 220608  inst.: 11381725 (ipc=53.4) sim_rate=86883 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:46:47 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(102,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (61342,160608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(61343,160608)
GPGPU-Sim uArch: cycles simulated: 222108  inst.: 11464357 (ipc=53.4) sim_rate=86851 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:46:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (62592,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(62593,160608)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(146,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 223608  inst.: 11544637 (ipc=53.4) sim_rate=86801 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:46:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63939,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(63940,160608)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (63963,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(63964,160608)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (64332,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(64333,160608)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (64557,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(64558,160608)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (64642,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(64643,160608)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(146,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (64882,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(64883,160608)
GPGPU-Sim uArch: cycles simulated: 225608  inst.: 11646924 (ipc=53.4) sim_rate=86917 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:46:50 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (65338,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(65339,160608)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (65389,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(65390,160608)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (65652,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(65653,160608)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (65659,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(65660,160608)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (65884,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(65885,160608)
GPGPU-Sim uArch: cycles simulated: 226608  inst.: 11712460 (ipc=53.6) sim_rate=86758 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:46:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (66244,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(66245,160608)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(150,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (66792,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(66793,160608)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (66960,160608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(66961,160608)
GPGPU-Sim uArch: cycles simulated: 228108  inst.: 11797757 (ipc=53.6) sim_rate=86748 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:46:52 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (67777,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(67778,160608)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(152,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (68352,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(68353,160608)
GPGPU-Sim uArch: cycles simulated: 229608  inst.: 11886959 (ipc=53.8) sim_rate=86766 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:46:53 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (69159,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(69160,160608)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (69394,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(69395,160608)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (69404,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(69405,160608)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(85,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (69557,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(69558,160608)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (70228,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(70229,160608)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (70379,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(70380,160608)
GPGPU-Sim uArch: cycles simulated: 231108  inst.: 11978086 (ipc=53.9) sim_rate=86797 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:46:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (70558,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(70559,160608)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (70625,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(70626,160608)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(164,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (71287,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(71288,160608)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (71730,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(71731,160608)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (71754,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(71755,160608)
GPGPU-Sim uArch: cycles simulated: 232608  inst.: 12065882 (ipc=54.0) sim_rate=86804 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:46:55 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(165,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (73392,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(73393,160608)
GPGPU-Sim uArch: cycles simulated: 234108  inst.: 12141068 (ipc=53.9) sim_rate=86721 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:46:56 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (73644,160608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(73645,160608)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (74243,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(74244,160608)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (74380,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(74381,160608)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(170,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 235608  inst.: 12229048 (ipc=54.0) sim_rate=86730 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:46:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (75366,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(75367,160608)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (75396,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(75397,160608)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (75527,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(75528,160608)
GPGPU-Sim uArch: cycles simulated: 236608  inst.: 12290072 (ipc=54.1) sim_rate=86549 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:46:58 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (76149,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(76150,160608)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(112,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (76638,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(76639,160608)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (76703,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(76704,160608)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (76880,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(76881,160608)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (76926,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(76927,160608)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (77124,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(77125,160608)
GPGPU-Sim uArch: cycles simulated: 238108  inst.: 12377788 (ipc=54.2) sim_rate=86557 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:46:59 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (77575,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(77576,160608)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(184,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (78266,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(78267,160608)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (78882,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(78883,160608)
GPGPU-Sim uArch: cycles simulated: 239608  inst.: 12467323 (ipc=54.3) sim_rate=86578 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:47:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (79241,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(79242,160608)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(182,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (79731,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(79732,160608)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79921,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(79922,160608)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (80088,160608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(80089,160608)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (80129,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(80130,160608)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (80140,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(80141,160608)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (80206,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(80207,160608)
GPGPU-Sim uArch: cycles simulated: 241108  inst.: 12558416 (ipc=54.4) sim_rate=86609 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:47:01 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (80695,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(80696,160608)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (80960,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(80961,160608)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(189,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (81951,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(81952,160608)
GPGPU-Sim uArch: cycles simulated: 242608  inst.: 12633125 (ipc=54.3) sim_rate=86528 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:47:02 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (82341,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(82342,160608)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (82420,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(82421,160608)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (82575,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(82576,160608)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(155,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (83155,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(83156,160608)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (83266,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(83267,160608)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (83293,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(83294,160608)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (83365,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(83366,160608)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (83924,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(83925,160608)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (83927,160608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(83928,160608)
GPGPU-Sim uArch: cycles simulated: 244608  inst.: 12752787 (ipc=54.5) sim_rate=86753 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:47:03 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (84215,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(84216,160608)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(213,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (84695,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(84696,160608)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (84791,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(84792,160608)
GPGPU-Sim uArch: cycles simulated: 245608  inst.: 12812363 (ipc=54.5) sim_rate=86570 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:47:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (85028,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(85029,160608)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (85294,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(85295,160608)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (85346,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(85347,160608)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (85450,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(85451,160608)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(215,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (85905,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(85906,160608)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (86242,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(86243,160608)
GPGPU-Sim uArch: cycles simulated: 247108  inst.: 12904217 (ipc=54.6) sim_rate=86605 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:47:05 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (87080,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(87081,160608)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(154,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (87670,160608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(87671,160608)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (87788,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(87789,160608)
GPGPU-Sim uArch: cycles simulated: 248608  inst.: 12988634 (ipc=54.7) sim_rate=86590 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:47:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (88084,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(88085,160608)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (88487,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(88488,160608)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (88488,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(88489,160608)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (88504,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(88505,160608)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (88557,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(88558,160608)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (88759,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(88760,160608)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (88762,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(88763,160608)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (88807,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(88808,160608)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(217,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (89158,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(89159,160608)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (89385,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(89386,160608)
GPGPU-Sim uArch: cycles simulated: 250108  inst.: 13089850 (ipc=54.9) sim_rate=86687 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:47:07 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (89677,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(89678,160608)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (89748,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(89749,160608)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (89895,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(89896,160608)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (90233,160608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(90234,160608)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (90520,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(90521,160608)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (90538,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(90539,160608)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(197,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 251608  inst.: 13182667 (ipc=55.0) sim_rate=86728 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:47:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (91119,160608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(91120,160608)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (91156,160608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(91157,160608)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (91179,160608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(91180,160608)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (91876,160608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(91877,160608)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (91903,160608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(91904,160608)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(228,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (92036,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(92037,160608)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (92246,160608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(92247,160608)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (92247,160608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(92248,160608)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (92337,160608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(92338,160608)
GPGPU-Sim uArch: cycles simulated: 253108  inst.: 13294613 (ipc=55.3) sim_rate=86892 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:47:09 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (92551,160608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(92552,160608)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (92606,160608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(92607,160608)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (92699,160608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(92700,160608)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (92727,160608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(92728,160608)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (92779,160608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(92780,160608)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (92798,160608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(92799,160608)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (92885,160608), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(228,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (93243,160608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 254108  inst.: 13361862 (ipc=55.4) sim_rate=86765 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:47:10 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (93801,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (94185,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (94203,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (94466,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (94694,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (94706,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (94766,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (94838,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (94957,160608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 255608  inst.: 13439979 (ipc=55.4) sim_rate=86709 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:47:11 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(193,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (95059,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (95211,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (95296,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (95303,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (95382,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (95578,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (95712,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (95850,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (95884,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (95919,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (95939,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (96258,160608), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (96342,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (96598,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (96628,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (96700,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (96742,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (96803,160608), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(219,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (96871,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (96949,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (96977,160608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 257608  inst.: 13547657 (ipc=55.4) sim_rate=86843 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:47:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (97226,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (97382,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (97415,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (97478,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (97510,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (97517,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (97617,160608), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (97617,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (97658,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (97807,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (97836,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (97881,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (97899,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (97948,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (97995,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (98065,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (98099,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (98169,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (98202,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (98230,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (98294,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (98306,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (98341,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (98366,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (98457,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (98468,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (98473,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (98550,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (98561,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (98566,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (98613,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (98614,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (98675,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (98874,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (98913,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (98935,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (98954,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (98992,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 259608  inst.: 13619397 (ipc=55.0) sim_rate=86747 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:47:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (99028,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (99091,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (99156,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (99157,160608), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (99196,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (99203,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (99243,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (99364,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (99365,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (99394,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (99443,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (99596,160608), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (99624,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (99751,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (99776,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (99863,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (99881,160608), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (100160,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (100357,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (100538,160608), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 100539
gpu_sim_insn = 5450986
gpu_ipc =      54.2176
gpu_tot_sim_cycle = 261147
gpu_tot_sim_insn = 13628746
gpu_tot_ipc =      52.1880
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 30659
gpu_stall_icnt2sh    = 133361
gpu_total_sim_rate=86807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 786859
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 76481, Miss = 29838, Miss_rate = 0.390, Pending_hits = 512, Reservation_fails = 138057
	L1D_cache_core[1]: Access = 78898, Miss = 30531, Miss_rate = 0.387, Pending_hits = 522, Reservation_fails = 139805
	L1D_cache_core[2]: Access = 79141, Miss = 30817, Miss_rate = 0.389, Pending_hits = 531, Reservation_fails = 139145
	L1D_cache_core[3]: Access = 76941, Miss = 29950, Miss_rate = 0.389, Pending_hits = 538, Reservation_fails = 135671
	L1D_cache_core[4]: Access = 77398, Miss = 30351, Miss_rate = 0.392, Pending_hits = 515, Reservation_fails = 137002
	L1D_cache_core[5]: Access = 77854, Miss = 30344, Miss_rate = 0.390, Pending_hits = 505, Reservation_fails = 139048
	L1D_cache_core[6]: Access = 77373, Miss = 30222, Miss_rate = 0.391, Pending_hits = 514, Reservation_fails = 138538
	L1D_cache_core[7]: Access = 78270, Miss = 30455, Miss_rate = 0.389, Pending_hits = 520, Reservation_fails = 139988
	L1D_cache_core[8]: Access = 78070, Miss = 30513, Miss_rate = 0.391, Pending_hits = 505, Reservation_fails = 140263
	L1D_cache_core[9]: Access = 77363, Miss = 30218, Miss_rate = 0.391, Pending_hits = 489, Reservation_fails = 136807
	L1D_cache_core[10]: Access = 75397, Miss = 29240, Miss_rate = 0.388, Pending_hits = 508, Reservation_fails = 134896
	L1D_cache_core[11]: Access = 79381, Miss = 31053, Miss_rate = 0.391, Pending_hits = 560, Reservation_fails = 139366
	L1D_cache_core[12]: Access = 74936, Miss = 28866, Miss_rate = 0.385, Pending_hits = 537, Reservation_fails = 133801
	L1D_cache_core[13]: Access = 76183, Miss = 29781, Miss_rate = 0.391, Pending_hits = 536, Reservation_fails = 138068
	L1D_cache_core[14]: Access = 80740, Miss = 31568, Miss_rate = 0.391, Pending_hits = 483, Reservation_fails = 140631
	L1D_total_cache_accesses = 1164426
	L1D_total_cache_misses = 453747
	L1D_total_cache_miss_rate = 0.3897
	L1D_total_cache_pending_hits = 7775
	L1D_total_cache_reservation_fails = 2071086
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 117135
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 694784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 343830
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116655
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 404491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1727256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 785861
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2263, 2038, 1809, 1773, 2276, 1943, 2001, 2107, 2231, 2159, 2473, 2115, 1995, 2221, 1753, 1957, 2081, 1918, 2076, 1857, 2276, 2183, 2218, 2182, 2068, 2266, 2396, 2184, 1783, 1645, 2273, 2121, 2008, 1845, 2265, 1889, 2516, 2001, 2008, 2188, 1999, 1227, 1962, 1358, 1761, 1324, 1571, 1075, 
gpgpu_n_tot_thrd_icount = 46648800
gpgpu_n_tot_w_icount = 1457775
gpgpu_n_stall_shd_mem = 2878093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49256
gpgpu_n_mem_write_global = 412761
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1830081
gpgpu_n_store_insn = 672261
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1338671
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2874936
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4782718	W0_Idle:461628	W0_Scoreboard:689763	W1:352369	W2:164953	W3:105438	W4:76712	W5:60254	W6:52573	W7:45674	W8:42588	W9:39698	W10:36776	W11:33948	W12:29869	W13:26944	W14:23529	W15:21400	W16:16636	W17:15237	W18:13301	W19:12401	W20:11590	W21:12574	W22:12136	W23:13433	W24:12636	W25:12901	W26:11001	W27:7832	W28:5587	W29:2500	W30:820	W31:145	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 394048 {8:49256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16531720 {40:412484,72:83,136:194,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6698816 {136:49256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3302088 {8:412761,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 428 
maxdqlatency = 0 
maxmflatency = 1090 
averagemflatency = 267 
max_icnt2mem_latency = 645 
max_icnt2sh_latency = 261146 
mrq_lat_table:28396 	3034 	1070 	2296 	4120 	1097 	489 	405 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	265512 	189746 	6765 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11419 	4741 	28265 	278247 	122337 	17041 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18996 	19763 	9666 	839 	7 	0 	0 	2 	9 	38 	944 	10838 	33547 	130186 	237197 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	266 	256 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        30        28        21        28        23        32        32        32        28        31        25        43        36        38        30 
dram[1]:        32        34        30        32        30        30        30        32        32        20        28        29        44        35        24        29 
dram[2]:        33        24        32        32        28        28        32        32        30        32        22        22        37        42        28        26 
dram[3]:        28        32        30        31        32        25        32        32        28        25        25        30        35        44        20        25 
dram[4]:        32        32        32        31        32        32        32        32        32        32        25        32        36        43        31        22 
dram[5]:        31        32        32        29        32        33        32        32        28        24        32        32        35        39        26        32 
maximum service time to same row:
dram[0]:     25714     30360     33918     27846     20894     22244     40848     26158     23838     25959     36464     35836     25547     21691     16734     15727 
dram[1]:     30741     23475     32428     34697     33930     35056     30222     31261     25013     51604     26170     34950     29209     28390     25277     19317 
dram[2]:     30601     25289     32495     34687     33936     23359     39635     30215     30191     36027     18184     19700     20911     22190     15444     20403 
dram[3]:     21026     29491     32500     34720     33652     34794     30865     36135     34843     45768     22035     23502     21635     24561     27129     17009 
dram[4]:     22861     28212     32711     23447     29932     27784     24997     40252     29977     21637     28203     31141     25940     20804     21169     19136 
dram[5]:     22440     26158     34264     35273     24285     41469     41860     45672     37594     37086     25890     23033     29511     20731     26092     27048 
average row accesses per activate:
dram[0]:  4.415730  4.301075  3.870370  4.333333  4.333333  4.036364  5.341177  4.275229  5.076923  4.567010  5.915254  4.876712  5.236111  4.814815  5.315217  5.812500 
dram[1]:  5.671429  6.191176  5.024390  4.543478  3.745902  3.431818  4.789474  3.687023  3.913793  3.905172  4.831169  4.808219  4.935065  4.573171  4.513762  4.153226 
dram[2]:  4.625000  4.340659  4.670455  4.600000  4.201923  4.570000  5.888889  5.800000  4.183486  4.085470  4.383721  4.033333  5.485294  5.065790  5.358696  4.898990 
dram[3]:  4.835443  4.609195  5.050633  5.000000  5.200000  4.655914  5.597561  4.806452  4.549020  4.194690  3.808081  4.551282  4.506173  5.602941  3.837209  3.734848 
dram[4]:  6.161765  6.140625  4.733333  4.050505  4.272727  4.595960  4.211009  5.821918  6.025316  6.360000  4.833333  5.469697  4.506024  5.038961  4.072581  3.656934 
dram[5]:  4.878049  4.347826  4.449438  4.103093  3.663934  4.505155  5.385542  5.244186  4.532710  4.017857  5.352113  5.933333  4.341177  5.053333  4.290598  4.685714 
average row locality = 40979/8852 = 4.629349
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       330       335       352       358       376       359       401       403       405       393       333       336       322       337       361       354 
dram[1]:       332       352       349       355       375       376       398       417       409       403       348       331       328       326       364       374 
dram[2]:       341       334       356       351       361       376       412       406       407       420       352       342       328       328       364       359 
dram[3]:       329       334       340       346       343       361       402       392       407       419       358       343       315       324       371       362 
dram[4]:       351       338       351       343       374       371       403       381       413       410       358       344       323       331       372       365 
dram[5]:       345       337       344       343       366       370       393       394       421       403       357       340       318       324       369       366 
total reads: 34793
bank skew: 421/315 = 1.34
chip skew: 5837/5746 = 1.02
number of total write accesses:
dram[0]:        63        65        66        58        79        85        53        63        57        50        16        20        55        53       128       111 
dram[1]:        65        69        63        63        82        77        57        66        45        50        24        20        52        49       128       141 
dram[2]:        66        61        55        63        76        81        65        58        49        58        25        21        45        57       129       126 
dram[3]:        53        67        59        59        73        72        57        55        57        55        19        12        50        57       124       131 
dram[4]:        68        55        75        58        96        84        56        44        63        67        19        17        51        57       133       136 
dram[5]:        55        63        52        55        81        67        54        57        64        47        23        16        51        55       133       126 
total reads: 6186
bank skew: 141/12 = 11.75
chip skew: 1079/999 = 1.08
average mf latency per bank:
dram[0]:       1932      1903      2169      2263      2042      1987      2080      2002      1833      1941      6352      6523      5874      5639       839       852
dram[1]:       1887      1842      2299      2332      2034      2050      2029      1966      1896      1922      5900      6761      5718      5933       779       761
dram[2]:       1887      1885      2266      2201      2134      2024      1923      1948      1939      1829      5881      6566      5964      5377       790       838
dram[3]:       2017      1846      2342      2333      2170      2039      1986      2029      1819      1786      5851      6454      5995      5209       796       771
dram[4]:       2041      2020      2323      2321      2141      2038      2288      2130      2052      1744     37917      6551      6744      5305       966       794
dram[5]:       1830      1907      2313      2372      2018      2079      2019      1987      1727      1875      6163      6495      6062      5427       777       781
maximum mf latency per bank:
dram[0]:        650       641       725       725       672       661       698       749       773       737       765       695       950      1061       825       728
dram[1]:        692       780       771       814       797       679       744       758       672       764       648       658       692       750       688       791
dram[2]:        663       707       773       729       698       680       695       695       724       791       752       854      1010       963       662       828
dram[3]:        635       747       710       634       683       697       702       630       690       753       687       663       802       735       789       662
dram[4]:        885       926       872       710       898       717       782       646       760       676       871       918      1090       884      1076       874
dram[5]:        627       725       653       764       725       734       714       682       698       635       742       655       761       713       800       776

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344709 n_nop=328950 n_act=1440 n_pre=1424 n_req=6777 n_rd=11510 n_write=1385 bw_util=0.07482
n_activity=91873 dram_eff=0.2807
bk0: 660a 339679i bk1: 670a 339505i bk2: 704a 338845i bk3: 716a 339199i bk4: 752a 338356i bk5: 718a 338094i bk6: 802a 339097i bk7: 806a 338055i bk8: 810a 339096i bk9: 786a 338990i bk10: 666a 340721i bk11: 672a 340327i bk12: 644a 338948i bk13: 674a 338313i bk14: 722a 337701i bk15: 708a 337472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.223844
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344709 n_nop=328493 n_act=1566 n_pre=1550 n_req=6888 n_rd=11674 n_write=1426 bw_util=0.07601
n_activity=94678 dram_eff=0.2767
bk0: 664a 340198i bk1: 704a 339947i bk2: 698a 339714i bk3: 710a 339338i bk4: 750a 338149i bk5: 752a 337355i bk6: 796a 338560i bk7: 834a 337051i bk8: 818a 338799i bk9: 806a 338741i bk10: 696a 340133i bk11: 662a 340287i bk12: 656a 339284i bk13: 652a 339160i bk14: 728a 337501i bk15: 748a 336738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.169447
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344709 n_nop=328751 n_act=1459 n_pre=1443 n_req=6872 n_rd=11674 n_write=1382 bw_util=0.07575
n_activity=92960 dram_eff=0.2809
bk0: 682a 339547i bk1: 668a 339830i bk2: 712a 339342i bk3: 702a 339451i bk4: 722a 338604i bk5: 752a 338518i bk6: 824a 338676i bk7: 812a 338507i bk8: 814a 338858i bk9: 840a 337970i bk10: 704a 339814i bk11: 684a 339674i bk12: 656a 339221i bk13: 656a 338866i bk14: 728a 337721i bk15: 718a 337425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.195739
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344709 n_nop=328924 n_act=1476 n_pre=1460 n_req=6746 n_rd=11492 n_write=1357 bw_util=0.07455
n_activity=93406 dram_eff=0.2751
bk0: 658a 340057i bk1: 668a 339447i bk2: 680a 339454i bk3: 692a 339687i bk4: 686a 339169i bk5: 722a 339085i bk6: 804a 339273i bk7: 784a 338992i bk8: 814a 339288i bk9: 838a 338156i bk10: 716a 339807i bk11: 686a 340178i bk12: 630a 339068i bk13: 648a 339350i bk14: 742a 337319i bk15: 724a 337153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.161397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344709 n_nop=328758 n_act=1431 n_pre=1415 n_req=6907 n_rd=11656 n_write=1449 bw_util=0.07604
n_activity=97801 dram_eff=0.268
bk0: 702a 340179i bk1: 676a 339998i bk2: 702a 339643i bk3: 686a 339738i bk4: 748a 338217i bk5: 742a 338277i bk6: 806a 338634i bk7: 762a 339303i bk8: 826a 339278i bk9: 820a 339112i bk10: 716a 340381i bk11: 688a 340538i bk12: 646a 338732i bk13: 662a 338613i bk14: 744a 337059i bk15: 730a 336340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.227232
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344709 n_nop=328826 n_act=1480 n_pre=1464 n_req=6789 n_rd=11580 n_write=1359 bw_util=0.07507
n_activity=92049 dram_eff=0.2811
bk0: 690a 339719i bk1: 674a 339047i bk2: 688a 339695i bk3: 686a 339522i bk4: 732a 338022i bk5: 740a 338584i bk6: 786a 339228i bk7: 788a 338775i bk8: 842a 338316i bk9: 806a 338968i bk10: 714a 340312i bk11: 680a 340776i bk12: 636a 339326i bk13: 648a 339323i bk14: 738a 336630i bk15: 732a 337358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.194297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35091, Miss = 2880, Miss_rate = 0.082, Pending_hits = 62, Reservation_fails = 543
L2_cache_bank[1]: Access = 35546, Miss = 2875, Miss_rate = 0.081, Pending_hits = 49, Reservation_fails = 783
L2_cache_bank[2]: Access = 34861, Miss = 2903, Miss_rate = 0.083, Pending_hits = 64, Reservation_fails = 109
L2_cache_bank[3]: Access = 36265, Miss = 2934, Miss_rate = 0.081, Pending_hits = 54, Reservation_fails = 1
L2_cache_bank[4]: Access = 35098, Miss = 2921, Miss_rate = 0.083, Pending_hits = 55, Reservation_fails = 141
L2_cache_bank[5]: Access = 34944, Miss = 2916, Miss_rate = 0.083, Pending_hits = 57, Reservation_fails = 682
L2_cache_bank[6]: Access = 35201, Miss = 2865, Miss_rate = 0.081, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[7]: Access = 34755, Miss = 2881, Miss_rate = 0.083, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[8]: Access = 74730, Miss = 2945, Miss_rate = 0.039, Pending_hits = 60, Reservation_fails = 872
L2_cache_bank[9]: Access = 35183, Miss = 2883, Miss_rate = 0.082, Pending_hits = 66, Reservation_fails = 1107
L2_cache_bank[10]: Access = 35535, Miss = 2913, Miss_rate = 0.082, Pending_hits = 51, Reservation_fails = 77
L2_cache_bank[11]: Access = 34883, Miss = 2877, Miss_rate = 0.082, Pending_hits = 51, Reservation_fails = 72
L2_total_cache_accesses = 462092
L2_total_cache_misses = 34793
L2_total_cache_miss_rate = 0.0753
L2_total_cache_pending_hits = 670
L2_total_cache_reservation_fails = 4387
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3956
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 612
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3402
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.156
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=659386
icnt_total_pkts_simt_to_mem=875518
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.8529
	minimum = 6
	maximum = 461
Network latency average = 22.6057
	minimum = 6
	maximum = 369
Slowest packet = 538666
Flit latency average = 23.4617
	minimum = 6
	maximum = 368
Slowest flit = 1510348
Fragmentation average = 0.00609719
	minimum = 0
	maximum = 216
Injected packet rate average = 0.143616
	minimum = 0.127861 (at node 10)
	maximum = 0.305285 (at node 23)
Accepted packet rate average = 0.143616
	minimum = 0.127861 (at node 10)
	maximum = 0.305285 (at node 23)
Injected flit rate average = 0.237965
	minimum = 0.212773 (at node 22)
	maximum = 0.372244 (at node 23)
Accepted flit rate average= 0.237965
	minimum = 0.179085 (at node 13)
	maximum = 0.594018 (at node 23)
Injected packet length average = 1.65696
Accepted packet length average = 1.65696
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4175 (6 samples)
	minimum = 6 (6 samples)
	maximum = 258 (6 samples)
Network latency average = 17.0287 (6 samples)
	minimum = 6 (6 samples)
	maximum = 211.333 (6 samples)
Flit latency average = 16.1044 (6 samples)
	minimum = 6 (6 samples)
	maximum = 208.833 (6 samples)
Fragmentation average = 0.00451297 (6 samples)
	minimum = 0 (6 samples)
	maximum = 114.833 (6 samples)
Injected packet rate average = 0.0676553 (6 samples)
	minimum = 0.0537075 (6 samples)
	maximum = 0.162756 (6 samples)
Accepted packet rate average = 0.0676553 (6 samples)
	minimum = 0.0537075 (6 samples)
	maximum = 0.162756 (6 samples)
Injected flit rate average = 0.120191 (6 samples)
	minimum = 0.0888647 (6 samples)
	maximum = 0.222078 (6 samples)
Accepted flit rate average = 0.120191 (6 samples)
	minimum = 0.0821373 (6 samples)
	maximum = 0.320177 (6 samples)
Injected packet size average = 1.77652 (6 samples)
Accepted packet size average = 1.77652 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 37 sec (157 sec)
gpgpu_simulation_rate = 86807 (inst/sec)
gpgpu_simulation_rate = 1663 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,261147)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,261147)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,261147)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,261147)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,261147)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,261147)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,261147)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(23,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(11,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(83,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(42,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 261647  inst.: 13933450 (ipc=609.4) sim_rate=88186 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:47:14 2016
GPGPU-Sim uArch: cycles simulated: 262147  inst.: 13949449 (ipc=320.7) sim_rate=87732 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:47:15 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(27,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 264147  inst.: 14010610 (ipc=127.3) sim_rate=87566 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:47:16 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3444,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3445,261147)
GPGPU-Sim uArch: cycles simulated: 265147  inst.: 14071131 (ipc=110.6) sim_rate=87398 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:47:17 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4216,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4217,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4295,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4296,261147)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4356,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4357,261147)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4414,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4415,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4432,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4433,261147)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(60,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4452,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4453,261147)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4550,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4551,261147)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4597,261147), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4598,261147)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4693,261147), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4694,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4712,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4713,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4716,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4717,261147)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4735,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4736,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4813,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4814,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4829,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4830,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4885,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4886,261147)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4936,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4937,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4980,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4981,261147)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5018,261147), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5019,261147)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5043,261147), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5044,261147)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(32,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5265,261147), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5266,261147)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5294,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5295,261147)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5384,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5385,261147)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5407,261147), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5408,261147)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5426,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5427,261147)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5464,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5465,261147)
GPGPU-Sim uArch: cycles simulated: 266647  inst.: 14230556 (ipc=109.4) sim_rate=87842 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:47:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5650,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5651,261147)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5658,261147), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5659,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5807,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5808,261147)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5944,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5945,261147)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(50,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6012,261147), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6013,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6093,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6094,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6228,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6229,261147)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6243,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6244,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6270,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6271,261147)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6310,261147), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6311,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6340,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6341,261147)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6355,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6356,261147)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6389,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6390,261147)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6419,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6420,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6430,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6431,261147)
GPGPU-Sim uArch: cycles simulated: 267647  inst.: 14375146 (ipc=114.8) sim_rate=88191 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:47:19 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(72,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6626,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6627,261147)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6660,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6661,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6686,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6687,261147)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6766,261147), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6767,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6796,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6797,261147)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6804,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6805,261147)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6812,261147), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6813,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6813,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6814,261147)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6855,261147), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6856,261147)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6856,261147), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6857,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6884,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6885,261147)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6903,261147), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(6904,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6916,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6917,261147)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6970,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6971,261147)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7002,261147), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7003,261147)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7030,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(7031,261147)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7040,261147), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(7041,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7054,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7055,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7092,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(7093,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7110,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7111,261147)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7113,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7114,261147)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(131,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7139,261147), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(7140,261147)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7193,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7194,261147)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7199,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7200,261147)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7232,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7233,261147)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7256,261147), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(7257,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7295,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7296,261147)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7341,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7342,261147)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7352,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7353,261147)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7402,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7403,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7426,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7427,261147)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7468,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7469,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7488,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7489,261147)
GPGPU-Sim uArch: cycles simulated: 268647  inst.: 14550099 (ipc=122.8) sim_rate=88720 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:47:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7648,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7649,261147)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7666,261147), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7667,261147)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7705,261147), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(7706,261147)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(164,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7753,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7754,261147)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7787,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7788,261147)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7796,261147), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7797,261147)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7806,261147), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7807,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7821,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(7822,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7830,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7831,261147)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7920,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(7921,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7926,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7927,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7935,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(7936,261147)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7937,261147), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7938,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7956,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7957,261147)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7986,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7987,261147)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8044,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(8045,261147)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8067,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8068,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8079,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8080,261147)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8130,261147), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8131,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8132,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8133,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8154,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8155,261147)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8163,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8164,261147)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8232,261147), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8233,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8248,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8249,261147)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8267,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8268,261147)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(182,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8314,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(8315,261147)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8331,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8332,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8340,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8341,261147)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8342,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8343,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8388,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8389,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8393,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8393,261147), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8394,261147)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8395,261147)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8399,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8400,261147)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8479,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8480,261147)
GPGPU-Sim uArch: cycles simulated: 269647  inst.: 14707790 (ipc=126.9) sim_rate=89138 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:47:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8503,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8504,261147)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8527,261147), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8528,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8555,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(8556,261147)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8596,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8597,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8628,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8629,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8639,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(8640,261147)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8665,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8666,261147)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8691,261147), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(8692,261147)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8715,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8716,261147)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8740,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8741,261147)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8748,261147), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8749,261147)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8776,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(8777,261147)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(206,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8880,261147), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(8881,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8890,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8891,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8903,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8904,261147)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8923,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8924,261147)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8935,261147), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8936,261147)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8960,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8960,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(8961,261147)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8961,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8964,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(8965,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8973,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8974,261147)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8981,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8982,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8988,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(8989,261147)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9001,261147), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9002,261147)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9011,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9012,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9062,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9063,261147)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9078,261147), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9079,261147)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9086,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9087,261147)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9100,261147), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9101,261147)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9112,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9113,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9174,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9175,261147)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9176,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9177,261147)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9186,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9187,261147)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9198,261147), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9199,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9226,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9227,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9239,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9240,261147)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9256,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9256,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9257,261147)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9257,261147)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9265,261147), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9266,261147)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(234,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9288,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9289,261147)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9304,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9305,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9305,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9306,261147)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9314,261147), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9315,261147)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9350,261147), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9351,261147)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9389,261147), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9390,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9394,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9395,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9397,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9398,261147)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9400,261147), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9401,261147)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9404,261147), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9405,261147)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9406,261147), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9407,261147)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9407,261147), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9408,261147)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9417,261147), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9418,261147)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9424,261147), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9425,261147)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9429,261147), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9430,261147)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9434,261147), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9435,261147)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9447,261147), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9448,261147)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9487,261147), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9488,261147)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9499,261147), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9500,261147)
GPGPU-Sim uArch: cycles simulated: 270647  inst.: 14918792 (ipc=135.8) sim_rate=89872 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:47:22 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9525,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9537,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9538,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9560,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9663,261147), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(252,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9745,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9750,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9779,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9793,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9815,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9821,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9838,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9838,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9843,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9845,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9847,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9878,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9908,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9916,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9919,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9920,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9988,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9990,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10029,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10104,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10140,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10167,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10197,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10218,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10223,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10250,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10258,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10295,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10310,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10314,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10342,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10349,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10378,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10392,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10408,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10431,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10451,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10458,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10468,261147), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10479,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10495,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10503,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10503,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10513,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10519,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10522,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10536,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10538,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10543,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10568,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10589,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10595,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (10617,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10620,261147), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10625,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10629,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10641,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10643,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10655,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10694,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10694,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10701,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10728,261147), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10730,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10744,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10749,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10802,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10805,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10822,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10838,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (10838,261147), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10850,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10888,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10914,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10926,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10931,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10934,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10953,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10958,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10977,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10994,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 272147  inst.: 14980397 (ipc=122.9) sim_rate=89702 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:47:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11028,261147), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (11217,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (11420,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11494,261147), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 11495
gpu_sim_insn = 1351972
gpu_ipc =     117.6139
gpu_tot_sim_cycle = 272642
gpu_tot_sim_insn = 14980718
gpu_tot_ipc =      54.9465
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 41058
gpu_stall_icnt2sh    = 160746
gpu_total_sim_rate=89704

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 885393
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 80766, Miss = 30557, Miss_rate = 0.378, Pending_hits = 625, Reservation_fails = 140586
	L1D_cache_core[1]: Access = 83223, Miss = 31227, Miss_rate = 0.375, Pending_hits = 621, Reservation_fails = 143012
	L1D_cache_core[2]: Access = 83344, Miss = 31529, Miss_rate = 0.378, Pending_hits = 645, Reservation_fails = 141957
	L1D_cache_core[3]: Access = 81198, Miss = 30645, Miss_rate = 0.377, Pending_hits = 644, Reservation_fails = 138411
	L1D_cache_core[4]: Access = 81836, Miss = 31085, Miss_rate = 0.380, Pending_hits = 640, Reservation_fails = 139376
	L1D_cache_core[5]: Access = 82170, Miss = 31092, Miss_rate = 0.378, Pending_hits = 612, Reservation_fails = 141861
	L1D_cache_core[6]: Access = 81864, Miss = 30939, Miss_rate = 0.378, Pending_hits = 630, Reservation_fails = 141363
	L1D_cache_core[7]: Access = 82578, Miss = 31195, Miss_rate = 0.378, Pending_hits = 620, Reservation_fails = 142529
	L1D_cache_core[8]: Access = 82099, Miss = 31198, Miss_rate = 0.380, Pending_hits = 620, Reservation_fails = 143032
	L1D_cache_core[9]: Access = 81251, Miss = 30920, Miss_rate = 0.381, Pending_hits = 598, Reservation_fails = 139799
	L1D_cache_core[10]: Access = 79722, Miss = 29938, Miss_rate = 0.376, Pending_hits = 615, Reservation_fails = 137921
	L1D_cache_core[11]: Access = 83019, Miss = 31746, Miss_rate = 0.382, Pending_hits = 676, Reservation_fails = 142565
	L1D_cache_core[12]: Access = 79622, Miss = 29620, Miss_rate = 0.372, Pending_hits = 649, Reservation_fails = 136755
	L1D_cache_core[13]: Access = 80263, Miss = 30483, Miss_rate = 0.380, Pending_hits = 650, Reservation_fails = 140898
	L1D_cache_core[14]: Access = 85083, Miss = 32233, Miss_rate = 0.379, Pending_hits = 597, Reservation_fails = 143586
	L1D_total_cache_accesses = 1228038
	L1D_total_cache_misses = 464407
	L1D_total_cache_miss_rate = 0.3782
	L1D_total_cache_pending_hits = 9442
	L1D_total_cache_reservation_fails = 2113651
	L1D_cache_data_port_util = 0.195
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 126026
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 745028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 384744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 125546
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1728907
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 884395
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2434, 2399, 2065, 1914, 2659, 2186, 2316, 2307, 2586, 2448, 2790, 2297, 2262, 2480, 2031, 2211, 2370, 2081, 2302, 2031, 2598, 2415, 2326, 2496, 2280, 2413, 2652, 2589, 2017, 1943, 2392, 2298, 2267, 2104, 2362, 2085, 2819, 2197, 2177, 2499, 2243, 1408, 2099, 1547, 2016, 1417, 1725, 1286, 
gpgpu_n_tot_thrd_icount = 51994336
gpgpu_n_tot_w_icount = 1624823
gpgpu_n_stall_shd_mem = 2955764
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57275
gpgpu_n_mem_write_global = 416507
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1969280
gpgpu_n_store_insn = 685036
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1488088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2952607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4883825	W0_Idle:466059	W0_Scoreboard:745561	W1:407829	W2:188728	W3:120544	W4:87490	W5:67725	W6:59317	W7:50261	W8:45672	W9:41610	W10:38110	W11:34975	W12:30617	W13:27520	W14:23995	W15:21858	W16:17077	W17:15612	W18:13841	W19:12757	W20:11864	W21:12730	W22:12273	W23:13529	W24:12751	W25:12964	W26:11209	W27:7873	W28:5587	W29:2500	W30:820	W31:145	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 458200 {8:57275,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16681560 {40:416230,72:83,136:194,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7789400 {136:57275,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3332056 {8:416507,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 433 
maxdqlatency = 0 
maxmflatency = 1177 
averagemflatency = 269 
max_icnt2mem_latency = 645 
max_icnt2sh_latency = 271266 
mrq_lat_table:32806 	3296 	1422 	2876 	5228 	2210 	1414 	1069 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	268465 	196280 	9031 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17768 	5418 	29177 	280065 	123610 	17776 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21141 	23840 	11428 	874 	7 	0 	0 	2 	9 	38 	944 	10838 	33547 	130186 	237745 	3198 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	276 	267 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        30        28        21        28        23        32        32        32        28        31        25        43        40        38        38 
dram[1]:        32        34        30        32        30        30        30        32        32        20        28        29        44        35        24        29 
dram[2]:        33        24        32        32        28        28        32        32        30        32        22        22        37        46        28        26 
dram[3]:        28        32        30        31        32        25        32        32        28        25        25        30        44        49        20        25 
dram[4]:        32        32        32        31        32        32        32        32        32        32        25        32        36        50        31        22 
dram[5]:        31        32        32        29        32        33        32        32        28        24        32        32        40        44        29        32 
maximum service time to same row:
dram[0]:     25714     30360     33918     27846     20894     22244     40848     26158     23838     25959     36464     35836     25547     21691     16734     15727 
dram[1]:     30741     23475     32428     34697     33930     35056     30222     31261     25013     51604     26170     34950     29209     28390     25277     19317 
dram[2]:     30601     25289     32495     34687     33936     23359     39635     30215     30191     36027     18184     19700     20911     22190     15444     20403 
dram[3]:     21026     29491     32500     34720     33652     34794     30865     36135     34843     45768     22035     23502     21635     24561     27129     17009 
dram[4]:     22861     28212     32711     23447     29932     27784     24997     40252     29977     21637     28203     31141     25940     20804     21169     19136 
dram[5]:     22440     26158     34264     35273     24285     41469     41860     45672     37594     37086     25890     23033     29511     20731     26092     27048 
average row accesses per activate:
dram[0]:  4.129310  4.166667  3.755906  4.109244  4.284553  4.163934  5.250000  4.164179  4.775000  4.267716  4.571429  3.747967  4.788991  4.504202  4.703704  5.371681 
dram[1]:  4.978724  5.305263  4.625000  4.260870  3.611111  3.405229  4.655172  3.748344  3.780822  3.737931  4.049587  4.054545  4.693694  4.283333  4.178808  4.058824 
dram[2]:  4.283186  4.205357  4.219298  4.115703  4.100841  4.716814  5.259259  5.646465  3.805556  3.951724  3.798387  3.650794  4.990196  4.533898  4.824428  4.811024 
dram[3]:  4.287037  4.147826  4.424528  4.394495  4.745098  4.387931  4.990826  4.296000  4.328125  4.014084  3.354167  4.127273  4.260163  5.076190  3.843750  3.838509 
dram[4]:  5.361702  5.213483  4.313044  3.742188  4.193799  4.014925  4.362205  5.326530  4.889831  6.106383  4.000000  4.196429  4.116279  5.276190  4.031250  3.987578 
dram[5]:  4.370370  4.121739  4.234234  3.555556  3.608392  4.305085  4.846847  4.778761  4.069445  3.626667  4.161017  4.673267  4.304348  4.711712  4.083333  4.635036 
average row locality = 50472/11709 = 4.310530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       398       395       399       412       437       414       476       479       489       465       413       418       424       435       461       455 
dram[1]:       383       420       400       409       428       439       469       490       487       470       443       408       423       423       467       462 
dram[2]:       404       391       404       411       407       444       482       482       472       488       431       420       424       424       465       444 
dram[3]:       389       395       395       401       402       423       472       466       471       488       445       423       427       422       461       458 
dram[4]:       415       391       400       402       437       439       479       457       485       479       437       429       432       445       471       461 
dram[5]:       393       395       398       405       426       431       465       463       499       470       448       432       407       419       456       465 
total reads: 41953
bank skew: 499/383 = 1.30
chip skew: 7059/6938 = 1.02
number of total write accesses:
dram[0]:        81        80        78        77        90        94        70        79        84        77        35        43        98       101       174       152 
dram[1]:        85        84        81        81        92        82        71        76        65        72        47        38        98        91       164       159 
dram[2]:        80        80        77        87        81        89        86        77        76        85        40        40        85       111       167       167 
dram[3]:        74        82        74        78        82        86        72        71        83        82        38        31        97       111       154       160 
dram[4]:        89        73        96        77       104        99        75        65        92        95        39        41        99       109       174       181 
dram[5]:        79        79        72        75        90        77        73        77        87        74        43        40        88       104       181       170 
total reads: 8519
bank skew: 181/31 = 5.84
chip skew: 1508/1375 = 1.10
average mf latency per bank:
dram[0]:       1642      1659      1946      1978      1809      1781      1793      1732      1547      1653      5108      5187      4379      4246       755       765
dram[1]:       1643      1586      2012      2033      1825      1825      1762      1725      1621      1659      4615      5456      4290      4444       698       712
dram[2]:       1641      1637      1989      1888      1946      1786      1669      1676      1677      1589      4846      5335      4509      4022       725       766
dram[3]:       1712      1598      2050      2017      1914      1784      1725      1739      1573      1527      4700      5181      4304      3845       735       706
dram[4]:       1775      1783      2051      1997      1913      1784      1961      1802      1761      1516     30506      5210      4929      3892       895       725
dram[5]:       1591      1656      1998      2029      1791      1829      1731      1712      1484      1598      4914      5041      4640      4062       704       696
maximum mf latency per bank:
dram[0]:        650       752       725       725       672       661       713       749       863       879       968       980       950      1061      1007      1004
dram[1]:        692       780       771       814       797       714       744       758       867       764       831       741       697       750       688       817
dram[2]:        663       707       773       729       730       709       809       695       837       894       821       859      1079      1001       823       828
dram[3]:        635       747       710       671       776       722       743       630       735       753       772       763       802       735       789      1106
dram[4]:        949       949       918       761       898       849       782       967       842       909       979       927      1090      1177      1076       928
dram[5]:        651       725       737       764       725       734       751       682       741       703       751       798       794       724       800       783

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359882 n_nop=340131 n_act=1903 n_pre=1887 n_req=8383 n_rd=13940 n_write=2021 bw_util=0.0887
n_activity=103806 dram_eff=0.3075
bk0: 796a 352297i bk1: 790a 352587i bk2: 798a 352211i bk3: 824a 351993i bk4: 874a 351428i bk5: 828a 351126i bk6: 952a 351526i bk7: 958a 350427i bk8: 978a 351016i bk9: 930a 350746i bk10: 826a 352606i bk11: 836a 351897i bk12: 848a 349744i bk13: 870a 348844i bk14: 922a 347944i bk15: 910a 347465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.447783
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359882 n_nop=339814 n_act=2029 n_pre=2013 n_req=8407 n_rd=14042 n_write=1984 bw_util=0.08906
n_activity=106483 dram_eff=0.301
bk0: 766a 353409i bk1: 840a 353366i bk2: 800a 353007i bk3: 818a 352466i bk4: 856a 351571i bk5: 878a 351130i bk6: 938a 351379i bk7: 980a 350070i bk8: 974a 351496i bk9: 940a 351298i bk10: 886a 351934i bk11: 816a 352806i bk12: 846a 350876i bk13: 846a 350376i bk14: 934a 348482i bk15: 924a 349082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.291484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359882 n_nop=340044 n_act=1916 n_pre=1900 n_req=8421 n_rd=13986 n_write=2036 bw_util=0.08904
n_activity=104576 dram_eff=0.3064
bk0: 808a 352633i bk1: 782a 353207i bk2: 808a 351940i bk3: 822a 352200i bk4: 814a 352599i bk5: 888a 351779i bk6: 964a 351213i bk7: 964a 351060i bk8: 944a 351378i bk9: 976a 350598i bk10: 862a 352316i bk11: 840a 351870i bk12: 848a 350365i bk13: 848a 349204i bk14: 930a 348458i bk15: 888a 348640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.395471
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359882 n_nop=340112 n_act=1963 n_pre=1947 n_req=8313 n_rd=13876 n_write=1984 bw_util=0.08814
n_activity=105364 dram_eff=0.3011
bk0: 778a 353148i bk1: 790a 352629i bk2: 790a 352542i bk3: 802a 352657i bk4: 804a 352594i bk5: 846a 352084i bk6: 944a 352011i bk7: 932a 351616i bk8: 942a 352122i bk9: 976a 350712i bk10: 890a 351963i bk11: 846a 352684i bk12: 854a 350247i bk13: 844a 350027i bk14: 922a 349097i bk15: 916a 348213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.307934
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359882 n_nop=339792 n_act=1912 n_pre=1896 n_req=8567 n_rd=14118 n_write=2164 bw_util=0.09049
n_activity=109681 dram_eff=0.2969
bk0: 830a 352434i bk1: 782a 352908i bk2: 800a 351857i bk3: 804a 352690i bk4: 874a 351602i bk5: 878a 351067i bk6: 958a 351328i bk7: 914a 351761i bk8: 970a 350943i bk9: 958a 351372i bk10: 874a 352378i bk11: 858a 351664i bk12: 864a 348965i bk13: 890a 348647i bk14: 942a 347562i bk15: 922a 346907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.443156
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=359882 n_nop=339950 n_act=1986 n_pre=1970 n_req=8381 n_rd=13944 n_write=2032 bw_util=0.08878
n_activity=104118 dram_eff=0.3069
bk0: 786a 352627i bk1: 790a 352297i bk2: 796a 352366i bk3: 810a 351901i bk4: 852a 351452i bk5: 862a 351665i bk6: 930a 352105i bk7: 926a 351262i bk8: 998a 350517i bk9: 940a 351204i bk10: 896a 352478i bk11: 864a 352329i bk12: 814a 350857i bk13: 838a 350063i bk14: 912a 347081i bk15: 930a 348193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.362327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36047, Miss = 3497, Miss_rate = 0.097, Pending_hits = 100, Reservation_fails = 1092
L2_cache_bank[1]: Access = 36502, Miss = 3473, Miss_rate = 0.095, Pending_hits = 86, Reservation_fails = 1206
L2_cache_bank[2]: Access = 35802, Miss = 3500, Miss_rate = 0.098, Pending_hits = 99, Reservation_fails = 109
L2_cache_bank[3]: Access = 37213, Miss = 3521, Miss_rate = 0.095, Pending_hits = 76, Reservation_fails = 1
L2_cache_bank[4]: Access = 36028, Miss = 3489, Miss_rate = 0.097, Pending_hits = 84, Reservation_fails = 497
L2_cache_bank[5]: Access = 35901, Miss = 3504, Miss_rate = 0.098, Pending_hits = 99, Reservation_fails = 1358
L2_cache_bank[6]: Access = 36177, Miss = 3462, Miss_rate = 0.096, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[7]: Access = 35712, Miss = 3476, Miss_rate = 0.097, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[8]: Access = 75982, Miss = 3556, Miss_rate = 0.047, Pending_hits = 90, Reservation_fails = 1629
L2_cache_bank[9]: Access = 36175, Miss = 3503, Miss_rate = 0.097, Pending_hits = 105, Reservation_fails = 1945
L2_cache_bank[10]: Access = 36473, Miss = 3492, Miss_rate = 0.096, Pending_hits = 89, Reservation_fails = 231
L2_cache_bank[11]: Access = 35845, Miss = 3480, Miss_rate = 0.097, Pending_hits = 87, Reservation_fails = 72
L2_total_cache_accesses = 473857
L2_total_cache_misses = 41953
L2_total_cache_miss_rate = 0.0885
L2_total_cache_pending_hits = 1080
L2_total_cache_reservation_fails = 8140
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7600
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411690
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 207
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.154
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=703227
icnt_total_pkts_simt_to_mem=891029
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.8022
	minimum = 6
	maximum = 462
Network latency average = 22.2505
	minimum = 6
	maximum = 457
Slowest packet = 930887
Flit latency average = 16.8528
	minimum = 6
	maximum = 457
Slowest flit = 1565719
Fragmentation average = 0.0623884
	minimum = 0
	maximum = 412
Injected packet rate average = 0.075814
	minimum = 0.0648978 (at node 14)
	maximum = 0.108917 (at node 23)
Accepted packet rate average = 0.075814
	minimum = 0.0648978 (at node 14)
	maximum = 0.108917 (at node 23)
Injected flit rate average = 0.191233
	minimum = 0.0834276 (at node 14)
	maximum = 0.341018 (at node 23)
Accepted flit rate average= 0.191233
	minimum = 0.104741 (at node 17)
	maximum = 0.26803 (at node 5)
Injected packet length average = 2.5224
Accepted packet length average = 2.5224
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.3296 (7 samples)
	minimum = 6 (7 samples)
	maximum = 287.143 (7 samples)
Network latency average = 17.7746 (7 samples)
	minimum = 6 (7 samples)
	maximum = 246.429 (7 samples)
Flit latency average = 16.2113 (7 samples)
	minimum = 6 (7 samples)
	maximum = 244.286 (7 samples)
Fragmentation average = 0.0127809 (7 samples)
	minimum = 0 (7 samples)
	maximum = 157.286 (7 samples)
Injected packet rate average = 0.0688208 (7 samples)
	minimum = 0.0553061 (7 samples)
	maximum = 0.155065 (7 samples)
Accepted packet rate average = 0.0688208 (7 samples)
	minimum = 0.0553061 (7 samples)
	maximum = 0.155065 (7 samples)
Injected flit rate average = 0.13034 (7 samples)
	minimum = 0.0880879 (7 samples)
	maximum = 0.23907 (7 samples)
Accepted flit rate average = 0.13034 (7 samples)
	minimum = 0.0853664 (7 samples)
	maximum = 0.312728 (7 samples)
Injected packet size average = 1.89391 (7 samples)
Accepted packet size average = 1.89391 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 47 sec (167 sec)
gpgpu_simulation_rate = 89704 (inst/sec)
gpgpu_simulation_rate = 1632 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,272642)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,272642)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,272642)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,272642)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,272642)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,272642)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,272642)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(67,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(8,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(84,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (399,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(400,272642)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (487,272642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(488,272642)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (495,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (495,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(496,272642)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(496,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (496,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(497,272642)
GPGPU-Sim uArch: cycles simulated: 273142  inst.: 15258508 (ipc=555.6) sim_rate=90824 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:47:24 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (508,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(509,272642)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (517,272642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(518,272642)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (520,272642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(521,272642)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (525,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(526,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (526,272642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(527,272642)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (527,272642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(528,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (528,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(529,272642)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (533,272642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(534,272642)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (539,272642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(540,272642)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (540,272642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(541,272642)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (542,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(543,272642)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (545,272642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(546,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (547,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (547,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (547,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(548,272642)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(548,272642)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(549,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (554,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(555,272642)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (555,272642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(556,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (556,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(557,272642)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (558,272642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(559,272642)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (560,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (560,272642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(561,272642)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(561,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (563,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(564,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (565,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (565,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(566,272642)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(566,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (570,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (570,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(571,272642)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(571,272642)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (574,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (574,272642), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(575,272642)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(576,272642)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (576,272642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(577,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (579,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(580,272642)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (582,272642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(583,272642)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (587,272642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(588,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (591,272642), 5 CTAs running
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(79,0,0) tid=(13,0,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(592,272642)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (593,272642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(594,272642)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (608,272642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(609,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (611,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (611,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(612,272642)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(612,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (614,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(615,272642)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (620,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(621,272642)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (641,272642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(642,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (648,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(649,272642)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (660,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(661,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (692,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(693,272642)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(134,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (795,272642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(796,272642)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (815,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(816,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (817,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(818,272642)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (819,272642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(820,272642)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (823,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (823,272642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(824,272642)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(824,272642)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (827,272642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(828,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (832,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(833,272642)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (835,272642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(836,272642)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (836,272642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(837,272642)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (874,272642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(875,272642)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (876,272642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(877,272642)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (882,272642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(883,272642)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (883,272642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(884,272642)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (884,272642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(885,272642)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (885,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(886,272642)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (888,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(889,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (895,272642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(896,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (897,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(898,272642)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (902,272642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(903,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (905,272642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(906,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (909,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(910,272642)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (914,272642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(915,272642)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (922,272642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(923,272642)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (931,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(932,272642)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (932,272642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(933,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (933,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(934,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (936,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(937,272642)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (942,272642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(943,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (945,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(946,272642)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(152,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (970,272642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(971,272642)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (974,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(975,272642)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (976,272642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(977,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (985,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(986,272642)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (999,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1000,272642)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1003,272642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1004,272642)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1009,272642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1010,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1011,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1012,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1021,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1022,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1055,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1056,272642)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1075,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1076,272642)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1085,272642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1086,272642)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1092,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1093,272642)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1095,272642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1096,272642)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1099,272642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1100,272642)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1101,272642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1102,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1106,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1106,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1107,272642)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1107,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1108,272642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1109,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1109,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1110,272642)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1111,272642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1112,272642)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1125,272642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1126,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1128,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1129,272642)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1132,272642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1133,272642)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(171,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1153,272642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1154,272642)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1154,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1155,272642)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1164,272642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1165,272642)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1172,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1172,272642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1173,272642)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1173,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1193,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1194,272642)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1194,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1195,272642)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1197,272642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1198,272642)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1198,272642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1199,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1201,272642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1202,272642)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1203,272642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1204,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1211,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1212,272642)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1213,272642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1214,272642)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1215,272642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1216,272642)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1245,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1246,272642)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1249,272642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1250,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1253,272642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1254,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1260,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1261,272642)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1273,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1273,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1274,272642)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1274,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1277,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1278,272642)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1295,272642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1296,272642)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1297,272642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1298,272642)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1300,272642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1301,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1307,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1308,272642)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(195,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1316,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1317,272642)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1319,272642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1320,272642)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1328,272642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1329,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1335,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1336,272642)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1341,272642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1342,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1345,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1346,272642)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1357,272642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1358,272642)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1362,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1363,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1380,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1381,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1382,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1383,272642)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1385,272642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1386,272642)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1402,272642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1403,272642)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1404,272642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1405,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1409,272642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1410,272642)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1410,272642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1411,272642)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1416,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1416,272642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1417,272642)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1417,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1418,272642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1419,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1419,272642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1420,272642)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1420,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1421,272642)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1424,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1424,272642), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1425,272642)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1426,272642)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1427,272642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1428,272642)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1437,272642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1438,272642)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1440,272642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1441,272642)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1443,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1443,272642), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1444,272642)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1445,272642)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1447,272642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1448,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1456,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1457,272642)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1457,272642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1458,272642)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1460,272642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1461,272642)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1467,272642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1468,272642)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(217,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1480,272642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1481,272642)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1492,272642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1493,272642)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1493,272642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1494,272642)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1496,272642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1497,272642)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1499,272642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1500,272642)
GPGPU-Sim uArch: cycles simulated: 274142  inst.: 15797397 (ipc=544.5) sim_rate=93475 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:47:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1501,272642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1502,272642)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1504,272642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1505,272642)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1507,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1522,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1522,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1525,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1538,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1540,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1547,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1552,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1554,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1562,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1566,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1566,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1567,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1570,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1585,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1588,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1589,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1590,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1591,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1597,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1599,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1603,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1604,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1607,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1607,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1614,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1621,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1624,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1629,272642), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1629,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1635,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1640,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1643,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1648,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1653,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1656,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1658,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1675,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1676,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1676,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1679,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1682,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1684,272642), 1 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(228,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1696,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1710,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1710,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1710,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1711,272642), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1712,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1712,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1715,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1716,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1717,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1724,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1726,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1726,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1727,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1732,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1734,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1737,272642), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1740,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1741,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1746,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1753,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1754,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1770,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1774,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1775,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1776,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1778,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1780,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1781,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1785,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1787,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1791,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1792,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1804,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1805,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1806,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1812,272642), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1814,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1851,272642), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1852,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1912,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 274642  inst.: 15905334 (ipc=462.3) sim_rate=93560 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:47:26 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2021,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2118,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2248,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2276,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2295,272642), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2296
gpu_sim_insn = 924989
gpu_ipc =     402.8698
gpu_tot_sim_cycle = 274938
gpu_tot_sim_insn = 15905707
gpu_tot_ipc =      57.8520
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 41058
gpu_stall_icnt2sh    = 161123
gpu_total_sim_rate=93562

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 907707
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 81008, Miss = 30614, Miss_rate = 0.378, Pending_hits = 721, Reservation_fails = 140586
	L1D_cache_core[1]: Access = 83443, Miss = 31284, Miss_rate = 0.375, Pending_hits = 720, Reservation_fails = 143012
	L1D_cache_core[2]: Access = 83618, Miss = 31589, Miss_rate = 0.378, Pending_hits = 741, Reservation_fails = 141957
	L1D_cache_core[3]: Access = 81408, Miss = 30693, Miss_rate = 0.377, Pending_hits = 761, Reservation_fails = 138411
	L1D_cache_core[4]: Access = 82038, Miss = 31131, Miss_rate = 0.379, Pending_hits = 739, Reservation_fails = 139376
	L1D_cache_core[5]: Access = 82356, Miss = 31135, Miss_rate = 0.378, Pending_hits = 726, Reservation_fails = 141861
	L1D_cache_core[6]: Access = 82112, Miss = 30997, Miss_rate = 0.377, Pending_hits = 750, Reservation_fails = 141363
	L1D_cache_core[7]: Access = 82822, Miss = 31254, Miss_rate = 0.377, Pending_hits = 722, Reservation_fails = 142529
	L1D_cache_core[8]: Access = 82322, Miss = 31248, Miss_rate = 0.380, Pending_hits = 728, Reservation_fails = 143032
	L1D_cache_core[9]: Access = 81519, Miss = 30972, Miss_rate = 0.380, Pending_hits = 683, Reservation_fails = 139799
	L1D_cache_core[10]: Access = 79942, Miss = 29990, Miss_rate = 0.375, Pending_hits = 717, Reservation_fails = 137921
	L1D_cache_core[11]: Access = 83271, Miss = 31804, Miss_rate = 0.382, Pending_hits = 766, Reservation_fails = 142565
	L1D_cache_core[12]: Access = 79892, Miss = 29681, Miss_rate = 0.372, Pending_hits = 733, Reservation_fails = 136755
	L1D_cache_core[13]: Access = 80477, Miss = 30532, Miss_rate = 0.379, Pending_hits = 764, Reservation_fails = 140898
	L1D_cache_core[14]: Access = 85279, Miss = 32274, Miss_rate = 0.378, Pending_hits = 693, Reservation_fails = 143586
	L1D_total_cache_accesses = 1231507
	L1D_total_cache_misses = 465198
	L1D_total_cache_miss_rate = 0.3777
	L1D_total_cache_pending_hits = 10964
	L1D_total_cache_reservation_fails = 2113651
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 130407
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 746040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 384744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 129927
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1728907
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 906709
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2509, 2474, 2140, 1989, 2734, 2261, 2391, 2382, 2646, 2508, 2850, 2357, 2322, 2540, 2091, 2271, 2385, 2096, 2317, 2046, 2613, 2504, 2341, 2511, 2325, 2458, 2697, 2634, 2092, 1988, 2437, 2343, 2282, 2119, 2407, 2185, 2834, 2286, 2192, 2588, 2336, 1438, 2159, 1577, 2046, 1447, 1818, 1316, 
gpgpu_n_tot_thrd_icount = 53192128
gpgpu_n_tot_w_icount = 1662254
gpgpu_n_stall_shd_mem = 2955913
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58020
gpgpu_n_mem_write_global = 416697
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2036076
gpgpu_n_store_insn = 685258
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1619493
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2952756
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4884621	W0_Idle:468722	W0_Scoreboard:762515	W1:413559	W2:189583	W3:120670	W4:87490	W5:67725	W6:59317	W7:50261	W8:45672	W9:41610	W10:38110	W11:34975	W12:30617	W13:27520	W14:23995	W15:21858	W16:17077	W17:15612	W18:13841	W19:12757	W20:11864	W21:12730	W22:12273	W23:13529	W24:12751	W25:12964	W26:11209	W27:7873	W28:5587	W29:2500	W30:820	W31:145	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 464160 {8:58020,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16689160 {40:416420,72:83,136:194,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7890720 {136:58020,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3333576 {8:416697,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 433 
maxdqlatency = 0 
maxmflatency = 1177 
averagemflatency = 269 
max_icnt2mem_latency = 645 
max_icnt2sh_latency = 274067 
mrq_lat_table:32876 	3306 	1431 	2880 	5257 	2231 	1418 	1069 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	269263 	196417 	9031 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18701 	5420 	29177 	280065 	123610 	17776 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21629 	24085 	11440 	874 	7 	0 	0 	2 	9 	38 	944 	10838 	33547 	130186 	237745 	3388 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	281 	267 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        30        28        21        28        23        32        32        32        28        31        25        43        40        38        38 
dram[1]:        32        34        30        32        30        30        30        32        32        20        28        29        44        35        24        29 
dram[2]:        33        24        32        32        28        28        32        32        30        32        22        22        37        46        28        26 
dram[3]:        28        32        30        31        32        25        32        32        28        25        25        30        44        49        20        25 
dram[4]:        32        32        32        31        32        32        32        32        32        32        25        32        36        50        31        22 
dram[5]:        31        32        32        29        32        33        32        32        28        24        32        32        40        44        29        32 
maximum service time to same row:
dram[0]:     25714     30360     33918     27846     20894     22244     40848     26158     23838     25959     36464     35836     25547     21691     16734     15727 
dram[1]:     30741     23475     32428     34697     33930     35056     30222     31261     25013     51604     26170     34950     29209     28390     25277     19317 
dram[2]:     30601     25289     32495     34687     33936     23359     39635     30215     30191     36027     18184     19700     20911     22190     15444     20403 
dram[3]:     21026     29491     32500     34720     33652     34794     30865     36135     34843     45768     22035     23502     21635     24561     27129     17009 
dram[4]:     22861     28212     32711     23447     29932     27784     24997     40252     29977     21637     28203     31141     25940     20804     21169     19136 
dram[5]:     22440     26158     34264     35273     24285     41469     41860     45672     37594     37086     25890     23033     29511     20731     26092     27048 
average row accesses per activate:
dram[0]:  4.129310  4.166667  3.755906  4.109244  4.284553  4.138211  5.250000  4.164179  4.743802  4.267716  4.530000  3.790323  4.788991  4.504202  4.703704  5.371681 
dram[1]:  4.978724  5.305263  4.625000  4.260870  3.611111  3.389610  4.655172  3.748344  3.780822  3.737931  4.107438  4.144144  4.693694  4.211382  4.178808  4.058824 
dram[2]:  4.283186  4.205357  4.219298  4.090164  4.100841  4.716814  5.259259  5.646465  3.786207  3.931507  3.816000  3.692913  4.990196  4.533898  4.766917  4.751938 
dram[3]:  4.287037  4.120690  4.330275  4.394495  4.745098  4.358974  4.990826  4.269841  4.328125  4.014084  3.390411  4.142857  4.233871  5.056604  3.843750  3.838509 
dram[4]:  5.361702  5.213483  4.313044  3.728682  4.193799  4.014925  4.362205  5.326530  4.857143  6.106383  4.033058  4.276786  4.116279  5.276190  4.031250  3.969136 
dram[5]:  4.370370  4.121739  4.205357  3.555556  3.608392  4.305085  4.812500  4.778761  4.069445  3.626667  4.237288  4.699029  4.275862  4.729730  4.083333  4.635036 
average row locality = 50619/11750 = 4.308000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       398       395       399       412       437       415       476       479       490       465       418       427       424       435       461       455 
dram[1]:       383       420       400       409       428       440       469       490       487       470       450       422       423       426       467       462 
dram[2]:       404       391       404       412       407       444       482       482       473       489       437       429       424       424       466       446 
dram[3]:       389       395       396       401       402       424       472       467       471       488       457       433       428       423       461       458 
dram[4]:       415       391       400       402       437       439       479       457       486       479       449       438       432       445       471       462 
dram[5]:       393       395       399       405       426       431       466       463       499       470       457       444       408       420       456       465 
total reads: 42090
bank skew: 499/383 = 1.30
chip skew: 7082/6965 = 1.02
number of total write accesses:
dram[0]:        81        80        78        77        90        94        70        79        84        77        35        43        98       101       174       152 
dram[1]:        85        84        81        81        92        82        71        76        65        72        47        38        98        92       164       159 
dram[2]:        80        80        77        87        81        89        86        77        76        85        40        40        85       111       168       167 
dram[3]:        74        83        76        78        82        86        72        71        83        82        38        31        97       113       154       160 
dram[4]:        89        73        96        79       104        99        75        65        92        95        39        41        99       109       174       181 
dram[5]:        79        79        72        75        90        77        73        77        87        74        43        40        88       105       181       170 
total reads: 8529
bank skew: 181/31 = 5.84
chip skew: 1510/1380 = 1.09
average mf latency per bank:
dram[0]:       1644      1659      1946      1978      1809      1778      1793      1732      1546      1654      5063      5100      4385      4256       757       768
dram[1]:       1644      1586      2012      2033      1825      1822      1762      1725      1622      1660      4560      5308      4296      4418       701       713
dram[2]:       1642      1637      1990      1885      1946      1786      1670      1676      1674      1587      4798      5246      4517      4031       725       765
dram[3]:       1712      1595      2038      2018      1914      1781      1725      1737      1573      1528      4601      5084      4304      3831       737       708
dram[4]:       1775      1785      2052      1989      1913      1784      1961      1802      1759      1516     29768      5126      4937      3901       897       726
dram[5]:       1592      1657      1994      2029      1791      1829      1728      1712      1484      1599      4838      4931      4638      4054       704       699
maximum mf latency per bank:
dram[0]:        650       752       725       725       672       661       713       749       863       879       968       980       950      1061      1007      1004
dram[1]:        692       780       771       814       797       714       744       758       867       764       831       741       697       750       688       817
dram[2]:        663       707       773       729       730       709       809       695       837       894       821       859      1079      1001       823       828
dram[3]:        635       747       710       671       776       722       743       630       735       753       772       763       802       735       789      1106
dram[4]:        949       949       918       761       898       849       782       967       842       909       979       927      1090      1177      1076       928
dram[5]:        651       725       737       764       725       734       751       682       741       703       751       798       794       724       800       783

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362912 n_nop=343119 n_act=1908 n_pre=1892 n_req=8399 n_rd=13972 n_write=2021 bw_util=0.08814
n_activity=104061 dram_eff=0.3074
bk0: 796a 355326i bk1: 790a 355617i bk2: 798a 355242i bk3: 824a 355024i bk4: 874a 354460i bk5: 830a 354130i bk6: 952a 354557i bk7: 958a 353459i bk8: 980a 354019i bk9: 930a 353777i bk10: 836a 355560i bk11: 854a 354830i bk12: 848a 352769i bk13: 870a 351871i bk14: 922a 350972i bk15: 910a 350494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.444375
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362912 n_nop=342783 n_act=2034 n_pre=2018 n_req=8433 n_rd=14092 n_write=1985 bw_util=0.0886
n_activity=106855 dram_eff=0.3009
bk0: 766a 356440i bk1: 840a 356397i bk2: 800a 356038i bk3: 818a 355497i bk4: 856a 354602i bk5: 880a 354132i bk6: 938a 354408i bk7: 980a 353099i bk8: 974a 354525i bk9: 940a 354328i bk10: 900a 354926i bk11: 844a 355699i bk12: 846a 353906i bk13: 852a 353308i bk14: 934a 351507i bk15: 924a 352111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.290007
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362912 n_nop=343012 n_act=1925 n_pre=1909 n_req=8443 n_rd=14028 n_write=2038 bw_util=0.08854
n_activity=105089 dram_eff=0.3058
bk0: 808a 355661i bk1: 782a 356236i bk2: 808a 354969i bk3: 824a 355200i bk4: 814a 355628i bk5: 888a 354809i bk6: 964a 354243i bk7: 964a 354090i bk8: 946a 354380i bk9: 978a 353600i bk10: 874a 355284i bk11: 858a 354797i bk12: 848a 353394i bk13: 848a 352236i bk14: 932a 351427i bk15: 892a 351612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.392803
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362912 n_nop=343056 n_act=1975 n_pre=1959 n_req=8345 n_rd=13930 n_write=1992 bw_util=0.08775
n_activity=105847 dram_eff=0.3008
bk0: 778a 356182i bk1: 790a 355636i bk2: 792a 355480i bk3: 802a 355681i bk4: 804a 355622i bk5: 848a 355084i bk6: 944a 355041i bk7: 934a 354616i bk8: 942a 355149i bk9: 976a 353741i bk10: 914a 354866i bk11: 866a 355556i bk12: 856a 353246i bk13: 846a 353001i bk14: 922a 352127i bk15: 916a 351246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.307788
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362912 n_nop=342762 n_act=1917 n_pre=1901 n_req=8592 n_rd=14164 n_write=2168 bw_util=0.09001
n_activity=109947 dram_eff=0.2971
bk0: 830a 355461i bk1: 782a 355938i bk2: 800a 354889i bk3: 804a 355605i bk4: 874a 354632i bk5: 878a 354098i bk6: 958a 354359i bk7: 914a 354793i bk8: 972a 353946i bk9: 958a 354402i bk10: 898a 355290i bk11: 876a 354591i bk12: 864a 351992i bk13: 890a 351675i bk14: 942a 350592i bk15: 924a 349909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.440975
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362912 n_nop=342919 n_act=1991 n_pre=1975 n_req=8407 n_rd=13994 n_write=2033 bw_util=0.08832
n_activity=104486 dram_eff=0.3068
bk0: 786a 355657i bk1: 790a 355327i bk2: 798a 355368i bk3: 810a 354931i bk4: 852a 354482i bk5: 862a 354696i bk6: 932a 355107i bk7: 926a 354291i bk8: 998a 353547i bk9: 940a 354235i bk10: 914a 355459i bk11: 888a 355228i bk12: 816a 353855i bk13: 840a 353076i bk14: 912a 350110i bk15: 930a 351222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.360437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36121, Miss = 3503, Miss_rate = 0.097, Pending_hits = 100, Reservation_fails = 1092
L2_cache_bank[1]: Access = 36588, Miss = 3483, Miss_rate = 0.095, Pending_hits = 86, Reservation_fails = 1206
L2_cache_bank[2]: Access = 35873, Miss = 3507, Miss_rate = 0.098, Pending_hits = 99, Reservation_fails = 109
L2_cache_bank[3]: Access = 37297, Miss = 3539, Miss_rate = 0.095, Pending_hits = 76, Reservation_fails = 1
L2_cache_bank[4]: Access = 36111, Miss = 3497, Miss_rate = 0.097, Pending_hits = 84, Reservation_fails = 497
L2_cache_bank[5]: Access = 35973, Miss = 3517, Miss_rate = 0.098, Pending_hits = 99, Reservation_fails = 1358
L2_cache_bank[6]: Access = 36258, Miss = 3476, Miss_rate = 0.096, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[7]: Access = 35790, Miss = 3489, Miss_rate = 0.097, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[8]: Access = 76055, Miss = 3569, Miss_rate = 0.047, Pending_hits = 90, Reservation_fails = 1629
L2_cache_bank[9]: Access = 36259, Miss = 3513, Miss_rate = 0.097, Pending_hits = 105, Reservation_fails = 1945
L2_cache_bank[10]: Access = 36542, Miss = 3504, Miss_rate = 0.096, Pending_hits = 89, Reservation_fails = 231
L2_cache_bank[11]: Access = 35925, Miss = 3493, Miss_rate = 0.097, Pending_hits = 87, Reservation_fails = 72
L2_total_cache_accesses = 474792
L2_total_cache_misses = 42090
L2_total_cache_miss_rate = 0.0886
L2_total_cache_pending_hits = 1081
L2_total_cache_reservation_fails = 8140
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7600
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 207
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.153
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=707142
icnt_total_pkts_simt_to_mem=892154
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.50588
	minimum = 6
	maximum = 38
Network latency average = 8.9861
	minimum = 6
	maximum = 31
Slowest packet = 948054
Flit latency average = 7.77738
	minimum = 6
	maximum = 27
Slowest flit = 1597021
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0301652
	minimum = 0.0204704 (at node 5)
	maximum = 0.0374564 (at node 16)
Accepted packet rate average = 0.0301652
	minimum = 0.0204704 (at node 5)
	maximum = 0.0374564 (at node 16)
Injected flit rate average = 0.0813008
	minimum = 0.0222125 (at node 5)
	maximum = 0.154181 (at node 16)
Accepted flit rate average= 0.0813008
	minimum = 0.0352787 (at node 25)
	maximum = 0.12892 (at node 2)
Injected packet length average = 2.69519
Accepted packet length average = 2.69519
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.1017 (8 samples)
	minimum = 6 (8 samples)
	maximum = 256 (8 samples)
Network latency average = 16.6761 (8 samples)
	minimum = 6 (8 samples)
	maximum = 219.5 (8 samples)
Flit latency average = 15.1571 (8 samples)
	minimum = 6 (8 samples)
	maximum = 217.125 (8 samples)
Fragmentation average = 0.0111833 (8 samples)
	minimum = 0 (8 samples)
	maximum = 137.625 (8 samples)
Injected packet rate average = 0.0639888 (8 samples)
	minimum = 0.0509516 (8 samples)
	maximum = 0.140364 (8 samples)
Accepted packet rate average = 0.0639888 (8 samples)
	minimum = 0.0509516 (8 samples)
	maximum = 0.140364 (8 samples)
Injected flit rate average = 0.12421 (8 samples)
	minimum = 0.0798535 (8 samples)
	maximum = 0.228459 (8 samples)
Accepted flit rate average = 0.12421 (8 samples)
	minimum = 0.0791055 (8 samples)
	maximum = 0.289752 (8 samples)
Injected packet size average = 1.94112 (8 samples)
Accepted packet size average = 1.94112 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 50 sec (170 sec)
gpgpu_simulation_rate = 93562 (inst/sec)
gpgpu_simulation_rate = 1617 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 168731.953125 (ms)
Result stored in result.txt
