// Seed: 1536111924
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  assign module_2.id_1 = 0;
  assign module_1.id_1 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_1 ();
  initial $display(1);
  tri  id_1;
  tri0 id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign id_1 = 1'b0 == id_3;
  assign id_3 = id_1 + 1'b0;
endmodule
module module_2 #(
    parameter id_7 = 32'd54,
    parameter id_8 = 32'd77
) (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    output wor id_3,
    output supply0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  defparam id_7.id_8 = id_7;
endmodule
