--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 248365 paths analyzed, 30380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.936ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk000000d0 (SLICE_X35Y26.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk000000d0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.936ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_subfp/blk000000d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y110.YQ     Tcko                  0.360   tfm_inst/CalculateVirCompensated_run
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X34Y134.F3     net (fanout=5)        1.456   tfm_inst/CalculateVirCompensated_mux1
    SLICE_X34Y134.X      Tilo                  0.195   N3971
                                                       tfm_inst/subfpce19_SW1
    SLICE_X34Y103.BX     net (fanout=1)        1.234   N3971
    SLICE_X34Y103.XMUX   Tbxx                  0.513   N4657
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X61Y35.F2      net (fanout=1)        2.522   N4657
    SLICE_X61Y35.X       Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X35Y26.CE      net (fanout=401)      2.909   tfm_inst/subfpce
    SLICE_X35Y26.CLK     Tceck                 0.553   tfm_inst/inst_subfp/sig000002b1
                                                       tfm_inst/inst_subfp/blk000000d0
    -------------------------------------------------  ---------------------------
    Total                                      9.936ns (1.815ns logic, 8.121ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000000d0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (1.776 - 1.783)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_subfp/blk000000d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y97.YQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_run
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X34Y134.F4     net (fanout=231)      1.243   tfm_inst/CalculateAlphaComp_mux
    SLICE_X34Y134.X      Tilo                  0.195   N3971
                                                       tfm_inst/subfpce19_SW1
    SLICE_X34Y103.BX     net (fanout=1)        1.234   N3971
    SLICE_X34Y103.XMUX   Tbxx                  0.513   N4657
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X61Y35.F2      net (fanout=1)        2.522   N4657
    SLICE_X61Y35.X       Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X35Y26.CE      net (fanout=401)      2.909   tfm_inst/subfpce
    SLICE_X35Y26.CLK     Tceck                 0.553   tfm_inst/inst_subfp/sig000002b1
                                                       tfm_inst/inst_subfp/blk000000d0
    -------------------------------------------------  ---------------------------
    Total                                      9.703ns (1.795ns logic, 7.908ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/subfpce_internal (FF)
  Destination:          tfm_inst/inst_subfp/blk000000d0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.657ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (1.776 - 1.813)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/subfpce_internal to tfm_inst/inst_subfp/blk000000d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y155.XQ     Tcko                  0.340   tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/subfpce_internal
                                                       tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/subfpce_internal
    SLICE_X34Y134.F1     net (fanout=2)        1.197   tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/subfpce_internal
    SLICE_X34Y134.X      Tilo                  0.195   N3971
                                                       tfm_inst/subfpce19_SW1
    SLICE_X34Y103.BX     net (fanout=1)        1.234   N3971
    SLICE_X34Y103.XMUX   Tbxx                  0.513   N4657
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X61Y35.F2      net (fanout=1)        2.522   N4657
    SLICE_X61Y35.X       Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X35Y26.CE      net (fanout=401)      2.909   tfm_inst/subfpce
    SLICE_X35Y26.CLK     Tceck                 0.553   tfm_inst/inst_subfp/sig000002b1
                                                       tfm_inst/inst_subfp/blk000000d0
    -------------------------------------------------  ---------------------------
    Total                                      9.657ns (1.795ns logic, 7.862ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000021 (SLICE_X41Y108.CIN), 741 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000021 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.778ns (Levels of Logic = 6)
  Clock Path Skew:      -0.136ns (1.610 - 1.746)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_mulfp/blk00000021
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.YQ      Tcko                  0.340   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X39Y65.F4      net (fanout=724)      2.214   tfm_inst/CalculateTa_mux
    SLICE_X39Y65.X       Tilo                  0.194   tfm_inst/fixed2floata<0>19
                                                       tfm_inst/mulfpa<31>52
    SLICE_X23Y45.F3      net (fanout=62)       2.282   tfm_inst/fixed2floata<0>19
    SLICE_X23Y45.X       Tilo                  0.194   tfm_inst/mulfpa<16>43
                                                       tfm_inst/mulfpa<16>43
    SLICE_X40Y107.G3     net (fanout=1)        2.610   tfm_inst/mulfpa<16>43
    SLICE_X40Y107.Y      Tilo                  0.195   tfm_inst/inst_mulfp/sig000000a9
                                                       tfm_inst/mulfpa<16>87
    SLICE_X40Y107.F3     net (fanout=1)        0.213   tfm_inst/mulfpa<16>87/O
    SLICE_X40Y107.X      Tilo                  0.195   tfm_inst/inst_mulfp/sig000000a9
                                                       tfm_inst/mulfpa<16>188
    SLICE_X41Y107.F2     net (fanout=2)        0.341   tfm_inst/mulfpa<16>
    SLICE_X41Y107.COUT   Topcyf                0.573   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/inst_mulfp/blk0000015c
                                                       tfm_inst/inst_mulfp/blk00000026
                                                       tfm_inst/inst_mulfp/blk00000027
    SLICE_X41Y108.CIN    net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig0000001b
    SLICE_X41Y108.CLK    Tcinck                0.427   tfm_inst/inst_mulfp/sig00000083
                                                       tfm_inst/inst_mulfp/sig0000001b_rt
                                                       tfm_inst/inst_mulfp/blk00000021
    -------------------------------------------------  ---------------------------
    Total                                      9.778ns (2.118ns logic, 7.660ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000021 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.695ns (Levels of Logic = 6)
  Clock Path Skew:      -0.136ns (1.610 - 1.746)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_mulfp/blk00000021
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.YQ      Tcko                  0.340   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X39Y65.F4      net (fanout=724)      2.214   tfm_inst/CalculateTa_mux
    SLICE_X39Y65.X       Tilo                  0.194   tfm_inst/fixed2floata<0>19
                                                       tfm_inst/mulfpa<31>52
    SLICE_X27Y47.F3      net (fanout=62)       1.858   tfm_inst/fixed2floata<0>19
    SLICE_X27Y47.X       Tilo                  0.194   tfm_inst/mulfpa<20>43
                                                       tfm_inst/mulfpa<20>43
    SLICE_X38Y107.G2     net (fanout=1)        2.007   tfm_inst/mulfpa<20>43
    SLICE_X38Y107.Y      Tilo                  0.195   tfm_inst/mulfpa<20>
                                                       tfm_inst/mulfpa<20>87
    SLICE_X38Y107.F2     net (fanout=1)        0.501   tfm_inst/mulfpa<20>87/O
    SLICE_X38Y107.X      Tilo                  0.195   tfm_inst/mulfpa<20>
                                                       tfm_inst/mulfpa<20>188
    SLICE_X41Y107.G1     net (fanout=3)        1.011   tfm_inst/mulfpa<20>
    SLICE_X41Y107.COUT   Topcyg                0.559   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/inst_mulfp/blk00000154
                                                       tfm_inst/inst_mulfp/blk00000027
    SLICE_X41Y108.CIN    net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig0000001b
    SLICE_X41Y108.CLK    Tcinck                0.427   tfm_inst/inst_mulfp/sig00000083
                                                       tfm_inst/inst_mulfp/sig0000001b_rt
                                                       tfm_inst/inst_mulfp/blk00000021
    -------------------------------------------------  ---------------------------
    Total                                      9.695ns (2.104ns logic, 7.591ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000021 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.632ns (Levels of Logic = 7)
  Clock Path Skew:      -0.173ns (1.610 - 1.783)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_mulfp/blk00000021
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y97.YQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_run
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X11Y141.F4     net (fanout=231)      3.184   tfm_inst/CalculateAlphaComp_mux
    SLICE_X11Y141.X      Tilo                  0.194   N3321
                                                       tfm_inst/mulfpa<11>127_SW0
    SLICE_X28Y126.G3     net (fanout=1)        1.822   N3321
    SLICE_X28Y126.Y      Tilo                  0.195   tfm_inst/mulfpa<11>164
                                                       tfm_inst/mulfpa<11>127
    SLICE_X28Y126.F4     net (fanout=1)        0.159   tfm_inst/mulfpa<11>127/O
    SLICE_X28Y126.X      Tilo                  0.195   tfm_inst/mulfpa<11>164
                                                       tfm_inst/mulfpa<11>164
    SLICE_X41Y109.F2     net (fanout=1)        1.658   tfm_inst/mulfpa<11>164
    SLICE_X41Y109.X      Tilo                  0.194   tfm_inst/inst_mulfp/sig000000a4
                                                       tfm_inst/mulfpa<11>188
    SLICE_X41Y106.F1     net (fanout=2)        0.605   tfm_inst/mulfpa<11>
    SLICE_X41Y106.COUT   Topcyf                0.573   tfm_inst/inst_mulfp/sig00000019
                                                       tfm_inst/inst_mulfp/blk00000162
                                                       tfm_inst/inst_mulfp/blk00000024
                                                       tfm_inst/inst_mulfp/blk00000025
    SLICE_X41Y107.CIN    net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig00000019
    SLICE_X41Y107.COUT   Tbyp                  0.086   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/inst_mulfp/blk00000026
                                                       tfm_inst/inst_mulfp/blk00000027
    SLICE_X41Y108.CIN    net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig0000001b
    SLICE_X41Y108.CLK    Tcinck                0.427   tfm_inst/inst_mulfp/sig00000083
                                                       tfm_inst/inst_mulfp/sig0000001b_rt
                                                       tfm_inst/inst_mulfp/blk00000021
    -------------------------------------------------  ---------------------------
    Total                                      9.632ns (2.204ns logic, 7.428ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk0000009d (DSP48_X2Y26.A16), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000009d (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.827ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (1.678 - 1.746)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_mulfp/blk0000009d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.YQ      Tcko                  0.340   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X39Y65.F4      net (fanout=724)      2.214   tfm_inst/CalculateTa_mux
    SLICE_X39Y65.X       Tilo                  0.194   tfm_inst/fixed2floata<0>19
                                                       tfm_inst/mulfpa<31>52
    SLICE_X23Y45.F3      net (fanout=62)       2.282   tfm_inst/fixed2floata<0>19
    SLICE_X23Y45.X       Tilo                  0.194   tfm_inst/mulfpa<16>43
                                                       tfm_inst/mulfpa<16>43
    SLICE_X40Y107.G3     net (fanout=1)        2.610   tfm_inst/mulfpa<16>43
    SLICE_X40Y107.Y      Tilo                  0.195   tfm_inst/inst_mulfp/sig000000a9
                                                       tfm_inst/mulfpa<16>87
    SLICE_X40Y107.F3     net (fanout=1)        0.213   tfm_inst/mulfpa<16>87/O
    SLICE_X40Y107.X      Tilo                  0.195   tfm_inst/inst_mulfp/sig000000a9
                                                       tfm_inst/mulfpa<16>188
    DSP48_X2Y26.A16      net (fanout=2)        1.078   tfm_inst/mulfpa<16>
    DSP48_X2Y26.CLK      Tdspdck_AA            0.312   tfm_inst/inst_mulfp/blk0000009d
                                                       tfm_inst/inst_mulfp/blk0000009d
    -------------------------------------------------  ---------------------------
    Total                                      9.827ns (1.430ns logic, 8.397ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000009d (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.402ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (1.678 - 1.691)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to tfm_inst/inst_mulfp/blk0000009d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y63.YQ      Tcko                  0.360   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X39Y65.F1      net (fanout=692)      1.769   tfm_inst/CalculatePixOS_mux
    SLICE_X39Y65.X       Tilo                  0.194   tfm_inst/fixed2floata<0>19
                                                       tfm_inst/mulfpa<31>52
    SLICE_X23Y45.F3      net (fanout=62)       2.282   tfm_inst/fixed2floata<0>19
    SLICE_X23Y45.X       Tilo                  0.194   tfm_inst/mulfpa<16>43
                                                       tfm_inst/mulfpa<16>43
    SLICE_X40Y107.G3     net (fanout=1)        2.610   tfm_inst/mulfpa<16>43
    SLICE_X40Y107.Y      Tilo                  0.195   tfm_inst/inst_mulfp/sig000000a9
                                                       tfm_inst/mulfpa<16>87
    SLICE_X40Y107.F3     net (fanout=1)        0.213   tfm_inst/mulfpa<16>87/O
    SLICE_X40Y107.X      Tilo                  0.195   tfm_inst/inst_mulfp/sig000000a9
                                                       tfm_inst/mulfpa<16>188
    DSP48_X2Y26.A16      net (fanout=2)        1.078   tfm_inst/mulfpa<16>
    DSP48_X2Y26.CLK      Tdspdck_AA            0.312   tfm_inst/inst_mulfp/blk0000009d
                                                       tfm_inst/inst_mulfp/blk0000009d
    -------------------------------------------------  ---------------------------
    Total                                      9.402ns (1.450ns logic, 7.952ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000009d (DSP)
  Requirement:          10.000ns
  Data Path Delay:      8.737ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (1.678 - 1.783)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_mulfp/blk0000009d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y97.YQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_run
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X41Y114.G4     net (fanout=231)      1.896   tfm_inst/CalculateAlphaComp_mux
    SLICE_X41Y114.Y      Tilo                  0.194   tfm_inst/N283
                                                       tfm_inst/mulfpa<0>11_SW0_1
    SLICE_X41Y114.F3     net (fanout=1)        0.222   tfm_inst/mulfpa<0>11_SW0_1/O
    SLICE_X41Y114.X      Tilo                  0.194   tfm_inst/N283
                                                       tfm_inst/mulfpa<0>11
    SLICE_X44Y125.F4     net (fanout=33)       1.069   tfm_inst/N283
    SLICE_X44Y125.X      Tilo                  0.195   tfm_inst/mulfpa<16>102
                                                       tfm_inst/mulfpa<16>102
    SLICE_X29Y124.F2     net (fanout=1)        1.347   tfm_inst/mulfpa<16>102
    SLICE_X29Y124.X      Tilo                  0.194   tfm_inst/mulfpa<16>164
                                                       tfm_inst/mulfpa<16>164
    SLICE_X40Y107.F2     net (fanout=1)        1.501   tfm_inst/mulfpa<16>164
    SLICE_X40Y107.X      Tilo                  0.195   tfm_inst/inst_mulfp/sig000000a9
                                                       tfm_inst/mulfpa<16>188
    DSP48_X2Y26.A16      net (fanout=2)        1.078   tfm_inst/mulfpa<16>
    DSP48_X2Y26.CLK      Tdspdck_AA            0.312   tfm_inst/inst_mulfp/blk0000009d
                                                       tfm_inst/inst_mulfp/blk0000009d
    -------------------------------------------------  ---------------------------
    Total                                      8.737ns (1.624ns logic, 7.113ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk00000178 (DSP48_X2Y32.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_addfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_addfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (1.716 - 1.688)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_addfp/blk00000177 to tfm_inst/inst_addfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y31.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_addfp/blk00000177
                                                       tfm_inst/inst_addfp/blk00000177
    DSP48_X2Y32.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_addfp/sig00000124
    DSP48_X2Y32.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_addfp/blk00000178
                                                       tfm_inst/inst_addfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk00000178 (DSP48_X2Y32.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_addfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_addfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (1.716 - 1.688)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_addfp/blk00000177 to tfm_inst/inst_addfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y31.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_addfp/blk00000177
                                                       tfm_inst/inst_addfp/blk00000177
    DSP48_X2Y32.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_addfp/sig0000012d
    DSP48_X2Y32.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_addfp/blk00000178
                                                       tfm_inst/inst_addfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk00000178 (DSP48_X2Y32.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_addfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_addfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (1.716 - 1.688)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_addfp/blk00000177 to tfm_inst/inst_addfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y31.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_addfp/blk00000177
                                                       tfm_inst/inst_addfp/blk00000177
    DSP48_X2Y32.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_addfp/sig00000125
    DSP48_X2Y32.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_addfp/blk00000178
                                                       tfm_inst/inst_addfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X5Y14.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X5Y15.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X2Y25.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.936|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 248365 paths, 0 nets, and 56841 connections

Design statistics:
   Minimum period:   9.936ns{1}   (Maximum frequency: 100.644MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 11 12:44:43 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 686 MB



