ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"init.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/init.c"
  20              		.section	.text.SysTick_Init,"ax",%progbits
  21              		.align	1
  22              		.global	SysTick_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	SysTick_Init:
  28              	.LFB130:
   1:Core/Src/init.c **** #include "..\Inc\init.h"
   2:Core/Src/init.c **** 
   3:Core/Src/init.c **** void SysTick_Init(void)
   4:Core/Src/init.c **** {
  29              		.loc 1 4 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
   5:Core/Src/init.c ****     CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk); // –≤—ã–∫–ª—é—á–∏–º —Å—á–µ—Ç—á–∏–∫
  34              		.loc 1 5 5 view .LVU1
  35 0000 4FF0E023 		mov	r3, #-536813568
  36 0004 1A69     		ldr	r2, [r3, #16]
  37 0006 22F00102 		bic	r2, r2, #1
  38 000a 1A61     		str	r2, [r3, #16]
   6:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); // –†–∞–∑—Ä–µ—à–∞–µ–º –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø
  39              		.loc 1 6 5 view .LVU2
  40 000c 1A69     		ldr	r2, [r3, #16]
  41 000e 42F00202 		orr	r2, r2, #2
  42 0012 1A61     		str	r2, [r3, #16]
   7:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk); // –∏—Å—Ç–æ—á–Ω–∏–∫ —Ç–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—
  43              		.loc 1 7 5 view .LVU3
  44 0014 1A69     		ldr	r2, [r3, #16]
  45 0016 42F00402 		orr	r2, r2, #4
  46 001a 1A61     		str	r2, [r3, #16]
   8:Core/Src/init.c ****     MODIFY_REG(SysTick->LOAD, SysTick_LOAD_RELOAD_Msk, 95999 << SysTick_LOAD_RELOAD_Pos); // –ó–Ω–∞
  47              		.loc 1 8 5 view .LVU4
  48 001c 5A69     		ldr	r2, [r3, #20]
  49 001e 02F07F42 		and	r2, r2, #-16777216
  50 0022 42F4BB32 		orr	r2, r2, #95744
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 2


  51 0026 42F0FF02 		orr	r2, r2, #255
  52 002a 5A61     		str	r2, [r3, #20]
   9:Core/Src/init.c ****     MODIFY_REG(SysTick->VAL, SysTick_VAL_CURRENT_Msk, 95999 << SysTick_VAL_CURRENT_Pos);  // –û—á–∏
  53              		.loc 1 9 5 view .LVU5
  54 002c 9A69     		ldr	r2, [r3, #24]
  55 002e 02F07F42 		and	r2, r2, #-16777216
  56 0032 42F4BB32 		orr	r2, r2, #95744
  57 0036 42F0FF02 		orr	r2, r2, #255
  58 003a 9A61     		str	r2, [r3, #24]
  10:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);                                      // –í–∫–ª
  59              		.loc 1 10 5 view .LVU6
  60 003c 1A69     		ldr	r2, [r3, #16]
  61 003e 42F00102 		orr	r2, r2, #1
  62 0042 1A61     		str	r2, [r3, #16]
  11:Core/Src/init.c **** }
  63              		.loc 1 11 1 is_stmt 0 view .LVU7
  64 0044 7047     		bx	lr
  65              		.cfi_endproc
  66              	.LFE130:
  68              		.section	.text.RCC_Init,"ax",%progbits
  69              		.align	1
  70              		.global	RCC_Init
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	RCC_Init:
  76              	.LFB131:
  12:Core/Src/init.c **** 
  13:Core/Src/init.c **** 
  14:Core/Src/init.c **** 
  15:Core/Src/init.c **** // void ITR_Init(void)
  16:Core/Src/init.c **** // {
  17:Core/Src/init.c **** //     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); //–í–∫–ª—é—á–µ–Ω–∏–µ —Ç–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—è –
  18:Core/Src/init.c **** 
  19:Core/Src/init.c **** //     MODIFY_REG(SYSCFG->EXTICR[3], SYSCFG_EXTICR4_EXTI12_Msk, 
  20:Core/Src/init.c **** //     SYSCFG_EXTICR4_EXTI12_PC); //–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –º—É–ª—å—Ç–∏–ø–ª–µ–∫—Å–æ—Ä–∞ –Ω–∞ –≤—ã–≤–æ–¥
  21:Core/Src/init.c **** 
  22:Core/Src/init.c **** //     // –Ω–∞—Å—Ç—Ä–æ–π–∫–∞ EXTI —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤
  23:Core/Src/init.c **** //     SET_BIT(EXTI->IMR, EXTI_IMR_MR12); //–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –º–∞—Å–∫–∏—Ä–æ–≤–∞–Ω–∏—è 13 –ª–∏–Ω–∏
  24:Core/Src/init.c **** //     SET_BIT(EXTI->RTSR, EXTI_RTSR_TR12); //–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –¥–µ—Ç–µ–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—è –Ω–∞—
  25:Core/Src/init.c **** //     SET_BIT(EXTI->FTSR, EXTI_FTSR_TR12); //–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –¥–µ—Ç–µ–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—è —Å–ø–
  26:Core/Src/init.c **** //     NVIC_SetPriority(EXTI15_10_IRQn, 
  27:Core/Src/init.c **** //     NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0)); //–£—Å—Ç–∞–Ω–æ–≤–∫–∞ 0 –ø—Ä–∏–æ—Ä–∏—
  28:Core/Src/init.c **** //     NVIC_EnableIRQ(EXTI15_10_IRQn); //–í–∫–ª—é—á–µ–Ω–∏–µ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è –ø–æ –≤–µ–∫—Ç–æ—Ä—
  29:Core/Src/init.c **** // }
  30:Core/Src/init.c **** 
  31:Core/Src/init.c **** 
  32:Core/Src/init.c **** 
  33:Core/Src/init.c **** void RCC_Init(void)
  34:Core/Src/init.c **** {
  77              		.loc 1 34 1 is_stmt 1 view -0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81              		@ link register save eliminated.
  35:Core/Src/init.c ****      /* –ü—Ä–µ–¥–≤–∞—Ä–∏—Ç–µ–ª—å–Ω–∞—è –æ—á–∏—Å—Ç–∫–∞ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ RCC */ 
  36:Core/Src/init.c ****     MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, 0x80UL); 
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 3


  82              		.loc 1 36 5 view .LVU9
  83 0000 354A     		ldr	r2, .L8
  84 0002 1368     		ldr	r3, [r2]
  85 0004 23F0F803 		bic	r3, r3, #248
  86 0008 43F08003 		orr	r3, r3, #128
  87 000c 1360     		str	r3, [r2]
  37:Core/Src/init.c ****     CLEAR_REG(RCC->CFGR); 
  88              		.loc 1 37 5 view .LVU10
  89 000e 0023     		movs	r3, #0
  90 0010 9360     		str	r3, [r2, #8]
  38:Core/Src/init.c ****     while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET); 
  91              		.loc 1 38 5 view .LVU11
  92              	.L3:
  93              		.loc 1 38 45 discriminator 1 view .LVU12
  94              		.loc 1 38 11 is_stmt 0 discriminator 1 view .LVU13
  95 0012 314B     		ldr	r3, .L8
  96 0014 9B68     		ldr	r3, [r3, #8]
  97              		.loc 1 38 45 discriminator 1 view .LVU14
  98 0016 13F00C0F 		tst	r3, #12
  99 001a FAD1     		bne	.L3
  39:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_PLLON); 
 100              		.loc 1 39 5 is_stmt 1 view .LVU15
 101 001c 2E4A     		ldr	r2, .L8
 102 001e 1368     		ldr	r3, [r2]
 103 0020 23F08073 		bic	r3, r3, #16777216
 104 0024 1360     		str	r3, [r2]
  40:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET); 
 105              		.loc 1 40 5 view .LVU16
 106              	.L4:
 107              		.loc 1 40 45 discriminator 1 view .LVU17
 108              		.loc 1 40 12 is_stmt 0 discriminator 1 view .LVU18
 109 0026 2C4B     		ldr	r3, .L8
 110 0028 1B68     		ldr	r3, [r3]
 111              		.loc 1 40 45 discriminator 1 view .LVU19
 112 002a 13F0007F 		tst	r3, #33554432
 113 002e FAD1     		bne	.L4
  41:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON); 
 114              		.loc 1 41 5 is_stmt 1 view .LVU20
 115 0030 294A     		ldr	r2, .L8
 116 0032 1368     		ldr	r3, [r2]
 117 0034 23F41023 		bic	r3, r3, #589824
 118 0038 1360     		str	r3, [r2]
  42:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET); 
 119              		.loc 1 42 5 view .LVU21
 120              	.L5:
 121              		.loc 1 42 45 discriminator 1 view .LVU22
 122              		.loc 1 42 12 is_stmt 0 discriminator 1 view .LVU23
 123 003a 274B     		ldr	r3, .L8
 124 003c 1B68     		ldr	r3, [r3]
 125              		.loc 1 42 45 discriminator 1 view .LVU24
 126 003e 13F4003F 		tst	r3, #131072
 127 0042 FAD1     		bne	.L5
  43:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); 
 128              		.loc 1 43 5 is_stmt 1 view .LVU25
 129 0044 244B     		ldr	r3, .L8
 130 0046 1A68     		ldr	r2, [r3]
 131 0048 22F48022 		bic	r2, r2, #262144
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 4


 132 004c 1A60     		str	r2, [r3]
  44:Core/Src/init.c ****  
  45:Core/Src/init.c ****     /* –ù–∞—Å—Ç—Ä–æ–π–∫–∞ –≥–ª–∞–≤–Ω–æ–≥–æ —Ä–µ–≥–∏—Å—Ç—Ä–∞ RCC */ 
  46:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_HSION);                              
 133              		.loc 1 46 5 view .LVU26
 134 004e 1A68     		ldr	r2, [r3]
 135 0050 42F00102 		orr	r2, r2, #1
 136 0054 1A60     		str	r2, [r3]
  47:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET);
 137              		.loc 1 47 5 view .LVU27
 138              	.L6:
 139              		.loc 1 47 45 discriminator 1 view .LVU28
 140              		.loc 1 47 12 is_stmt 0 discriminator 1 view .LVU29
 141 0056 204B     		ldr	r3, .L8
 142 0058 1B68     		ldr	r3, [r3]
 143              		.loc 1 47 45 discriminator 1 view .LVU30
 144 005a 13F0020F 		tst	r3, #2
 145 005e FAD0     		beq	.L6
  48:Core/Src/init.c ****  
  49:Core/Src/init.c ****     /*–ù–∞—Å—Ç—Ä–æ–π–∫–∞ —Ä–µ–≥–∏—Å—Ç—Ä–∞ PLLCFGR*/
  50:Core/Src/init.c ****     CLEAR_REG(RCC->PLLCFGR);                                        // –û—á–∏—â–∞–µ–º —Ä–µ–≥–∏—Å—Ç—
 146              		.loc 1 50 5 is_stmt 1 view .LVU31
 147 0060 1D4B     		ldr	r3, .L8
 148 0062 0022     		movs	r2, #0
 149 0064 5A60     		str	r2, [r3, #4]
  51:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC_HSI);                  // –ò—Å—Ç–æ—á–Ω–∏–∫ —Ç–∞–∫—Ç–∏—
 150              		.loc 1 51 5 view .LVU32
 151 0066 5A68     		ldr	r2, [r3, #4]
 152 0068 5A60     		str	r2, [r3, #4]
  52:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM_3);                      // –î–µ–ª–µ–Ω–∏–µ –∏—Å—Ç–æ—á–Ω–
 153              		.loc 1 52 5 view .LVU33
 154 006a 5A68     		ldr	r2, [r3, #4]
 155 006c 42F00802 		orr	r2, r2, #8
 156 0070 5A60     		str	r2, [r3, #4]
  53:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_5); // –ù–∞—Å—Ç—Ä–æ–∫–∞ —É–º–Ω–æ–∂–
 157              		.loc 1 53 5 view .LVU34
 158 0072 5A68     		ldr	r2, [r3, #4]
 159 0074 42F4C052 		orr	r2, r2, #6144
 160 0078 5A60     		str	r2, [r3, #4]
  54:Core/Src/init.c ****     CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP_0);                    // –î–µ–ª–∏—Ç–µ–ª—å –¥–ª—è –≤—ã
 161              		.loc 1 54 5 view .LVU35
 162 007a 5A68     		ldr	r2, [r3, #4]
 163 007c 22F48032 		bic	r2, r2, #65536
 164 0080 5A60     		str	r2, [r3, #4]
  55:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ_2);                      // –î–µ–ª–∏—Ç–µ–ª—å –¥–ª—è USB 
 165              		.loc 1 55 5 view .LVU36
 166 0082 5A68     		ldr	r2, [r3, #4]
 167 0084 42F08062 		orr	r2, r2, #67108864
 168 0088 5A60     		str	r2, [r3, #4]
  56:Core/Src/init.c **** 
  57:Core/Src/init.c ****     /*–ù–∞—Å—Ç—Ä–æ–π–∫–∞ —Ä–µ–≥–∏—Å—Ç—Ä–∞ CFGR*/
  58:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_SW_PLL);                            // –ò—Å—Ç–æ—á–Ω–∏–∫ —Å–∏—Å—Ç–µ–
 169              		.loc 1 58 5 view .LVU37
 170 008a 9A68     		ldr	r2, [r3, #8]
 171 008c 42F00202 		orr	r2, r2, #2
 172 0090 9A60     		str	r2, [r3, #8]
  59:Core/Src/init.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_HPRE_DIV1);                       // –î–µ–ª–∏—Ç–µ–ª—å AHB1 -> 1
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 5


 173              		.loc 1 59 5 view .LVU38
 174 0092 9A68     		ldr	r2, [r3, #8]
 175 0094 9A60     		str	r2, [r3, #8]
  60:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_PPRE1_DIV2);                        // –î–µ–ª–∏—Ç–µ–ª—å APB1 -> 2 (
 176              		.loc 1 60 5 view .LVU39
 177 0096 9A68     		ldr	r2, [r3, #8]
 178 0098 42F48052 		orr	r2, r2, #4096
 179 009c 9A60     		str	r2, [r3, #8]
  61:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_PPRE2_DIV1);                        // –î–µ–ª–∏—Ç–µ–ª—å APB2 -> 1 (
 180              		.loc 1 61 5 view .LVU40
 181 009e 9A68     		ldr	r2, [r3, #8]
 182 00a0 9A60     		str	r2, [r3, #8]
  62:Core/Src/init.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2);  
 183              		.loc 1 62 5 view .LVU41
 184 00a2 9A68     		ldr	r2, [r3, #8]
 185 00a4 22F04042 		bic	r2, r2, #-1073741824
 186 00a8 9A60     		str	r2, [r3, #8]
  63:Core/Src/init.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2_0 | RCC_CFGR_MCO2_1);        // –í—ã—Ö–æ–¥ MCO2 -> Sysclk
 187              		.loc 1 63 5 view .LVU42
 188 00aa 9A68     		ldr	r2, [r3, #8]
 189 00ac 22F04042 		bic	r2, r2, #-1073741824
 190 00b0 9A60     		str	r2, [r3, #8]
  64:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1);    // –î–µ–ª–∏—Ç–µ–ª—å –¥–ª—è MCO2
 191              		.loc 1 64 5 view .LVU43
 192 00b2 9A68     		ldr	r2, [r3, #8]
 193 00b4 42F04052 		orr	r2, r2, #805306368
 194 00b8 9A60     		str	r2, [r3, #8]
  65:Core/Src/init.c **** 
  66:Core/Src/init.c ****     /*–ù–∞—Å—Ç—Ä–π–æ–∫–∞ —á–∞—Å—Ç–æ—Ç—ã FLASH-–ø–∞–º—è—Ç–∏*/
  67:Core/Src/init.c ****     SET_BIT(FLASH->ACR, FLASH_ACR_LATENCY_3WS);
 195              		.loc 1 67 5 view .LVU44
 196 00ba 0849     		ldr	r1, .L8+4
 197 00bc 0A68     		ldr	r2, [r1]
 198 00be 42F00302 		orr	r2, r2, #3
 199 00c2 0A60     		str	r2, [r1]
  68:Core/Src/init.c **** 
  69:Core/Src/init.c ****     /*–í–∫–ª—é—á–µ–Ω–∏–µ –±–ª–æ–∫–∞ PLL*/
  70:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_PLLON);
 200              		.loc 1 70 5 view .LVU45
 201 00c4 1A68     		ldr	r2, [r3]
 202 00c6 42F08072 		orr	r2, r2, #16777216
 203 00ca 1A60     		str	r2, [r3]
  71:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET);
 204              		.loc 1 71 5 view .LVU46
 205              	.L7:
 206              		.loc 1 71 45 discriminator 1 view .LVU47
 207              		.loc 1 71 12 is_stmt 0 discriminator 1 view .LVU48
 208 00cc 024B     		ldr	r3, .L8
 209 00ce 1B68     		ldr	r3, [r3]
 210              		.loc 1 71 45 discriminator 1 view .LVU49
 211 00d0 13F0007F 		tst	r3, #33554432
 212 00d4 FAD0     		beq	.L7
  72:Core/Src/init.c **** 
  73:Core/Src/init.c **** }
 213              		.loc 1 73 1 view .LVU50
 214 00d6 7047     		bx	lr
 215              	.L9:
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 6


 216              		.align	2
 217              	.L8:
 218 00d8 00380240 		.word	1073887232
 219 00dc 003C0240 		.word	1073888256
 220              		.cfi_endproc
 221              	.LFE131:
 223              		.section	.text.TIM1_PWM_Init,"ax",%progbits
 224              		.align	1
 225              		.global	TIM1_PWM_Init
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	TIM1_PWM_Init:
 231              	.LFB132:
  74:Core/Src/init.c **** 
  75:Core/Src/init.c **** 
  76:Core/Src/init.c **** // –®–ò–ú –ß–ê–°–¢–û–¢–û–ô 50–ì–¶
  77:Core/Src/init.c **** void TIM1_PWM_Init(void)
  78:Core/Src/init.c **** {
 232              		.loc 1 78 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		@ link register save eliminated.
  79:Core/Src/init.c ****     // –í–∫–ª—é—á–µ–Ω–∏–µ —Ç–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—è –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏
  80:Core/Src/init.c ****     SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);   // –í–∫–ª—é—á–∞–µ–º —Ç–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –ø–æ
 237              		.loc 1 80 5 view .LVU52
 238 0000 274B     		ldr	r3, .L11
 239 0002 1A6B     		ldr	r2, [r3, #48]
 240 0004 42F00102 		orr	r2, r2, #1
 241 0008 1A63     		str	r2, [r3, #48]
  81:Core/Src/init.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);    // –í–∫–ª—é—á–∞–µ–º —Ç–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ TIM1
 242              		.loc 1 81 5 view .LVU53
 243 000a 5A6C     		ldr	r2, [r3, #68]
 244 000c 42F00102 		orr	r2, r2, #1
 245 0010 5A64     		str	r2, [r3, #68]
  82:Core/Src/init.c **** 
  83:Core/Src/init.c ****     // –ù–∞—Å—Ç—Ä–æ–π–∫–∞ –≤—ã–≤–æ–¥–æ–≤ GPIO –¥–ª—è PA8 –∏ PA9
  84:Core/Src/init.c ****     // –ù–∞—Å—Ç—Ä–∞–∏–≤–∞–µ–º PA8 –∏ PA9 –Ω–∞ –∞–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω—É—é —Ñ—É–Ω–∫—Ü–∏—é (—Ä–µ–∂–∏
  85:Core/Src/init.c ****     MODIFY_REG(GPIOA->MODER,
 246              		.loc 1 85 5 view .LVU54
 247 0012 244A     		ldr	r2, .L11+4
 248 0014 1368     		ldr	r3, [r2]
 249 0016 23F47023 		bic	r3, r3, #983040
 250 001a 43F42023 		orr	r3, r3, #655360
 251 001e 1360     		str	r3, [r2]
  86:Core/Src/init.c ****                GPIO_MODER_MODE8 | GPIO_MODER_MODE9,
  87:Core/Src/init.c ****                GPIO_MODER_MODE8_1 | GPIO_MODER_MODE9_1);
  88:Core/Src/init.c **** 
  89:Core/Src/init.c ****     // –ù–∞–∑–Ω–∞—á–∞–µ–º –∞–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω—É—é —Ñ—É–Ω–∫—Ü–∏—é 1 (TIM1) –¥–ª—è PA8 –∏ PA9
  90:Core/Src/init.c ****     MODIFY_REG(GPIOA->AFR[1],
 252              		.loc 1 90 5 view .LVU55
 253 0020 536A     		ldr	r3, [r2, #36]
 254 0022 23F0FF03 		bic	r3, r3, #255
 255 0026 43F01103 		orr	r3, r3, #17
 256 002a 5362     		str	r3, [r2, #36]
  91:Core/Src/init.c ****                GPIO_AFRH_AFSEL8 | GPIO_AFRH_AFSEL9,
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 7


  92:Core/Src/init.c ****                1UL << GPIO_AFRH_AFSEL8_Pos | 1UL << GPIO_AFRH_AFSEL9_Pos);
  93:Core/Src/init.c **** 
  94:Core/Src/init.c ****     // –ù–∞—Å—Ç—Ä–æ–π–∫–∞ —Ç–∞–π–º–µ—Ä–∞
  95:Core/Src/init.c ****     CLEAR_BIT(TIM1->CR1, TIM_CR1_CEN);            // –û—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º —Ç–∞–π–º–µ—Ä –ø–µ—Ä
 257              		.loc 1 95 5 view .LVU56
 258 002c 1E4B     		ldr	r3, .L11+8
 259 002e 1A68     		ldr	r2, [r3]
 260 0030 22F00102 		bic	r2, r2, #1
 261 0034 1A60     		str	r2, [r3]
  96:Core/Src/init.c **** 
  97:Core/Src/init.c ****     // –ù–∞—Å—Ç—Ä–æ–π–∫–∞ —á–∞—Å—Ç–æ—Ç—ã –®–ò–ú: 96 –ú–ì—Ü / (PSC+1) / (ARR+1) = 96 –ú–ì—Ü / 6 / 10
  98:Core/Src/init.c ****     MODIFY_REG(TIM1->PSC, TIM_PSC_PSC_Msk, 9599UL);  // –ü—Ä–µ–¥–¥–µ–ª–∏—Ç–µ–ª—å = 6 (PSC = 5)
 262              		.loc 1 98 5 view .LVU57
 263 0036 9A6A     		ldr	r2, [r3, #40]
 264 0038 6FF30F02 		bfc	r2, #0, #16
 265 003c 42F41552 		orr	r2, r2, #9536
 266 0040 42F03F02 		orr	r2, r2, #63
 267 0044 9A62     		str	r2, [r3, #40]
  99:Core/Src/init.c ****     MODIFY_REG(TIM1->ARR, TIM_ARR_ARR_Msk, 1999UL);// –ü–µ—Ä–∏–æ–¥ = 1000 (ARR = 999) ‚Üí —á–∞—Å—Ç–
 268              		.loc 1 99 5 view .LVU58
 269 0046 DA6A     		ldr	r2, [r3, #44]
 270 0048 40F2CF72 		movw	r2, #1999
 271 004c DA62     		str	r2, [r3, #44]
 100:Core/Src/init.c **** 
 101:Core/Src/init.c ****     SET_BIT(TIM1->CR1, TIM_CR1_ARPE);             // –í–∫–ª—é—á–∞–µ–º –±—É—Ñ–µ—Ä–∏–∑–∞—Ü–∏—é —Ä–µ–≥
 272              		.loc 1 101 5 view .LVU59
 273 004e 1A68     		ldr	r2, [r3]
 274 0050 42F08002 		orr	r2, r2, #128
 275 0054 1A60     		str	r2, [r3]
 102:Core/Src/init.c **** 
 103:Core/Src/init.c ****     // –ù–∞—Å—Ç—Ä–æ–π–∫–∞ —Ä–µ–∂–∏–º–∞ –®–ò–ú –¥–ª—è –∫–∞–Ω–∞–ª–æ–≤ 1 –∏ 2
 104:Core/Src/init.c ****     // –ö–∞–Ω–∞–ª 1 (PA8): –®–ò–ú —Ä–µ–∂–∏–º 1 (110) + –±—É—Ñ–µ—Ä–∏–∑–∞—Ü–∏—è CCR1
 105:Core/Src/init.c ****     MODIFY_REG(TIM1->CCMR1,
 276              		.loc 1 105 5 view .LVU60
 277 0056 9A69     		ldr	r2, [r3, #24]
 278 0058 22F07802 		bic	r2, r2, #120
 279 005c 42F06802 		orr	r2, r2, #104
 280 0060 9A61     		str	r2, [r3, #24]
 106:Core/Src/init.c ****                TIM_CCMR1_OC1M_Msk | TIM_CCMR1_OC1PE_Msk,
 107:Core/Src/init.c ****                (6UL << TIM_CCMR1_OC1M_Pos) | TIM_CCMR1_OC1PE);
 108:Core/Src/init.c **** 
 109:Core/Src/init.c ****     // –ö–∞–Ω–∞–ª 2 (PA9): –®–ò–ú —Ä–µ–∂–∏–º 1 (110) + –±—É—Ñ–µ—Ä–∏–∑–∞—Ü–∏—è CCR2
 110:Core/Src/init.c ****     MODIFY_REG(TIM1->CCMR1,
 281              		.loc 1 110 5 view .LVU61
 282 0062 9A69     		ldr	r2, [r3, #24]
 283 0064 22F4F042 		bic	r2, r2, #30720
 284 0068 42F4D042 		orr	r2, r2, #26624
 285 006c 9A61     		str	r2, [r3, #24]
 111:Core/Src/init.c ****                TIM_CCMR1_OC2M_Msk | TIM_CCMR1_OC2PE_Msk,
 112:Core/Src/init.c ****                (6UL << TIM_CCMR1_OC2M_Pos) | TIM_CCMR1_OC2PE);
 113:Core/Src/init.c **** 
 114:Core/Src/init.c ****     // –í–∫–ª—é—á–µ–Ω–∏–µ –≤—ã—Ö–æ–¥–æ–≤ –¥–ª—è –∫–∞–Ω–∞–ª–æ–≤ 1 –∏ 2
 115:Core/Src/init.c ****     SET_BIT(TIM1->BDTR, TIM_BDTR_MOE);            // –í–∫–ª—é—á–∞–µ–º –≥–ª–∞–≤–Ω—ã–π –≤—ã—Ö–æ–¥ (–æ
 286              		.loc 1 115 5 view .LVU62
 287 006e 5A6C     		ldr	r2, [r3, #68]
 288 0070 42F40042 		orr	r2, r2, #32768
 289 0074 5A64     		str	r2, [r3, #68]
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 8


 116:Core/Src/init.c ****     
 117:Core/Src/init.c ****     // –í–∫–ª—é—á–∞–µ–º –∫–∞–Ω–∞–ª—ã 1 –∏ 2 –®–ò–ú
 118:Core/Src/init.c ****     SET_BIT(TIM1->CCER, TIM_CCER_CC1E | TIM_CCER_CC2E);
 290              		.loc 1 118 5 view .LVU63
 291 0076 1A6A     		ldr	r2, [r3, #32]
 292 0078 42F01102 		orr	r2, r2, #17
 293 007c 1A62     		str	r2, [r3, #32]
 119:Core/Src/init.c **** 
 120:Core/Src/init.c ****     // –£—Å—Ç–∞–Ω–æ–≤–∫–∞ –Ω–∞—á–∞–ª—å–Ω–æ–π –∫–æ—ç—Ñ—Ñ–∏—Ü–∏–µ–Ω—Ç–∞ –∑–∞–ø–æ–ª–Ω–µ–Ω–∏—è (0%) —Ç–
 121:Core/Src/init.c ****     MODIFY_REG(TIM1->CCR1, TIM_CCR1_CCR1_Msk, 0UL);  // –î–≤–∏–≥–∞—Ç–µ–ª—å 1 (PA8): CCR1 = 0 (0%)
 294              		.loc 1 121 5 view .LVU64
 295 007e 5A6B     		ldr	r2, [r3, #52]
 296 0080 6FF30F02 		bfc	r2, #0, #16
 297 0084 5A63     		str	r2, [r3, #52]
 122:Core/Src/init.c ****     MODIFY_REG(TIM1->CCR2, TIM_CCR2_CCR2_Msk, 0UL);  // –î–≤–∏–≥–∞—Ç–µ–ª—å 2 (PA9): CCR2 = 0 (0%)
 298              		.loc 1 122 5 view .LVU65
 299 0086 9A6B     		ldr	r2, [r3, #56]
 300 0088 6FF30F02 		bfc	r2, #0, #16
 301 008c 9A63     		str	r2, [r3, #56]
 123:Core/Src/init.c **** 
 124:Core/Src/init.c ****     // –ê–∫—Ç–∏–≤–∞—Ü–∏—è –Ω–∞—Å—Ç—Ä–æ–µ–∫ –∏ –∑–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞
 125:Core/Src/init.c ****     SET_BIT(TIM1->EGR, TIM_EGR_UG);               // –ì–µ–Ω–µ—Ä–∏—Ä—É–µ–º update event (–∑–∞–≥—Ä—É–
 302              		.loc 1 125 5 view .LVU66
 303 008e 5A69     		ldr	r2, [r3, #20]
 304 0090 42F00102 		orr	r2, r2, #1
 305 0094 5A61     		str	r2, [r3, #20]
 126:Core/Src/init.c ****     SET_BIT(TIM1->CR1, TIM_CR1_CEN);              // –ó–∞–ø—É—Å–∫–∞–µ–º —Ç–∞–π–º–µ—Ä
 306              		.loc 1 126 5 view .LVU67
 307 0096 1A68     		ldr	r2, [r3]
 308 0098 42F00102 		orr	r2, r2, #1
 309 009c 1A60     		str	r2, [r3]
 127:Core/Src/init.c **** }
 310              		.loc 1 127 1 is_stmt 0 view .LVU68
 311 009e 7047     		bx	lr
 312              	.L12:
 313              		.align	2
 314              	.L11:
 315 00a0 00380240 		.word	1073887232
 316 00a4 00000240 		.word	1073872896
 317 00a8 00000140 		.word	1073807360
 318              		.cfi_endproc
 319              	.LFE132:
 321              		.section	.text.Set_PWM_PA8_DutyCycle,"ax",%progbits
 322              		.align	1
 323              		.global	Set_PWM_PA8_DutyCycle
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	Set_PWM_PA8_DutyCycle:
 329              	.LVL0:
 330              	.LFB133:
 128:Core/Src/init.c **** 
 129:Core/Src/init.c **** 
 130:Core/Src/init.c **** 
 131:Core/Src/init.c **** void Set_PWM_PA8_DutyCycle(uint8_t percent)
 132:Core/Src/init.c **** {
 331              		.loc 1 132 1 is_stmt 1 view -0
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 9


 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335              		@ link register save eliminated.
 133:Core/Src/init.c ****     if (percent > 100)                                      // –û–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–µ –º–∞–∫—Å–∏–º–
 336              		.loc 1 133 5 view .LVU70
 337              		.loc 1 133 8 is_stmt 0 view .LVU71
 338 0000 6428     		cmp	r0, #100
 339 0002 00D9     		bls	.L14
 134:Core/Src/init.c ****     {
 135:Core/Src/init.c ****         percent = 100;
 340              		.loc 1 135 17 view .LVU72
 341 0004 6420     		movs	r0, #100
 342              	.LVL1:
 343              	.L14:
 136:Core/Src/init.c ****     }
 137:Core/Src/init.c ****     
 138:Core/Src/init.c ****     uint32_t ccr1_value = (TIM1->ARR * percent) / 100;      // –ü–µ—Ä–µ–≤–æ–¥ –ø—Ä–æ—Ü–µ–Ω—Ç–æ–≤ –≤
 344              		.loc 1 138 5 is_stmt 1 view .LVU73
 345              		.loc 1 138 32 is_stmt 0 view .LVU74
 346 0006 074A     		ldr	r2, .L16
 347 0008 D36A     		ldr	r3, [r2, #44]
 348              		.loc 1 138 38 view .LVU75
 349 000a 03FB00F0 		mul	r0, r3, r0
 350              	.LVL2:
 351              		.loc 1 138 14 view .LVU76
 352 000e 064B     		ldr	r3, .L16+4
 353 0010 A3FB0030 		umull	r3, r0, r3, r0
 354              	.LVL3:
 139:Core/Src/init.c ****     MODIFY_REG(TIM1->CCR1, TIM_CCR1_CCR1_Msk, ccr1_value);  // –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º –Ω–æ–≤–æ–
 355              		.loc 1 139 5 is_stmt 1 view .LVU77
 356 0014 536B     		ldr	r3, [r2, #52]
 357 0016 6FF30F03 		bfc	r3, #0, #16
 358 001a 43EA5013 		orr	r3, r3, r0, lsr #5
 359 001e 5363     		str	r3, [r2, #52]
 140:Core/Src/init.c **** }
 360              		.loc 1 140 1 is_stmt 0 view .LVU78
 361 0020 7047     		bx	lr
 362              	.L17:
 363 0022 00BF     		.align	2
 364              	.L16:
 365 0024 00000140 		.word	1073807360
 366 0028 1F85EB51 		.word	1374389535
 367              		.cfi_endproc
 368              	.LFE133:
 370              		.section	.text.Set_PWM_PA9_DutyCycle,"ax",%progbits
 371              		.align	1
 372              		.global	Set_PWM_PA9_DutyCycle
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	Set_PWM_PA9_DutyCycle:
 378              	.LVL4:
 379              	.LFB134:
 141:Core/Src/init.c **** 
 142:Core/Src/init.c **** 
 143:Core/Src/init.c **** void Set_PWM_PA9_DutyCycle(uint8_t percent)
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 10


 144:Core/Src/init.c **** {
 380              		.loc 1 144 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 145:Core/Src/init.c ****     if (percent > 100)                                      // –û–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–µ –º–∞–∫—Å–∏–º–
 385              		.loc 1 145 5 view .LVU80
 386              		.loc 1 145 8 is_stmt 0 view .LVU81
 387 0000 6428     		cmp	r0, #100
 388 0002 00D9     		bls	.L19
 146:Core/Src/init.c ****     {
 147:Core/Src/init.c ****         percent = 100;
 389              		.loc 1 147 17 view .LVU82
 390 0004 6420     		movs	r0, #100
 391              	.LVL5:
 392              	.L19:
 148:Core/Src/init.c ****     }
 149:Core/Src/init.c ****     
 150:Core/Src/init.c ****     uint32_t ccr2_value = (TIM1->ARR * percent) / 100;      // –ü–µ—Ä–µ–≤–æ–¥ –ø—Ä–æ—Ü–µ–Ω—Ç–æ–≤ –≤
 393              		.loc 1 150 5 is_stmt 1 view .LVU83
 394              		.loc 1 150 32 is_stmt 0 view .LVU84
 395 0006 074A     		ldr	r2, .L21
 396 0008 D36A     		ldr	r3, [r2, #44]
 397              		.loc 1 150 38 view .LVU85
 398 000a 03FB00F0 		mul	r0, r3, r0
 399              	.LVL6:
 400              		.loc 1 150 14 view .LVU86
 401 000e 064B     		ldr	r3, .L21+4
 402 0010 A3FB0030 		umull	r3, r0, r3, r0
 403              	.LVL7:
 151:Core/Src/init.c ****     MODIFY_REG(TIM1->CCR2, TIM_CCR2_CCR2_Msk, ccr2_value);  // –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º –Ω–æ–≤–æ–
 404              		.loc 1 151 5 is_stmt 1 view .LVU87
 405 0014 936B     		ldr	r3, [r2, #56]
 406 0016 6FF30F03 		bfc	r3, #0, #16
 407 001a 43EA5013 		orr	r3, r3, r0, lsr #5
 408 001e 9363     		str	r3, [r2, #56]
 152:Core/Src/init.c **** }...
 409              		.loc 1 152 1 is_stmt 0 view .LVU88
 410 0020 7047     		bx	lr
 411              	.L22:
 412 0022 00BF     		.align	2
 413              	.L21:
 414 0024 00000140 		.word	1073807360
 415 0028 1F85EB51 		.word	1374389535
 416              		.cfi_endproc
 417              	.LFE134:
 419              		.text
 420              	.Letext0:
 421              		.file 2 "C:/Private/Study/DMPT/Tools/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-eabi/include/mach
 422              		.file 3 "C:/Private/Study/DMPT/Tools/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-eabi/include/sys/
 423              		.file 4 "CMSIS/Include/core_cm4.h"
 424              		.file 5 "Core/Src/..\\Inc\\..\\..\\CMSIS\\Devices\\STM32F4xx\\Inc\\STM32F411xE\\stm32f411xe.h"
 425              		.file 6 "Core/Src/..\\Inc\\..\\..\\CMSIS\\Devices\\STM32F4xx\\Inc\\stm32f4xx.h"
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 init.c
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:21     .text.SysTick_Init:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:27     .text.SysTick_Init:00000000 SysTick_Init
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:69     .text.RCC_Init:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:75     .text.RCC_Init:00000000 RCC_Init
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:218    .text.RCC_Init:000000d8 $d
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:224    .text.TIM1_PWM_Init:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:230    .text.TIM1_PWM_Init:00000000 TIM1_PWM_Init
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:315    .text.TIM1_PWM_Init:000000a0 $d
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:322    .text.Set_PWM_PA8_DutyCycle:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:328    .text.Set_PWM_PA8_DutyCycle:00000000 Set_PWM_PA8_DutyCycle
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:365    .text.Set_PWM_PA8_DutyCycle:00000024 $d
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:371    .text.Set_PWM_PA9_DutyCycle:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:377    .text.Set_PWM_PA9_DutyCycle:00000000 Set_PWM_PA9_DutyCycle
C:\Users\lenovo\AppData\Local\Temp\cc8wqglq.s:414    .text.Set_PWM_PA9_DutyCycle:00000024 $d

NO UNDEFINED SYMBOLS
