; SMT-LIBv2 description generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-module timer_regs
(declare-sort |timer_regs_s| 0)
(declare-fun |timer_regs_is| (|timer_regs_s|) Bool)
; yosys-smt2-anyinit timer_regs#0 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_291"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#0| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_291
; yosys-smt2-register _witness_.anyinit_procdff_291 32
; yosys-smt2-wire _witness_.anyinit_procdff_291 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_291| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#0| state))
; yosys-smt2-anyinit timer_regs#1 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_296"], "smtname": 1, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#1| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_296
; yosys-smt2-register _witness_.anyinit_procdff_296 32
; yosys-smt2-wire _witness_.anyinit_procdff_296 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_296| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#1| state))
; yosys-smt2-anyinit timer_regs#2 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_301"], "smtname": 2, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#2| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_301
; yosys-smt2-register _witness_.anyinit_procdff_301 32
; yosys-smt2-wire _witness_.anyinit_procdff_301 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_301| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#2| state))
; yosys-smt2-anyinit timer_regs#3 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_306"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#3| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_306
; yosys-smt2-register _witness_.anyinit_procdff_306 32
; yosys-smt2-wire _witness_.anyinit_procdff_306 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_306| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#3| state))
; yosys-smt2-anyinit timer_regs#4 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_311"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#4| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_311
; yosys-smt2-register _witness_.anyinit_procdff_311 32
; yosys-smt2-wire _witness_.anyinit_procdff_311 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_311| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#4| state))
; yosys-smt2-anyinit timer_regs#5 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_316"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#5| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_316
; yosys-smt2-register _witness_.anyinit_procdff_316 32
; yosys-smt2-wire _witness_.anyinit_procdff_316 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_316| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#5| state))
; yosys-smt2-anyinit timer_regs#6 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_321"], "smtname": 6, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#6| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_321
; yosys-smt2-register _witness_.anyinit_procdff_321 32
; yosys-smt2-wire _witness_.anyinit_procdff_321 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_321| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#6| state))
(declare-fun |timer_regs#7| (|timer_regs_s|) (_ BitVec 6)) ; \addr
; yosys-smt2-input addr 6
; yosys-smt2-wire addr 6
; yosys-smt2-witness {"offset": 0, "path": ["\\addr"], "smtname": "addr", "smtoffset": 0, "type": "input", "width": 6}
(define-fun |timer_regs_n addr| ((state |timer_regs_s|)) (_ BitVec 6) (|timer_regs#7| state))
(declare-fun |timer_regs#8| (|timer_regs_s|) (_ BitVec 1)) ; \rst_n
(define-fun |timer_regs#9| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#0| state) #b00000000000000000000000000000000)) ; \reg_ctrl
; yosys-smt2-output cap_en 1
; yosys-smt2-wire cap_en 1
(define-fun |timer_regs_n cap_en| ((state |timer_regs_s|)) Bool (= ((_ extract 6 6) (|timer_regs#9| state)) #b1))
(declare-fun |timer_regs#10| (|timer_regs_s|) Bool) ; \capture_stb
; yosys-smt2-input capture_stb 1
; yosys-smt2-wire capture_stb 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_stb"], "smtname": "capture_stb", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n capture_stb| ((state |timer_regs_s|)) Bool (|timer_regs#10| state))
(declare-fun |timer_regs#11| (|timer_regs_s|) (_ BitVec 32)) ; \capture_val
; yosys-smt2-input capture_val 32
; yosys-smt2-wire capture_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_val"], "smtname": "capture_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_n capture_val| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#11| state))
(declare-fun |timer_regs#12| (|timer_regs_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n clk| ((state |timer_regs_s|)) Bool (|timer_regs#12| state))
(define-fun |timer_regs#13| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#3| state) #b00000000000000000000000000000000)) ; \reg_cmp
; yosys-smt2-output cmp_val 32
; yosys-smt2-wire cmp_val 32
(define-fun |timer_regs_n cmp_val| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#13| state))
(declare-fun |timer_regs#14| (|timer_regs_s|) Bool) ; \core_irq
; yosys-smt2-input core_irq 1
; yosys-smt2-wire core_irq 1
; yosys-smt2-witness {"offset": 0, "path": ["\\core_irq"], "smtname": "core_irq", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n core_irq| ((state |timer_regs_s|)) Bool (|timer_regs#14| state))
(declare-fun |timer_regs#15| (|timer_regs_s|) Bool) ; \cs
; yosys-smt2-input cs 1
; yosys-smt2-wire cs 1
; yosys-smt2-witness {"offset": 0, "path": ["\\cs"], "smtname": "cs", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n cs| ((state |timer_regs_s|)) Bool (|timer_regs#15| state))
(declare-fun |timer_regs#16| (|timer_regs_s|) (_ BitVec 32)) ; \current_val
; yosys-smt2-input current_val 32
; yosys-smt2-wire current_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\current_val"], "smtname": "current_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_n current_val| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#16| state))
; yosys-smt2-output dir 1
; yosys-smt2-wire dir 1
(define-fun |timer_regs_n dir| ((state |timer_regs_s|)) Bool (= ((_ extract 3 3) (|timer_regs#9| state)) #b1))
; yosys-smt2-output en 1
; yosys-smt2-wire en 1
(define-fun |timer_regs_n en| ((state |timer_regs_s|)) Bool (= ((_ extract 0 0) (|timer_regs#9| state)) #b1))
; yosys-smt2-output ext_en 1
; yosys-smt2-wire ext_en 1
(define-fun |timer_regs_n ext_en| ((state |timer_regs_s|)) Bool (= ((_ extract 5 5) (|timer_regs#9| state)) #b1))
(define-fun |timer_regs#17| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#6| state) #b00000000000000000000000000000000)) ; \reg_int_sts
(define-fun |timer_regs#18| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#5| state) #b00000000000000000000000000000000)) ; \reg_int_en
(define-fun |timer_regs#19| ((state |timer_regs_s|)) (_ BitVec 32) (bvand (|timer_regs#17| state) (|timer_regs#18| state))) ; $and$timer_regs.sv:80$81_Y
(define-fun |timer_regs#20| ((state |timer_regs_s|)) Bool (distinct (|timer_regs#19| state) #b00000000000000000000000000000000)) ; \intr_o
; yosys-smt2-output intr_o 1
; yosys-smt2-wire intr_o 1
(define-fun |timer_regs_n intr_o| ((state |timer_regs_s|)) Bool (|timer_regs#20| state))
(declare-fun |timer_regs#21| (|timer_regs_s|) Bool) ; \we
(define-fun |timer_regs#22| ((state |timer_regs_s|)) Bool (and (or  (|timer_regs#15| state) false) (or  (|timer_regs#21| state) false))) ; $logic_and$timer_regs.sv:122$87_Y
(define-fun |timer_regs#23| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b000100)) ; $eq$timer_regs.sv:73$78_Y
(define-fun |timer_regs#24| ((state |timer_regs_s|)) Bool (and (or  (|timer_regs#22| state) false) (or  (|timer_regs#23| state) false))) ; \load_cmd
; yosys-smt2-output load_cmd 1
; yosys-smt2-wire load_cmd 1
(define-fun |timer_regs_n load_cmd| ((state |timer_regs_s|)) Bool (|timer_regs#24| state))
(define-fun |timer_regs#25| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#1| state) #b00000000000000000000000000000000)) ; \reg_load
(declare-fun |timer_regs#26| (|timer_regs_s|) (_ BitVec 32)) ; \wdata
(define-fun |timer_regs#27| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#24| state) (|timer_regs#26| state) (|timer_regs#25| state))) ; \load_val
; yosys-smt2-output load_val 32
; yosys-smt2-wire load_val 32
(define-fun |timer_regs_n load_val| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#27| state))
; yosys-smt2-output mode 1
; yosys-smt2-wire mode 1
(define-fun |timer_regs_n mode| ((state |timer_regs_s|)) Bool (= ((_ extract 1 1) (|timer_regs#9| state)) #b1))
; yosys-smt2-output pre_en 1
; yosys-smt2-wire pre_en 1
(define-fun |timer_regs_n pre_en| ((state |timer_regs_s|)) Bool (= ((_ extract 2 2) (|timer_regs#9| state)) #b1))
(define-fun |timer_regs#28| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#2| state) #b00000000000000000000000000000000)) ; \reg_pre
; yosys-smt2-output pre_val 16
; yosys-smt2-wire pre_val 16
(define-fun |timer_regs_n pre_val| ((state |timer_regs_s|)) (_ BitVec 16) ((_ extract 15 0) (|timer_regs#28| state)))
; yosys-smt2-output pwm_en 1
; yosys-smt2-wire pwm_en 1
(define-fun |timer_regs_n pwm_en| ((state |timer_regs_s|)) Bool (= ((_ extract 4 4) (|timer_regs#9| state)) #b1))
(define-fun |timer_regs#29| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#4| state) #b00000000000000000000000000000000)) ; \reg_cap
(define-fun |timer_regs#30| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b011100)) ; $procmux$144_CMP
(define-fun |timer_regs#31| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b011000)) ; $procmux$114_CMP
(define-fun |timer_regs#32| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b010100)) ; $procmux$101_CMP
(define-fun |timer_regs#33| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b010000)) ; $procmux$106_CMP
(define-fun |timer_regs#34| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b001100)) ; $procmux$121_CMP
(define-fun |timer_regs#35| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b001000)) ; $procmux$149_CMP
(define-fun |timer_regs#36| ((state |timer_regs_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_regs#7| state)) #b1) (= ((_ extract 1 1) (|timer_regs#7| state)) #b1) (= ((_ extract 2 2) (|timer_regs#7| state)) #b1) (= ((_ extract 3 3) (|timer_regs#7| state)) #b1) (= ((_ extract 4 4) (|timer_regs#7| state)) #b1) (= ((_ extract 5 5) (|timer_regs#7| state)) #b1)))) ; $procmux$138_CMP
(define-fun |timer_regs#37| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#36| state) (|timer_regs#9| state) (ite (|timer_regs#23| state) (|timer_regs#25| state) (ite (|timer_regs#35| state) (|timer_regs#16| state) (ite (|timer_regs#34| state) (|timer_regs#28| state) (ite (|timer_regs#33| state) (|timer_regs#18| state) (ite (|timer_regs#32| state) (|timer_regs#17| state) (ite (|timer_regs#31| state) (|timer_regs#13| state) (ite (|timer_regs#30| state) (|timer_regs#29| state) #b00000000000000000000000000000000))))))))) ; $2\rdata[31:0]
(define-fun |timer_regs#38| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#15| state) (|timer_regs#37| state) #b00000000000000000000000000000000)) ; \rdata
; yosys-smt2-output rdata 32
; yosys-smt2-wire rdata 32
(define-fun |timer_regs_n rdata| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#38| state))
; yosys-smt2-wire reg_cap 32
(define-fun |timer_regs_n reg_cap| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#29| state))
; yosys-smt2-wire reg_cmp 32
(define-fun |timer_regs_n reg_cmp| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#13| state))
; yosys-smt2-wire reg_ctrl 32
(define-fun |timer_regs_n reg_ctrl| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#9| state))
; yosys-smt2-wire reg_int_en 32
(define-fun |timer_regs_n reg_int_en| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#18| state))
; yosys-smt2-wire reg_int_sts 32
(define-fun |timer_regs_n reg_int_sts| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#17| state))
; yosys-smt2-wire reg_load 32
(define-fun |timer_regs_n reg_load| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#25| state))
; yosys-smt2-wire reg_pre 32
(define-fun |timer_regs_n reg_pre| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#28| state))
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n rst_n| ((state |timer_regs_s|)) Bool (= ((_ extract 0 0) (|timer_regs#8| state)) #b1))
; yosys-smt2-input wdata 32
; yosys-smt2-wire wdata 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wdata"], "smtname": "wdata", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_n wdata| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#26| state))
; yosys-smt2-input we 1
; yosys-smt2-wire we 1
; yosys-smt2-witness {"offset": 0, "path": ["\\we"], "smtname": "we", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n we| ((state |timer_regs_s|)) Bool (|timer_regs#21| state))
(define-fun |timer_regs#39| ((state |timer_regs_s|)) (_ BitVec 1) (bvnot (ite (|timer_regs#12| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$550
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$551
(define-fun |timer_regs_u 0| ((state |timer_regs_s|)) Bool (or (= ((_ extract 0 0) (|timer_regs#39| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$551
(define-fun |timer_regs#40| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#14| state) #b1 ((_ extract 0 0) (|timer_regs#17| state)))) ; $procmux$96_Y
(define-fun |timer_regs#41| ((state |timer_regs_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_regs#26| state)) #b1) #b0 (|timer_regs#40| state))) ; $procmux$98_Y
(define-fun |timer_regs#42| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#32| state) (|timer_regs#41| state) (|timer_regs#40| state))) ; $procmux$100_Y
(define-fun |timer_regs#43| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#22| state) (|timer_regs#42| state) (|timer_regs#40| state))) ; $0\reg_int_sts[31:0] [0]
(define-fun |timer_regs#44| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#10| state) #b1 ((_ extract 1 1) (|timer_regs#17| state)))) ; $procmux$88_Y
(define-fun |timer_regs#45| ((state |timer_regs_s|)) (_ BitVec 1) (ite (= ((_ extract 1 1) (|timer_regs#26| state)) #b1) #b0 (|timer_regs#44| state))) ; $procmux$90_Y
(define-fun |timer_regs#46| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#32| state) (|timer_regs#45| state) (|timer_regs#44| state))) ; $procmux$92_Y
(define-fun |timer_regs#47| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#22| state) (|timer_regs#46| state) (|timer_regs#44| state))) ; $0\reg_int_sts[31:0] [1]
(define-fun |timer_regs#48| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (concat ((_ extract 31 2) (|timer_regs#17| state)) (concat (|timer_regs#47| state) (|timer_regs#43| state))) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$504
(define-fun |timer_regs#49| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#33| state) (|timer_regs#26| state) (|timer_regs#18| state))) ; $procmux$105_Y
(define-fun |timer_regs#50| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#22| state) (|timer_regs#49| state) (|timer_regs#18| state))) ; $0\reg_int_en[31:0]
(define-fun |timer_regs#51| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#50| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$502
(define-fun |timer_regs#52| ((state |timer_regs_s|)) Bool (and (or  (|timer_regs#10| state) false) (or  (= ((_ extract 6 6) (|timer_regs#9| state)) #b1) false))) ; $logic_and$timer_regs.sv:117$86_Y
(define-fun |timer_regs#53| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#52| state) (|timer_regs#11| state) (|timer_regs#29| state))) ; $0\reg_cap[31:0]
(define-fun |timer_regs#54| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#53| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$500
(define-fun |timer_regs#55| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#31| state) (|timer_regs#26| state) (|timer_regs#13| state))) ; $procmux$113_Y
(define-fun |timer_regs#56| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#22| state) (|timer_regs#55| state) (|timer_regs#13| state))) ; $0\reg_cmp[31:0]
(define-fun |timer_regs#57| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#56| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$498
(define-fun |timer_regs#58| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#34| state) (|timer_regs#26| state) (|timer_regs#28| state))) ; $procmux$120_Y
(define-fun |timer_regs#59| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#22| state) (|timer_regs#58| state) (|timer_regs#28| state))) ; $0\reg_pre[31:0]
(define-fun |timer_regs#60| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#59| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$496
(define-fun |timer_regs#61| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#23| state) (|timer_regs#26| state) (|timer_regs#25| state))) ; $procmux$128_Y
(define-fun |timer_regs#62| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#22| state) (|timer_regs#61| state) (|timer_regs#25| state))) ; $0\reg_load[31:0]
(define-fun |timer_regs#63| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#62| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$494
(define-fun |timer_regs#64| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#36| state) (|timer_regs#26| state) (|timer_regs#9| state))) ; $procmux$137_Y
(define-fun |timer_regs#65| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#22| state) (|timer_regs#64| state) (|timer_regs#9| state))) ; $0\reg_ctrl[31:0]
(define-fun |timer_regs#66| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#65| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$492
(define-fun |timer_regs_a| ((state |timer_regs_s|)) Bool true)
(define-fun |timer_regs_u| ((state |timer_regs_s|)) Bool 
  (|timer_regs_u 0| state)
)
(define-fun |timer_regs_i| ((state |timer_regs_s|)) Bool true)
(define-fun |timer_regs_h| ((state |timer_regs_s|)) Bool true)
(define-fun |timer_regs_t| ((state |timer_regs_s|) (next_state |timer_regs_s|)) Bool (and
  (= (|timer_regs#48| state) (|timer_regs#6| next_state)) ; $procdff$321 \_witness_.anyinit_procdff_321
  (= (|timer_regs#51| state) (|timer_regs#5| next_state)) ; $procdff$316 \_witness_.anyinit_procdff_316
  (= (|timer_regs#54| state) (|timer_regs#4| next_state)) ; $procdff$311 \_witness_.anyinit_procdff_311
  (= (|timer_regs#57| state) (|timer_regs#3| next_state)) ; $procdff$306 \_witness_.anyinit_procdff_306
  (= (|timer_regs#60| state) (|timer_regs#2| next_state)) ; $procdff$301 \_witness_.anyinit_procdff_301
  (= (|timer_regs#63| state) (|timer_regs#1| next_state)) ; $procdff$296 \_witness_.anyinit_procdff_296
  (= (|timer_regs#66| state) (|timer_regs#0| next_state)) ; $procdff$291 \_witness_.anyinit_procdff_291
)) ; end of module timer_regs
; yosys-smt2-module timer_core
(declare-sort |timer_core_s| 0)
(declare-fun |timer_core_is| (|timer_core_s|) Bool)
; yosys-smt2-anyinit timer_core#0 1 timer_core.sv:123.5-162.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_326"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#0| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_326
; yosys-smt2-register _witness_.anyinit_procdff_326 1
; yosys-smt2-wire _witness_.anyinit_procdff_326 1
(define-fun |timer_core_n _witness_.anyinit_procdff_326| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#0| state)) #b1))
; yosys-smt2-anyinit timer_core#1 1 timer_core.sv:123.5-162.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_331"], "smtname": 1, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#1| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_331
; yosys-smt2-register _witness_.anyinit_procdff_331 1
; yosys-smt2-wire _witness_.anyinit_procdff_331 1
(define-fun |timer_core_n _witness_.anyinit_procdff_331| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#1| state)) #b1))
; yosys-smt2-anyinit timer_core#2 32 timer_core.sv:123.5-162.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_336"], "smtname": 2, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_core#2| (|timer_core_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_336
; yosys-smt2-register _witness_.anyinit_procdff_336 32
; yosys-smt2-wire _witness_.anyinit_procdff_336 32
(define-fun |timer_core_n _witness_.anyinit_procdff_336| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#2| state))
; yosys-smt2-anyinit timer_core#3 1 timer_core.sv:111.5-120.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_341"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#3| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_341
; yosys-smt2-register _witness_.anyinit_procdff_341 1
; yosys-smt2-wire _witness_.anyinit_procdff_341 1
(define-fun |timer_core_n _witness_.anyinit_procdff_341| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#3| state)) #b1))
; yosys-smt2-anyinit timer_core#4 16 timer_core.sv:80.5-104.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_346"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 16}
(declare-fun |timer_core#4| (|timer_core_s|) (_ BitVec 16)) ; \_witness_.anyinit_procdff_346
; yosys-smt2-register _witness_.anyinit_procdff_346 16
; yosys-smt2-wire _witness_.anyinit_procdff_346 16
(define-fun |timer_core_n _witness_.anyinit_procdff_346| ((state |timer_core_s|)) (_ BitVec 16) (|timer_core#4| state))
; yosys-smt2-anyinit timer_core#5 1 timer_core.sv:80.5-104.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_351"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#5| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_351
; yosys-smt2-register _witness_.anyinit_procdff_351 1
; yosys-smt2-wire _witness_.anyinit_procdff_351 1
(define-fun |timer_core_n _witness_.anyinit_procdff_351| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#5| state)) #b1))
; yosys-smt2-anyinit timer_core#6 1 timer_core.sv:67.5-77.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_356"], "smtname": 6, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#6| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_356
; yosys-smt2-register _witness_.anyinit_procdff_356 1
; yosys-smt2-wire _witness_.anyinit_procdff_356 1
(define-fun |timer_core_n _witness_.anyinit_procdff_356| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#6| state)) #b1))
; yosys-smt2-anyinit timer_core#7 32 timer_core.sv:67.5-77.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_361"], "smtname": 7, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_core#7| (|timer_core_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_361
; yosys-smt2-register _witness_.anyinit_procdff_361 32
; yosys-smt2-wire _witness_.anyinit_procdff_361 32
(define-fun |timer_core_n _witness_.anyinit_procdff_361| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#7| state))
; yosys-smt2-anyinit timer_core#8 1 timer_core.sv:53.5-61.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_366"], "smtname": 8, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#8| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_366
; yosys-smt2-register _witness_.anyinit_procdff_366 1
; yosys-smt2-wire _witness_.anyinit_procdff_366 1
(define-fun |timer_core_n _witness_.anyinit_procdff_366| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#8| state)) #b1))
; yosys-smt2-anyinit timer_core#9 1 timer_core.sv:53.5-61.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_371"], "smtname": 9, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#9| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_371
; yosys-smt2-register _witness_.anyinit_procdff_371 1
; yosys-smt2-wire _witness_.anyinit_procdff_371 1
(define-fun |timer_core_n _witness_.anyinit_procdff_371| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#9| state)) #b1))
(declare-fun |timer_core#10| (|timer_core_s|) (_ BitVec 1)) ; \rst_n
(define-fun |timer_core#11| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#9| state) #b0)) ; \capture_d
; yosys-smt2-wire capture_d 1
(define-fun |timer_core_n capture_d| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#11| state)) #b1))
(declare-fun |timer_core#12| (|timer_core_s|) Bool) ; \capture_i
; yosys-smt2-input capture_i 1
; yosys-smt2-wire capture_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_i"], "smtname": "capture_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n capture_i| ((state |timer_core_s|)) Bool (|timer_core#12| state))
(define-fun |timer_core#13| ((state |timer_core_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core#11| state)) #b1) false))) ; $logic_not$timer_core.sv:63$36_Y
(define-fun |timer_core#14| ((state |timer_core_s|)) Bool (and (or  (|timer_core#12| state) false) (or  (|timer_core#13| state) false))) ; \capture_re
; yosys-smt2-wire capture_re 1
(define-fun |timer_core_n capture_re| ((state |timer_core_s|)) Bool (|timer_core#14| state))
(define-fun |timer_core#15| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#6| state) #b0)) ; \capture_stb
; yosys-smt2-output capture_stb 1
; yosys-smt2-wire capture_stb 1
(define-fun |timer_core_n capture_stb| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#15| state)) #b1))
(define-fun |timer_core#16| ((state |timer_core_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#7| state) #b00000000000000000000000000000000)) ; \capture_val
; yosys-smt2-output capture_val 32
; yosys-smt2-wire capture_val 32
(define-fun |timer_core_n capture_val| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#16| state))
(declare-fun |timer_core#17| (|timer_core_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n clk| ((state |timer_core_s|)) Bool (|timer_core#17| state))
(define-fun |timer_core#18| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#5| state) #b0)) ; \clk_tick
; yosys-smt2-wire clk_tick 1
(define-fun |timer_core_n clk_tick| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#18| state)) #b1))
(declare-fun |timer_core#19| (|timer_core_s|) (_ BitVec 32)) ; \cmp_val
; yosys-smt2-input cmp_val 32
; yosys-smt2-wire cmp_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\cmp_val"], "smtname": "cmp_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_core_n cmp_val| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#19| state))
(define-fun |timer_core#20| ((state |timer_core_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#2| state) #b00000000000000000000000000000000)) ; \counter
; yosys-smt2-wire counter 32
(define-fun |timer_core_n counter| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#20| state))
; yosys-smt2-output current_val 32
; yosys-smt2-wire current_val 32
(define-fun |timer_core_n current_val| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#20| state))
(declare-fun |timer_core#21| (|timer_core_s|) Bool) ; \dir
; yosys-smt2-input dir 1
; yosys-smt2-wire dir 1
; yosys-smt2-witness {"offset": 0, "path": ["\\dir"], "smtname": "dir", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n dir| ((state |timer_core_s|)) Bool (|timer_core#21| state))
(declare-fun |timer_core#22| (|timer_core_s|) Bool) ; \en
; yosys-smt2-input en 1
; yosys-smt2-wire en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\en"], "smtname": "en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n en| ((state |timer_core_s|)) Bool (|timer_core#22| state))
(declare-fun |timer_core#23| (|timer_core_s|) Bool) ; \ext_en
; yosys-smt2-input ext_en 1
; yosys-smt2-wire ext_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_en"], "smtname": "ext_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n ext_en| ((state |timer_core_s|)) Bool (|timer_core#23| state))
(define-fun |timer_core#24| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#8| state) #b0)) ; \ext_meas_d
; yosys-smt2-wire ext_meas_d 1
(define-fun |timer_core_n ext_meas_d| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#24| state)) #b1))
(declare-fun |timer_core#25| (|timer_core_s|) Bool) ; \ext_meas_i
; yosys-smt2-input ext_meas_i 1
; yosys-smt2-wire ext_meas_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_meas_i"], "smtname": "ext_meas_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n ext_meas_i| ((state |timer_core_s|)) Bool (|timer_core#25| state))
(define-fun |timer_core#26| ((state |timer_core_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core#24| state)) #b1) false))) ; $logic_not$timer_core.sv:62$34_Y
(define-fun |timer_core#27| ((state |timer_core_s|)) Bool (and (or  (|timer_core#25| state) false) (or  (|timer_core#26| state) false))) ; \ext_tick
; yosys-smt2-wire ext_meas_re 1
(define-fun |timer_core_n ext_meas_re| ((state |timer_core_s|)) Bool (|timer_core#27| state))
; yosys-smt2-wire ext_tick 1
(define-fun |timer_core_n ext_tick| ((state |timer_core_s|)) Bool (|timer_core#27| state))
(define-fun |timer_core#28| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#1| state) #b0)) ; \irq
; yosys-smt2-output irq 1
; yosys-smt2-wire irq 1
(define-fun |timer_core_n irq| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#28| state)) #b1))
(declare-fun |timer_core#29| (|timer_core_s|) Bool) ; \load_cmd
; yosys-smt2-input load_cmd 1
; yosys-smt2-wire load_cmd 1
; yosys-smt2-witness {"offset": 0, "path": ["\\load_cmd"], "smtname": "load_cmd", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n load_cmd| ((state |timer_core_s|)) Bool (|timer_core#29| state))
(declare-fun |timer_core#30| (|timer_core_s|) (_ BitVec 32)) ; \load_val
; yosys-smt2-input load_val 32
; yosys-smt2-wire load_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\load_val"], "smtname": "load_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_core_n load_val| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#30| state))
(declare-fun |timer_core#31| (|timer_core_s|) Bool) ; \mode
; yosys-smt2-input mode 1
; yosys-smt2-wire mode 1
; yosys-smt2-witness {"offset": 0, "path": ["\\mode"], "smtname": "mode", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n mode| ((state |timer_core_s|)) Bool (|timer_core#31| state))
(define-fun |timer_core#32| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#3| state) #b0)) ; \op_done
; yosys-smt2-wire op_done 1
(define-fun |timer_core_n op_done| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#32| state)) #b1))
(declare-fun |timer_core#33| (|timer_core_s|) Bool) ; \pre_en
; yosys-smt2-input pre_en 1
; yosys-smt2-wire pre_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\pre_en"], "smtname": "pre_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n pre_en| ((state |timer_core_s|)) Bool (|timer_core#33| state))
(declare-fun |timer_core#34| (|timer_core_s|) (_ BitVec 16)) ; \pre_val
; yosys-smt2-input pre_val 16
; yosys-smt2-wire pre_val 16
; yosys-smt2-witness {"offset": 0, "path": ["\\pre_val"], "smtname": "pre_val", "smtoffset": 0, "type": "input", "width": 16}
(define-fun |timer_core_n pre_val| ((state |timer_core_s|)) (_ BitVec 16) (|timer_core#34| state))
(define-fun |timer_core#35| ((state |timer_core_s|)) (_ BitVec 16) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#4| state) #b0000000000000000)) ; \prescaler
; yosys-smt2-wire prescaler 16
(define-fun |timer_core_n prescaler| ((state |timer_core_s|)) (_ BitVec 16) (|timer_core#35| state))
(declare-fun |timer_core#36| (|timer_core_s|) Bool) ; \pwm_en
; yosys-smt2-input pwm_en 1
; yosys-smt2-wire pwm_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\pwm_en"], "smtname": "pwm_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n pwm_en| ((state |timer_core_s|)) Bool (|timer_core#36| state))
(define-fun |timer_core#37| ((state |timer_core_s|)) Bool (bvule (|timer_core#20| state) (|timer_core#19| state))) ; $le$timer_core.sv:184$75_Y
(define-fun |timer_core#38| ((state |timer_core_s|)) Bool (bvult (|timer_core#20| state) (|timer_core#19| state))) ; $lt$timer_core.sv:188$76_Y
(define-fun |timer_core#39| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#21| state) (ite (|timer_core#38| state) #b1 #b0) (ite (|timer_core#37| state) #b1 #b0))) ; $2\pwm_o[0:0]
(define-fun |timer_core#40| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#36| state) (|timer_core#39| state) #b0)) ; \pwm_o
; yosys-smt2-output pwm_o 1
; yosys-smt2-wire pwm_o 1
(define-fun |timer_core_n pwm_o| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#40| state)) #b1))
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n rst_n| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#10| state)) #b1))
(define-fun |timer_core#41| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#23| state) (ite (|timer_core#27| state) #b1 #b0) (|timer_core#18| state))) ; \tick
; yosys-smt2-wire tick 1
(define-fun |timer_core_n tick| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#41| state)) #b1))
(define-fun |timer_core#42| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#0| state) #b0)) ; \trigger_o
; yosys-smt2-output trigger_o 1
; yosys-smt2-wire trigger_o 1
(define-fun |timer_core_n trigger_o| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#42| state)) #b1))
(define-fun |timer_core#43| ((state |timer_core_s|)) (_ BitVec 1) (bvnot (ite (|timer_core#17| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$547
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$548
(define-fun |timer_core_u 0| ((state |timer_core_s|)) Bool (or (= ((_ extract 0 0) (|timer_core#43| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$548
(define-fun |timer_core#44| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (ite (|timer_core#12| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:3457:Mux$490
(define-fun |timer_core#45| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (ite (|timer_core#25| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:3457:Mux$488
(define-fun |timer_core#46| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#14| state) (|timer_core#20| state) (|timer_core#16| state))) ; $0\capture_val[31:0]
(define-fun |timer_core#47| ((state |timer_core_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#46| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$486
(define-fun |timer_core#48| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#14| state) #b1 #b0)) ; $0\capture_stb[0:0]
(define-fun |timer_core#49| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#48| state) #b0)) ; $auto$rtlil.cc:3457:Mux$484
(define-fun |timer_core#50| ((state |timer_core_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core#35| state)) #b1) (= ((_ extract 1 1) (|timer_core#35| state)) #b1) (= ((_ extract 2 2) (|timer_core#35| state)) #b1) (= ((_ extract 3 3) (|timer_core#35| state)) #b1) (= ((_ extract 4 4) (|timer_core#35| state)) #b1) (= ((_ extract 5 5) (|timer_core#35| state)) #b1) (= ((_ extract 6 6) (|timer_core#35| state)) #b1) (= ((_ extract 7 7) (|timer_core#35| state)) #b1) (= ((_ extract 8 8) (|timer_core#35| state)) #b1) (= ((_ extract 9 9) (|timer_core#35| state)) #b1) (= ((_ extract 10 10) (|timer_core#35| state)) #b1) (= ((_ extract 11 11) (|timer_core#35| state)) #b1) (= ((_ extract 12 12) (|timer_core#35| state)) #b1) (= ((_ extract 13 13) (|timer_core#35| state)) #b1) (= ((_ extract 14 14) (|timer_core#35| state)) #b1) (= ((_ extract 15 15) (|timer_core#35| state)) #b1)))) ; $eq$timer_core.sv:89$44_Y
(define-fun |timer_core#51| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#50| state) #b1 #b0)) ; $procmux$230_Y
(define-fun |timer_core#52| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#33| state) (|timer_core#51| state) #b1)) ; $procmux$232_Y
(define-fun |timer_core#53| ((state |timer_core_s|)) Bool (not (or  (|timer_core#23| state) false))) ; $logic_not$timer_core.sv:87$42_Y
(define-fun |timer_core#54| ((state |timer_core_s|)) Bool (and (or  (|timer_core#22| state) false) (or  (|timer_core#53| state) false))) ; $logic_and$timer_core.sv:87$43_Y
(define-fun |timer_core#55| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#54| state) (|timer_core#52| state) #b0)) ; $procmux$234_Y
(define-fun |timer_core#56| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#29| state) #b0 (|timer_core#55| state))) ; $0\clk_tick[0:0]
(define-fun |timer_core#57| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#56| state) #b0)) ; $auto$rtlil.cc:3457:Mux$482
(define-fun |timer_core#58| ((state |timer_core_s|)) (_ BitVec 16) (bvsub (|timer_core#35| state) #b0000000000000001)) ; $auto$wreduce.cc:514:run$408 [15:0]
(define-fun |timer_core#59| ((state |timer_core_s|)) (_ BitVec 16) (ite (|timer_core#50| state) (|timer_core#34| state) (|timer_core#58| state))) ; $procmux$242_Y
(define-fun |timer_core#60| ((state |timer_core_s|)) (_ BitVec 16) (ite (|timer_core#33| state) (|timer_core#59| state) #b0000000000000000)) ; $procmux$244_Y
(define-fun |timer_core#61| ((state |timer_core_s|)) (_ BitVec 16) (ite (|timer_core#54| state) (|timer_core#60| state) (|timer_core#35| state))) ; $procmux$246_Y
(define-fun |timer_core#62| ((state |timer_core_s|)) (_ BitVec 16) (ite (|timer_core#29| state) (|timer_core#34| state) (|timer_core#61| state))) ; $0\prescaler[15:0]
(define-fun |timer_core#63| ((state |timer_core_s|)) (_ BitVec 16) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#62| state) #b0000000000000000)) ; $auto$rtlil.cc:3457:Mux$480
(define-fun |timer_core#64| ((state |timer_core_s|)) Bool (= (|timer_core#20| state) (|timer_core#30| state))) ; $eq$timer_core.sv:118$60_Y
(define-fun |timer_core#65| ((state |timer_core_s|)) Bool (and (or  (|timer_core#21| state) false) (or  (|timer_core#64| state) false))) ; $logic_and$timer_core.sv:118$61_Y
(define-fun |timer_core#66| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#65| state) #b1 (|timer_core#32| state))) ; $procmux$217_Y
(define-fun |timer_core#67| ((state |timer_core_s|)) (_ BitVec 1) (bvnot (ite (|timer_core#21| state) #b1 #b0))) ; $eq$timer_core.sv:117$56_Y
(define-fun |timer_core#68| ((state |timer_core_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core#20| state)) #b1) (= ((_ extract 1 1) (|timer_core#20| state)) #b1) (= ((_ extract 2 2) (|timer_core#20| state)) #b1) (= ((_ extract 3 3) (|timer_core#20| state)) #b1) (= ((_ extract 4 4) (|timer_core#20| state)) #b1) (= ((_ extract 5 5) (|timer_core#20| state)) #b1) (= ((_ extract 6 6) (|timer_core#20| state)) #b1) (= ((_ extract 7 7) (|timer_core#20| state)) #b1) (= ((_ extract 8 8) (|timer_core#20| state)) #b1) (= ((_ extract 9 9) (|timer_core#20| state)) #b1) (= ((_ extract 10 10) (|timer_core#20| state)) #b1) (= ((_ extract 11 11) (|timer_core#20| state)) #b1) (= ((_ extract 12 12) (|timer_core#20| state)) #b1) (= ((_ extract 13 13) (|timer_core#20| state)) #b1) (= ((_ extract 14 14) (|timer_core#20| state)) #b1) (= ((_ extract 15 15) (|timer_core#20| state)) #b1) (= ((_ extract 16 16) (|timer_core#20| state)) #b1) (= ((_ extract 17 17) (|timer_core#20| state)) #b1) (= ((_ extract 18 18) (|timer_core#20| state)) #b1) (= ((_ extract 19 19) (|timer_core#20| state)) #b1) (= ((_ extract 20 20) (|timer_core#20| state)) #b1) (= ((_ extract 21 21) (|timer_core#20| state)) #b1) (= ((_ extract 22 22) (|timer_core#20| state)) #b1) (= ((_ extract 23 23) (|timer_core#20| state)) #b1) (= ((_ extract 24 24) (|timer_core#20| state)) #b1) (= ((_ extract 25 25) (|timer_core#20| state)) #b1) (= ((_ extract 26 26) (|timer_core#20| state)) #b1) (= ((_ extract 27 27) (|timer_core#20| state)) #b1) (= ((_ extract 28 28) (|timer_core#20| state)) #b1) (= ((_ extract 29 29) (|timer_core#20| state)) #b1) (= ((_ extract 30 30) (|timer_core#20| state)) #b1) (= ((_ extract 31 31) (|timer_core#20| state)) #b1)))) ; $eq$timer_core.sv:117$57_Y
(define-fun |timer_core#69| ((state |timer_core_s|)) Bool (and (or  (= ((_ extract 0 0) (|timer_core#67| state)) #b1) false) (or  (|timer_core#68| state) false))) ; $logic_and$timer_core.sv:117$58_Y
(define-fun |timer_core#70| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#69| state) #b1 (|timer_core#66| state))) ; $procmux$220_Y
(define-fun |timer_core#71| ((state |timer_core_s|)) Bool (and (or  (|timer_core#22| state) false) (or  (= ((_ extract 0 0) (|timer_core#41| state)) #b1) false))) ; $logic_and$timer_core.sv:116$51_Y
(define-fun |timer_core#72| ((state |timer_core_s|)) Bool (not (or  (|timer_core#31| state) false))) ; $logic_not$timer_core.sv:116$52_Y
(define-fun |timer_core#73| ((state |timer_core_s|)) Bool (and (or  (|timer_core#71| state) false) (or  (|timer_core#72| state) false))) ; $logic_and$timer_core.sv:116$53_Y
(define-fun |timer_core#74| ((state |timer_core_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core#32| state)) #b1) false))) ; $logic_not$timer_core.sv:116$54_Y
(define-fun |timer_core#75| ((state |timer_core_s|)) Bool (and (or  (|timer_core#73| state) false) (or  (|timer_core#74| state) false))) ; $logic_and$timer_core.sv:116$55_Y
(define-fun |timer_core#76| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#75| state) (|timer_core#70| state) (|timer_core#32| state))) ; $procmux$222_Y
(define-fun |timer_core#77| ((state |timer_core_s|)) Bool (not (or  (|timer_core#22| state) false))) ; $logic_not$timer_core.sv:114$49_Y
(define-fun |timer_core#78| ((state |timer_core_s|)) Bool (or  (|timer_core#29| state) false  (|timer_core#77| state) false)) ; $logic_or$timer_core.sv:114$50_Y
(define-fun |timer_core#79| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#78| state) #b0 (|timer_core#76| state))) ; $0\op_done[0:0]
(define-fun |timer_core#80| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#79| state) #b0)) ; $auto$rtlil.cc:3457:Mux$478
(define-fun |timer_core#81| ((state |timer_core_s|)) (_ BitVec 32) (bvsub (|timer_core#20| state) #b00000000000000000000000000000001)) ; $sub$timer_core.sv:141$69_Y
(define-fun |timer_core#82| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#31| state) (|timer_core#30| state) #b00000000000000000000000000000000)) ; $procmux$206_Y
(define-fun |timer_core#83| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#68| state) (|timer_core#82| state) (|timer_core#81| state))) ; $procmux$208_Y
(define-fun |timer_core#84| ((state |timer_core_s|)) (_ BitVec 32) (bvadd (|timer_core#20| state) #b00000000000000000000000000000001)) ; $add$timer_core.sv:153$71_Y
(define-fun |timer_core#85| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#31| state) #b00000000000000000000000000000000 (|timer_core#30| state))) ; $procmux$199_Y
(define-fun |timer_core#86| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#64| state) (|timer_core#85| state) (|timer_core#84| state))) ; $procmux$201_Y
(define-fun |timer_core#87| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#21| state) (|timer_core#86| state) (|timer_core#83| state))) ; $procmux$210_Y
(define-fun |timer_core#88| ((state |timer_core_s|)) Bool (and (or  (|timer_core#71| state) false) (or  (|timer_core#74| state) false))) ; $logic_and$timer_core.sv:132$66_Y
(define-fun |timer_core#89| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#88| state) (|timer_core#87| state) (|timer_core#20| state))) ; $procmux$212_Y
(define-fun |timer_core#90| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#29| state) (|timer_core#30| state) (|timer_core#89| state))) ; $0\counter[31:0]
(define-fun |timer_core#91| ((state |timer_core_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#90| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$476
(define-fun |timer_core#92| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#68| state) #b1 #b0)) ; $procmux$172_Y
(define-fun |timer_core#93| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#64| state) #b1 #b0)) ; $procmux$168_Y
(define-fun |timer_core#94| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#21| state) (|timer_core#93| state) (|timer_core#92| state))) ; $procmux$174_Y
(define-fun |timer_core#95| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#88| state) (|timer_core#94| state) #b0)) ; $procmux$176_Y
(define-fun |timer_core#96| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#29| state) #b0 (|timer_core#95| state))) ; $0\irq[0:0]
(define-fun |timer_core#97| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#96| state) #b0)) ; $auto$rtlil.cc:3457:Mux$472
(define-fun |timer_core_a| ((state |timer_core_s|)) Bool true)
(define-fun |timer_core_u| ((state |timer_core_s|)) Bool 
  (|timer_core_u 0| state)
)
(define-fun |timer_core_i| ((state |timer_core_s|)) Bool true)
(define-fun |timer_core_h| ((state |timer_core_s|)) Bool true)
(define-fun |timer_core_t| ((state |timer_core_s|) (next_state |timer_core_s|)) Bool (and
  (= (|timer_core#44| state) (|timer_core#9| next_state)) ; $procdff$371 \_witness_.anyinit_procdff_371
  (= (|timer_core#45| state) (|timer_core#8| next_state)) ; $procdff$366 \_witness_.anyinit_procdff_366
  (= (|timer_core#47| state) (|timer_core#7| next_state)) ; $procdff$361 \_witness_.anyinit_procdff_361
  (= (|timer_core#49| state) (|timer_core#6| next_state)) ; $procdff$356 \_witness_.anyinit_procdff_356
  (= (|timer_core#57| state) (|timer_core#5| next_state)) ; $procdff$351 \_witness_.anyinit_procdff_351
  (= (|timer_core#63| state) (|timer_core#4| next_state)) ; $procdff$346 \_witness_.anyinit_procdff_346
  (= (|timer_core#80| state) (|timer_core#3| next_state)) ; $procdff$341 \_witness_.anyinit_procdff_341
  (= (|timer_core#91| state) (|timer_core#2| next_state)) ; $procdff$336 \_witness_.anyinit_procdff_336
  (= (|timer_core#97| state) (|timer_core#1| next_state)) ; $procdff$331 \_witness_.anyinit_procdff_331
  (= (|timer_core#97| state) (|timer_core#0| next_state)) ; $procdff$326 \_witness_.anyinit_procdff_326
)) ; end of module timer_core
; yosys-smt2-module timer_axi
(declare-sort |timer_axi_s| 0)
(declare-fun |timer_axi_is| (|timer_axi_s|) Bool)
; yosys-smt2-anyinit timer_axi#0 1 timer_axi.sv:99.5-117.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_377"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_axi#0| (|timer_axi_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_377
; yosys-smt2-register _witness_.anyinit_procdff_377 1
; yosys-smt2-wire _witness_.anyinit_procdff_377 1
(define-fun |timer_axi_n _witness_.anyinit_procdff_377| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#0| state)) #b1))
; yosys-smt2-anyinit timer_axi#1 2 timer_axi.sv:99.5-117.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_382"], "smtname": 1, "smtoffset": 0, "type": "init", "width": 2}
(declare-fun |timer_axi#1| (|timer_axi_s|) (_ BitVec 2)) ; \_witness_.anyinit_procdff_382
; yosys-smt2-register _witness_.anyinit_procdff_382 2
; yosys-smt2-wire _witness_.anyinit_procdff_382 2
(define-fun |timer_axi_n _witness_.anyinit_procdff_382| ((state |timer_axi_s|)) (_ BitVec 2) (|timer_axi#1| state))
; yosys-smt2-anyinit timer_axi#2 1 timer_axi.sv:99.5-117.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_387"], "smtname": 2, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_axi#2| (|timer_axi_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_387
; yosys-smt2-register _witness_.anyinit_procdff_387 1
; yosys-smt2-wire _witness_.anyinit_procdff_387 1
(define-fun |timer_axi_n _witness_.anyinit_procdff_387| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#2| state)) #b1))
; yosys-smt2-anyinit timer_axi#3 1 timer_axi.sv:73.5-96.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_392"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_axi#3| (|timer_axi_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_392
; yosys-smt2-register _witness_.anyinit_procdff_392 1
; yosys-smt2-wire _witness_.anyinit_procdff_392 1
(define-fun |timer_axi_n _witness_.anyinit_procdff_392| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#3| state)) #b1))
; yosys-smt2-anyinit timer_axi#4 1 timer_axi.sv:73.5-96.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_397"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_axi#4| (|timer_axi_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_397
; yosys-smt2-register _witness_.anyinit_procdff_397 1
; yosys-smt2-wire _witness_.anyinit_procdff_397 1
(define-fun |timer_axi_n _witness_.anyinit_procdff_397| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#4| state)) #b1))
; yosys-smt2-anyinit timer_axi#5 2 timer_axi.sv:73.5-96.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_402"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 2}
(declare-fun |timer_axi#5| (|timer_axi_s|) (_ BitVec 2)) ; \_witness_.anyinit_procdff_402
; yosys-smt2-register _witness_.anyinit_procdff_402 2
; yosys-smt2-wire _witness_.anyinit_procdff_402 2
(define-fun |timer_axi_n _witness_.anyinit_procdff_402| ((state |timer_axi_s|)) (_ BitVec 2) (|timer_axi#5| state))
; yosys-smt2-anyinit timer_axi#6 1 timer_axi.sv:73.5-96.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_407"], "smtname": 6, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_axi#6| (|timer_axi_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_407
; yosys-smt2-register _witness_.anyinit_procdff_407 1
; yosys-smt2-wire _witness_.anyinit_procdff_407 1
(define-fun |timer_axi_n _witness_.anyinit_procdff_407| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#6| state)) #b1))
(declare-fun |timer_axi#7| (|timer_axi_s|) Bool) ; \aclk
; yosys-smt2-input aclk 1
; yosys-smt2-wire aclk 1
; yosys-smt2-clock aclk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\aclk"], "smtname": "aclk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\aclk"], "smtname": "aclk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n aclk| ((state |timer_axi_s|)) Bool (|timer_axi#7| state))
(declare-fun |timer_axi#8| (|timer_axi_s|) (_ BitVec 6)) ; \araddr [5:0]
(declare-fun |timer_axi#9| (|timer_axi_s|) (_ BitVec 6)) ; \awaddr [5:0]
(declare-fun |timer_axi#10| (|timer_axi_s|) (_ BitVec 1)) ; \awvalid
(define-fun |timer_axi#11| ((state |timer_axi_s|)) (_ BitVec 6) (ite (= ((_ extract 0 0) (|timer_axi#10| state)) #b1) (|timer_axi#9| state) (|timer_axi#8| state))) ; \addr
; yosys-smt2-wire addr 6
(define-fun |timer_axi_n addr| ((state |timer_axi_s|)) (_ BitVec 6) (|timer_axi#11| state))
(declare-fun |timer_axi#12| (|timer_axi_s|) (_ BitVec 26)) ; \araddr [31:6]
; yosys-smt2-input araddr 32
; yosys-smt2-wire araddr 32
; yosys-smt2-witness {"offset": 0, "path": ["\\araddr"], "smtname": "araddr", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_axi_n araddr| ((state |timer_axi_s|)) (_ BitVec 32) (concat (|timer_axi#12| state) (|timer_axi#8| state)))
(declare-fun |timer_axi#13| (|timer_axi_s|) Bool) ; \aresetn
; yosys-smt2-input aresetn 1
; yosys-smt2-wire aresetn 1
; yosys-smt2-witness {"offset": 0, "path": ["\\aresetn"], "smtname": "aresetn", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n aresetn| ((state |timer_axi_s|)) Bool (|timer_axi#13| state))
(declare-fun |timer_axi#14| (|timer_axi_s|) (_ BitVec 3)) ; \arprot
; yosys-smt2-input arprot 3
; yosys-smt2-wire arprot 3
; yosys-smt2-witness {"offset": 0, "path": ["\\arprot"], "smtname": "arprot", "smtoffset": 0, "type": "input", "width": 3}
(define-fun |timer_axi_n arprot| ((state |timer_axi_s|)) (_ BitVec 3) (|timer_axi#14| state))
(define-fun |timer_axi#15| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#13| state) (|timer_axi#0| state) #b0)) ; \arready
; yosys-smt2-output arready 1
; yosys-smt2-wire arready 1
(define-fun |timer_axi_n arready| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#15| state)) #b1))
(declare-fun |timer_axi#16| (|timer_axi_s|) Bool) ; \arvalid
; yosys-smt2-input arvalid 1
; yosys-smt2-wire arvalid 1
; yosys-smt2-witness {"offset": 0, "path": ["\\arvalid"], "smtname": "arvalid", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n arvalid| ((state |timer_axi_s|)) Bool (|timer_axi#16| state))
(declare-fun |timer_axi#17| (|timer_axi_s|) (_ BitVec 26)) ; \awaddr [31:6]
; yosys-smt2-input awaddr 32
; yosys-smt2-wire awaddr 32
; yosys-smt2-witness {"offset": 0, "path": ["\\awaddr"], "smtname": "awaddr", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_axi_n awaddr| ((state |timer_axi_s|)) (_ BitVec 32) (concat (|timer_axi#17| state) (|timer_axi#9| state)))
(declare-fun |timer_axi#18| (|timer_axi_s|) (_ BitVec 3)) ; \awprot
; yosys-smt2-input awprot 3
; yosys-smt2-wire awprot 3
; yosys-smt2-witness {"offset": 0, "path": ["\\awprot"], "smtname": "awprot", "smtoffset": 0, "type": "input", "width": 3}
(define-fun |timer_axi_n awprot| ((state |timer_axi_s|)) (_ BitVec 3) (|timer_axi#18| state))
(define-fun |timer_axi#19| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#13| state) (|timer_axi#3| state) #b0)) ; \awready
; yosys-smt2-output awready 1
; yosys-smt2-wire awready 1
(define-fun |timer_axi_n awready| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#19| state)) #b1))
; yosys-smt2-input awvalid 1
; yosys-smt2-wire awvalid 1
; yosys-smt2-witness {"offset": 0, "path": ["\\awvalid"], "smtname": "awvalid", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n awvalid| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#10| state)) #b1))
(declare-fun |timer_axi#20| (|timer_axi_s|) (_ BitVec 26)) ; \axi_addr [31:6]
; yosys-smt2-wire axi_addr 32
(define-fun |timer_axi_n axi_addr| ((state |timer_axi_s|)) (_ BitVec 32) (concat (|timer_axi#20| state) (|timer_axi#11| state)))
(declare-fun |timer_axi#21| (|timer_axi_s|) Bool) ; \bready
; yosys-smt2-input bready 1
; yosys-smt2-wire bready 1
; yosys-smt2-witness {"offset": 0, "path": ["\\bready"], "smtname": "bready", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n bready| ((state |timer_axi_s|)) Bool (|timer_axi#21| state))
(define-fun |timer_axi#22| ((state |timer_axi_s|)) (_ BitVec 2) (ite (|timer_axi#13| state) (|timer_axi#5| state) #b00)) ; \bresp
; yosys-smt2-output bresp 2
; yosys-smt2-wire bresp 2
(define-fun |timer_axi_n bresp| ((state |timer_axi_s|)) (_ BitVec 2) (|timer_axi#22| state))
(define-fun |timer_axi#23| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#13| state) (|timer_axi#6| state) #b0)) ; \bvalid
; yosys-smt2-output bvalid 1
; yosys-smt2-wire bvalid 1
(define-fun |timer_axi_n bvalid| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#23| state)) #b1))
; yosys-smt2-cell timer_regs u_timer_regs
; yosys-smt2-witness {"path": ["\\u_timer_regs"], "smtname": "u_timer_regs", "type": "cell"}
(declare-fun |timer_axi#24| (|timer_axi_s|) Bool) ; \cap_en
(declare-fun |timer_axi#25| (|timer_axi_s|) (_ BitVec 32)) ; \cmp_val
(declare-fun |timer_axi#26| (|timer_axi_s|) Bool) ; \dir
(declare-fun |timer_axi#27| (|timer_axi_s|) Bool) ; \en
(declare-fun |timer_axi#28| (|timer_axi_s|) Bool) ; \ext_en
(declare-fun |timer_axi#29| (|timer_axi_s|) Bool) ; \core_intr
(declare-fun |timer_axi#30| (|timer_axi_s|) Bool) ; \load_cmd
(declare-fun |timer_axi#31| (|timer_axi_s|) (_ BitVec 32)) ; \load_val
(declare-fun |timer_axi#32| (|timer_axi_s|) Bool) ; \mode
(declare-fun |timer_axi#33| (|timer_axi_s|) Bool) ; \pre_en
(declare-fun |timer_axi#34| (|timer_axi_s|) (_ BitVec 16)) ; \pre_val
(declare-fun |timer_axi#35| (|timer_axi_s|) Bool) ; \pwm_en
(declare-fun |timer_axi#36| (|timer_axi_s|) (_ BitVec 32)) ; \reg_rdata
(declare-fun |timer_axi_h u_timer_regs| (|timer_axi_s|) |timer_regs_s|)
; yosys-smt2-wire cap_en 1
(define-fun |timer_axi_n cap_en| ((state |timer_axi_s|)) Bool (|timer_axi#24| state))
(declare-fun |timer_axi#37| (|timer_axi_s|) Bool) ; \capture_i
; yosys-smt2-input capture_i 1
; yosys-smt2-wire capture_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_i"], "smtname": "capture_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n capture_i| ((state |timer_axi_s|)) Bool (|timer_axi#37| state))
; yosys-smt2-cell timer_core u_timer_core
; yosys-smt2-witness {"path": ["\\u_timer_core"], "smtname": "u_timer_core", "type": "cell"}
(declare-fun |timer_axi#38| (|timer_axi_s|) Bool) ; \capture_stb
(declare-fun |timer_axi#39| (|timer_axi_s|) (_ BitVec 32)) ; \capture_val
(declare-fun |timer_axi#40| (|timer_axi_s|) (_ BitVec 32)) ; \current_val
(declare-fun |timer_axi#41| (|timer_axi_s|) Bool) ; \core_irq_pulse
(declare-fun |timer_axi#42| (|timer_axi_s|) Bool) ; \pwm_o
(declare-fun |timer_axi#43| (|timer_axi_s|) Bool) ; \trigger_o
(declare-fun |timer_axi_h u_timer_core| (|timer_axi_s|) |timer_core_s|)
; yosys-smt2-wire capture_stb 1
(define-fun |timer_axi_n capture_stb| ((state |timer_axi_s|)) Bool (|timer_axi#38| state))
; yosys-smt2-wire capture_val 32
(define-fun |timer_axi_n capture_val| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#39| state))
; yosys-smt2-wire cmp_val 32
(define-fun |timer_axi_n cmp_val| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#25| state))
; yosys-smt2-wire core_intr 1
(define-fun |timer_axi_n core_intr| ((state |timer_axi_s|)) Bool (|timer_axi#29| state))
; yosys-smt2-wire core_irq_pulse 1
(define-fun |timer_axi_n core_irq_pulse| ((state |timer_axi_s|)) Bool (|timer_axi#41| state))
(define-fun |timer_axi#44| ((state |timer_axi_s|)) Bool (and (or  (= ((_ extract 0 0) (|timer_axi#19| state)) #b1) false) (or  (= ((_ extract 0 0) (|timer_axi#10| state)) #b1) false))) ; $logic_and$timer_axi.sv:131$22_Y
(define-fun |timer_axi#45| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#13| state) (|timer_axi#4| state) #b0)) ; \wready
(define-fun |timer_axi#46| ((state |timer_axi_s|)) Bool (and (or  (|timer_axi#44| state) false) (or  (= ((_ extract 0 0) (|timer_axi#45| state)) #b1) false))) ; $logic_and$timer_axi.sv:131$23_Y
(declare-fun |timer_axi#47| (|timer_axi_s|) Bool) ; \wvalid
(define-fun |timer_axi#48| ((state |timer_axi_s|)) Bool (and (or  (|timer_axi#46| state) false) (or  (|timer_axi#47| state) false))) ; \we
(define-fun |timer_axi#49| ((state |timer_axi_s|)) Bool (and (or  (= ((_ extract 0 0) (|timer_axi#15| state)) #b1) false) (or  (|timer_axi#16| state) false))) ; $logic_and$timer_axi.sv:110$17_Y
(define-fun |timer_axi#50| ((state |timer_axi_s|)) Bool (or  (|timer_axi#48| state) false  (|timer_axi#49| state) false)) ; \cs
; yosys-smt2-wire cs 1
(define-fun |timer_axi_n cs| ((state |timer_axi_s|)) Bool (|timer_axi#50| state))
; yosys-smt2-wire current_val 32
(define-fun |timer_axi_n current_val| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#40| state))
; yosys-smt2-wire dir 1
(define-fun |timer_axi_n dir| ((state |timer_axi_s|)) Bool (|timer_axi#26| state))
; yosys-smt2-wire en 1
(define-fun |timer_axi_n en| ((state |timer_axi_s|)) Bool (|timer_axi#27| state))
; yosys-smt2-wire ext_en 1
(define-fun |timer_axi_n ext_en| ((state |timer_axi_s|)) Bool (|timer_axi#28| state))
(declare-fun |timer_axi#51| (|timer_axi_s|) Bool) ; \ext_meas_i
; yosys-smt2-input ext_meas_i 1
; yosys-smt2-wire ext_meas_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_meas_i"], "smtname": "ext_meas_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n ext_meas_i| ((state |timer_axi_s|)) Bool (|timer_axi#51| state))
; yosys-smt2-output irq 1
; yosys-smt2-wire irq 1
(define-fun |timer_axi_n irq| ((state |timer_axi_s|)) Bool (|timer_axi#29| state))
; yosys-smt2-wire load_cmd 1
(define-fun |timer_axi_n load_cmd| ((state |timer_axi_s|)) Bool (|timer_axi#30| state))
; yosys-smt2-wire load_val 32
(define-fun |timer_axi_n load_val| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#31| state))
; yosys-smt2-wire mode 1
(define-fun |timer_axi_n mode| ((state |timer_axi_s|)) Bool (|timer_axi#32| state))
; yosys-smt2-wire pre_en 1
(define-fun |timer_axi_n pre_en| ((state |timer_axi_s|)) Bool (|timer_axi#33| state))
; yosys-smt2-wire pre_val 16
(define-fun |timer_axi_n pre_val| ((state |timer_axi_s|)) (_ BitVec 16) (|timer_axi#34| state))
; yosys-smt2-wire pwm_en 1
(define-fun |timer_axi_n pwm_en| ((state |timer_axi_s|)) Bool (|timer_axi#35| state))
; yosys-smt2-output pwm_o 1
; yosys-smt2-wire pwm_o 1
(define-fun |timer_axi_n pwm_o| ((state |timer_axi_s|)) Bool (|timer_axi#42| state))
; yosys-smt2-anyinit timer_axi#52 32 timer_axi.sv:136.5-140.8
; yosys-smt2-witness {"offset": 0, "path": ["\\rdata_q"], "smtname": 52, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_axi#52| (|timer_axi_s|) (_ BitVec 32)) ; \rdata_q
; yosys-smt2-output rdata 32
; yosys-smt2-wire rdata 32
(define-fun |timer_axi_n rdata| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#52| state))
; yosys-smt2-register rdata_q 32
; yosys-smt2-wire rdata_q 32
(define-fun |timer_axi_n rdata_q| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#52| state))
; yosys-smt2-wire reg_rdata 32
(define-fun |timer_axi_n reg_rdata| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#36| state))
(declare-fun |timer_axi#53| (|timer_axi_s|) Bool) ; \rready
; yosys-smt2-input rready 1
; yosys-smt2-wire rready 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rready"], "smtname": "rready", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n rready| ((state |timer_axi_s|)) Bool (|timer_axi#53| state))
(define-fun |timer_axi#54| ((state |timer_axi_s|)) (_ BitVec 2) (ite (|timer_axi#13| state) (|timer_axi#1| state) #b00)) ; \rresp
; yosys-smt2-output rresp 2
; yosys-smt2-wire rresp 2
(define-fun |timer_axi_n rresp| ((state |timer_axi_s|)) (_ BitVec 2) (|timer_axi#54| state))
(define-fun |timer_axi#55| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#13| state) (|timer_axi#2| state) #b0)) ; \rvalid
; yosys-smt2-output rvalid 1
; yosys-smt2-wire rvalid 1
(define-fun |timer_axi_n rvalid| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#55| state)) #b1))
; yosys-smt2-output trigger_o 1
; yosys-smt2-wire trigger_o 1
(define-fun |timer_axi_n trigger_o| ((state |timer_axi_s|)) Bool (|timer_axi#43| state))
(declare-fun |timer_axi#56| (|timer_axi_s|) (_ BitVec 32)) ; \wdata
; yosys-smt2-input wdata 32
; yosys-smt2-wire wdata 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wdata"], "smtname": "wdata", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_axi_n wdata| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#56| state))
; yosys-smt2-wire we 1
(define-fun |timer_axi_n we| ((state |timer_axi_s|)) Bool (|timer_axi#48| state))
; yosys-smt2-output wready 1
; yosys-smt2-wire wready 1
(define-fun |timer_axi_n wready| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#45| state)) #b1))
(declare-fun |timer_axi#57| (|timer_axi_s|) (_ BitVec 4)) ; \wstrb
; yosys-smt2-input wstrb 4
; yosys-smt2-wire wstrb 4
; yosys-smt2-witness {"offset": 0, "path": ["\\wstrb"], "smtname": "wstrb", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |timer_axi_n wstrb| ((state |timer_axi_s|)) (_ BitVec 4) (|timer_axi#57| state))
; yosys-smt2-input wvalid 1
; yosys-smt2-wire wvalid 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wvalid"], "smtname": "wvalid", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n wvalid| ((state |timer_axi_s|)) Bool (|timer_axi#47| state))
(define-fun |timer_axi#58| ((state |timer_axi_s|)) (_ BitVec 1) (bvnot (ite (|timer_axi#7| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$544
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$545
(define-fun |timer_axi_u 0| ((state |timer_axi_s|)) Bool (or (= ((_ extract 0 0) (|timer_axi#58| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$545
(define-fun |timer_axi#59| ((state |timer_axi_s|)) (_ BitVec 32) (ite (|timer_axi#49| state) (|timer_axi#36| state) (|timer_axi#52| state))) ; $0\rdata_q[31:0]
(define-fun |timer_axi#60| ((state |timer_axi_s|)) Bool (and (or  (|timer_axi#21| state) false) (or  (= ((_ extract 0 0) (|timer_axi#23| state)) #b1) false))) ; $logic_and$timer_axi.sv:92$12_Y
(define-fun |timer_axi#61| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#60| state) #b0 (|timer_axi#23| state))) ; $procmux$279_Y
(define-fun |timer_axi#62| ((state |timer_axi_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_axi#23| state)) #b1) false))) ; $logic_not$timer_axi.sv:89$10_Y
(define-fun |timer_axi#63| ((state |timer_axi_s|)) Bool (and (or  (|timer_axi#48| state) false) (or  (|timer_axi#62| state) false))) ; $logic_and$timer_axi.sv:89$11_Y
(define-fun |timer_axi#64| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#63| state) #b1 (|timer_axi#61| state))) ; $0\bvalid[0:0]
(define-fun |timer_axi#65| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#13| state) (|timer_axi#64| state) #b0)) ; $auto$rtlil.cc:3457:Mux$470
(define-fun |timer_axi#66| ((state |timer_axi_s|)) (_ BitVec 2) (ite (|timer_axi#63| state) #b00 (|timer_axi#22| state))) ; $0\bresp[1:0]
(define-fun |timer_axi#67| ((state |timer_axi_s|)) (_ BitVec 2) (ite (|timer_axi#13| state) (|timer_axi#66| state) #b00)) ; $auto$rtlil.cc:3457:Mux$468
(define-fun |timer_axi#68| ((state |timer_axi_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_axi#45| state)) #b1) false))) ; $logic_not$timer_axi.sv:85$5_Y
(define-fun |timer_axi#69| ((state |timer_axi_s|)) Bool (and (or  (|timer_axi#47| state) false) (or  (|timer_axi#68| state) false))) ; $logic_and$timer_axi.sv:85$6_Y
(define-fun |timer_axi#70| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#69| state) #b1 #b0)) ; $0\wready[0:0]
(define-fun |timer_axi#71| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#13| state) (|timer_axi#70| state) #b0)) ; $auto$rtlil.cc:3457:Mux$466
(define-fun |timer_axi#72| ((state |timer_axi_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_axi#19| state)) #b1) false))) ; $logic_not$timer_axi.sv:81$3_Y
(define-fun |timer_axi#73| ((state |timer_axi_s|)) Bool (and (or  (= ((_ extract 0 0) (|timer_axi#10| state)) #b1) false) (or  (|timer_axi#72| state) false))) ; $logic_and$timer_axi.sv:81$4_Y
(define-fun |timer_axi#74| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#73| state) #b1 #b0)) ; $0\awready[0:0]
(define-fun |timer_axi#75| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#13| state) (|timer_axi#74| state) #b0)) ; $auto$rtlil.cc:3457:Mux$464
(define-fun |timer_axi#76| ((state |timer_axi_s|)) Bool (and (or  (|timer_axi#53| state) false) (or  (= ((_ extract 0 0) (|timer_axi#55| state)) #b1) false))) ; $logic_and$timer_axi.sv:113$20_Y
(define-fun |timer_axi#77| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#76| state) #b0 (|timer_axi#55| state))) ; $procmux$265_Y
(define-fun |timer_axi#78| ((state |timer_axi_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_axi#55| state)) #b1) false))) ; $logic_not$timer_axi.sv:110$18_Y
(define-fun |timer_axi#79| ((state |timer_axi_s|)) Bool (and (or  (|timer_axi#49| state) false) (or  (|timer_axi#78| state) false))) ; $logic_and$timer_axi.sv:110$19_Y
(define-fun |timer_axi#80| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#79| state) #b1 (|timer_axi#77| state))) ; $0\rvalid[0:0]
(define-fun |timer_axi#81| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#13| state) (|timer_axi#80| state) #b0)) ; $auto$rtlil.cc:3457:Mux$462
(define-fun |timer_axi#82| ((state |timer_axi_s|)) (_ BitVec 2) (ite (|timer_axi#79| state) #b00 (|timer_axi#54| state))) ; $0\rresp[1:0]
(define-fun |timer_axi#83| ((state |timer_axi_s|)) (_ BitVec 2) (ite (|timer_axi#13| state) (|timer_axi#82| state) #b00)) ; $auto$rtlil.cc:3457:Mux$460
(define-fun |timer_axi#84| ((state |timer_axi_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_axi#15| state)) #b1) false))) ; $logic_not$timer_axi.sv:106$15_Y
(define-fun |timer_axi#85| ((state |timer_axi_s|)) Bool (and (or  (|timer_axi#16| state) false) (or  (|timer_axi#84| state) false))) ; $logic_and$timer_axi.sv:106$16_Y
(define-fun |timer_axi#86| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#85| state) #b1 #b0)) ; $0\arready[0:0]
(define-fun |timer_axi#87| ((state |timer_axi_s|)) (_ BitVec 1) (ite (|timer_axi#13| state) (|timer_axi#86| state) #b0)) ; $auto$rtlil.cc:3457:Mux$458
(define-fun |timer_axi_a| ((state |timer_axi_s|)) Bool (and
  (|timer_regs_a| (|timer_axi_h u_timer_regs| state))
  (|timer_core_a| (|timer_axi_h u_timer_core| state))
))
(define-fun |timer_axi_u| ((state |timer_axi_s|)) Bool (and
  (|timer_axi_u 0| state)
  (|timer_regs_u| (|timer_axi_h u_timer_regs| state))
  (|timer_core_u| (|timer_axi_h u_timer_core| state))
))
(define-fun |timer_axi_i| ((state |timer_axi_s|)) Bool (and
  (|timer_regs_i| (|timer_axi_h u_timer_regs| state))
  (|timer_core_i| (|timer_axi_h u_timer_core| state))
))
(define-fun |timer_axi_h| ((state |timer_axi_s|)) Bool (and
  (= (|timer_axi_is| state) (|timer_regs_is| (|timer_axi_h u_timer_regs| state)))
  (= (|timer_axi#11| state) (|timer_regs_n addr| (|timer_axi_h u_timer_regs| state))) ; timer_regs.addr
  (= (|timer_axi#24| state) (|timer_regs_n cap_en| (|timer_axi_h u_timer_regs| state))) ; timer_regs.cap_en
  (= (|timer_axi#38| state) (|timer_regs_n capture_stb| (|timer_axi_h u_timer_regs| state))) ; timer_regs.capture_stb
  (= (|timer_axi#39| state) (|timer_regs_n capture_val| (|timer_axi_h u_timer_regs| state))) ; timer_regs.capture_val
  (= (|timer_axi#7| state) (|timer_regs_n clk| (|timer_axi_h u_timer_regs| state))) ; timer_regs.clk
  (= (|timer_axi#25| state) (|timer_regs_n cmp_val| (|timer_axi_h u_timer_regs| state))) ; timer_regs.cmp_val
  (= (|timer_axi#41| state) (|timer_regs_n core_irq| (|timer_axi_h u_timer_regs| state))) ; timer_regs.core_irq
  (= (|timer_axi#50| state) (|timer_regs_n cs| (|timer_axi_h u_timer_regs| state))) ; timer_regs.cs
  (= (|timer_axi#40| state) (|timer_regs_n current_val| (|timer_axi_h u_timer_regs| state))) ; timer_regs.current_val
  (= (|timer_axi#26| state) (|timer_regs_n dir| (|timer_axi_h u_timer_regs| state))) ; timer_regs.dir
  (= (|timer_axi#27| state) (|timer_regs_n en| (|timer_axi_h u_timer_regs| state))) ; timer_regs.en
  (= (|timer_axi#28| state) (|timer_regs_n ext_en| (|timer_axi_h u_timer_regs| state))) ; timer_regs.ext_en
  (= (|timer_axi#29| state) (|timer_regs_n intr_o| (|timer_axi_h u_timer_regs| state))) ; timer_regs.intr_o
  (= (|timer_axi#30| state) (|timer_regs_n load_cmd| (|timer_axi_h u_timer_regs| state))) ; timer_regs.load_cmd
  (= (|timer_axi#31| state) (|timer_regs_n load_val| (|timer_axi_h u_timer_regs| state))) ; timer_regs.load_val
  (= (|timer_axi#32| state) (|timer_regs_n mode| (|timer_axi_h u_timer_regs| state))) ; timer_regs.mode
  (= (|timer_axi#33| state) (|timer_regs_n pre_en| (|timer_axi_h u_timer_regs| state))) ; timer_regs.pre_en
  (= (|timer_axi#34| state) (|timer_regs_n pre_val| (|timer_axi_h u_timer_regs| state))) ; timer_regs.pre_val
  (= (|timer_axi#35| state) (|timer_regs_n pwm_en| (|timer_axi_h u_timer_regs| state))) ; timer_regs.pwm_en
  (= (|timer_axi#36| state) (|timer_regs_n rdata| (|timer_axi_h u_timer_regs| state))) ; timer_regs.rdata
  (= (|timer_axi#13| state) (|timer_regs_n rst_n| (|timer_axi_h u_timer_regs| state))) ; timer_regs.rst_n
  (= (|timer_axi#56| state) (|timer_regs_n wdata| (|timer_axi_h u_timer_regs| state))) ; timer_regs.wdata
  (= (|timer_axi#48| state) (|timer_regs_n we| (|timer_axi_h u_timer_regs| state))) ; timer_regs.we
  (= (|timer_axi_is| state) (|timer_core_is| (|timer_axi_h u_timer_core| state)))
  (= (|timer_axi#37| state) (|timer_core_n capture_i| (|timer_axi_h u_timer_core| state))) ; timer_core.capture_i
  (= (|timer_axi#38| state) (|timer_core_n capture_stb| (|timer_axi_h u_timer_core| state))) ; timer_core.capture_stb
  (= (|timer_axi#39| state) (|timer_core_n capture_val| (|timer_axi_h u_timer_core| state))) ; timer_core.capture_val
  (= (|timer_axi#7| state) (|timer_core_n clk| (|timer_axi_h u_timer_core| state))) ; timer_core.clk
  (= (|timer_axi#25| state) (|timer_core_n cmp_val| (|timer_axi_h u_timer_core| state))) ; timer_core.cmp_val
  (= (|timer_axi#40| state) (|timer_core_n current_val| (|timer_axi_h u_timer_core| state))) ; timer_core.current_val
  (= (|timer_axi#26| state) (|timer_core_n dir| (|timer_axi_h u_timer_core| state))) ; timer_core.dir
  (= (|timer_axi#27| state) (|timer_core_n en| (|timer_axi_h u_timer_core| state))) ; timer_core.en
  (= (|timer_axi#28| state) (|timer_core_n ext_en| (|timer_axi_h u_timer_core| state))) ; timer_core.ext_en
  (= (|timer_axi#51| state) (|timer_core_n ext_meas_i| (|timer_axi_h u_timer_core| state))) ; timer_core.ext_meas_i
  (= (|timer_axi#41| state) (|timer_core_n irq| (|timer_axi_h u_timer_core| state))) ; timer_core.irq
  (= (|timer_axi#30| state) (|timer_core_n load_cmd| (|timer_axi_h u_timer_core| state))) ; timer_core.load_cmd
  (= (|timer_axi#31| state) (|timer_core_n load_val| (|timer_axi_h u_timer_core| state))) ; timer_core.load_val
  (= (|timer_axi#32| state) (|timer_core_n mode| (|timer_axi_h u_timer_core| state))) ; timer_core.mode
  (= (|timer_axi#33| state) (|timer_core_n pre_en| (|timer_axi_h u_timer_core| state))) ; timer_core.pre_en
  (= (|timer_axi#34| state) (|timer_core_n pre_val| (|timer_axi_h u_timer_core| state))) ; timer_core.pre_val
  (= (|timer_axi#35| state) (|timer_core_n pwm_en| (|timer_axi_h u_timer_core| state))) ; timer_core.pwm_en
  (= (|timer_axi#42| state) (|timer_core_n pwm_o| (|timer_axi_h u_timer_core| state))) ; timer_core.pwm_o
  (= (|timer_axi#13| state) (|timer_core_n rst_n| (|timer_axi_h u_timer_core| state))) ; timer_core.rst_n
  (= (|timer_axi#43| state) (|timer_core_n trigger_o| (|timer_axi_h u_timer_core| state))) ; timer_core.trigger_o
  (|timer_regs_h| (|timer_axi_h u_timer_regs| state))
  (|timer_core_h| (|timer_axi_h u_timer_core| state))
))
(define-fun |timer_axi_t| ((state |timer_axi_s|) (next_state |timer_axi_s|)) Bool (and
  (= (|timer_axi#59| state) (|timer_axi#52| next_state)) ; $procdff$372 \rdata_q
  (= (|timer_axi#65| state) (|timer_axi#6| next_state)) ; $procdff$407 \_witness_.anyinit_procdff_407
  (= (|timer_axi#67| state) (|timer_axi#5| next_state)) ; $procdff$402 \_witness_.anyinit_procdff_402
  (= (|timer_axi#71| state) (|timer_axi#4| next_state)) ; $procdff$397 \_witness_.anyinit_procdff_397
  (= (|timer_axi#75| state) (|timer_axi#3| next_state)) ; $procdff$392 \_witness_.anyinit_procdff_392
  (= (|timer_axi#81| state) (|timer_axi#2| next_state)) ; $procdff$387 \_witness_.anyinit_procdff_387
  (= (|timer_axi#83| state) (|timer_axi#1| next_state)) ; $procdff$382 \_witness_.anyinit_procdff_382
  (= (|timer_axi#87| state) (|timer_axi#0| next_state)) ; $procdff$377 \_witness_.anyinit_procdff_377
  (|timer_regs_t| (|timer_axi_h u_timer_regs| state) (|timer_axi_h u_timer_regs| next_state))
  (|timer_core_t| (|timer_axi_h u_timer_core| state) (|timer_axi_h u_timer_core| next_state))
)) ; end of module timer_axi
; yosys-smt2-topmod timer_axi
; end of yosys output
