<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: /home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ExportVerilog/LegalizeNames.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">19.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_fb3681dc9150b247305e64d29dbc20b7.html">Conversion</a></li><li class="navelem"><a class="el" href="dir_6cce4ad78de14f95ed50a18344002879.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">LegalizeNames.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="LegalizeNames_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- LegalizeNames.cpp - Name Legalization for ExportVerilog ------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This renames modules and variables to avoid conflicts with keywords and other</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// declarations.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ExportVerilogInternals_8h.html">ExportVerilogInternals.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HWAttributes_8h.html">circt/Dialect/HW/HWAttributes.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HWOps_8h.html">circt/Dialect/HW/HWOps.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VerifOps_8h.html">circt/Dialect/Verif/VerifOps.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LoweringOptions_8h.html">circt/Support/LoweringOptions.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;mlir/IR/Threading.h&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;llvm/ADT/TypeSwitch.h&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacecirct.html">circt</a>;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacesv.html">sv</a>;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacehw.html">hw</a>;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">using namespace </span>ExportVerilog;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// NameCollisionResolver</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/// Given a name that may have collisions or invalid symbols, return a</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/// replacement name to use, or null if the original name was ok.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">   33</a></span>&#160;<span class="comment"></span>StringRef NameCollisionResolver::getLegalName(StringRef originalName) {</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacecirct_1_1sv.html#ad8f9eda9941d5221360a2c105aefbccc">legalizeName</a>(originalName, nextGeneratedNameIDs,</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                      options.caseInsensitiveKeywords);</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// FieldNameResolver</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab81adae9c512a9aaae56523449705a13">   42</a></span>&#160;<span class="keywordtype">void</span> FieldNameResolver::setRenamedFieldName(StringAttr fieldName,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                                            StringAttr newFieldName) {</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  renamedFieldNames[fieldName] = newFieldName;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  nextGeneratedNameIDs.insert({newFieldName, 0});</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a10a1b6d6604911fa94fb266f5e8c0a73">   48</a></span>&#160;StringAttr FieldNameResolver::getRenamedFieldName(StringAttr fieldName) {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">auto</span> it = renamedFieldNames.find(fieldName);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">if</span> (it != renamedFieldNames.end())</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordflow">return</span> it-&gt;second;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="comment">// If a field name is not verilog name or used already, we have to rename it.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">bool</span> hasToBeRenamed =</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      !<a class="code" href="namespacecirct_1_1sv.html#aecbbcc58f17e9ec83de6a8dcb9227600">sv::isNameValid</a>(fieldName.getValue(), options.caseInsensitiveKeywords) ||</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      nextGeneratedNameIDs.contains(fieldName.getValue());</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">if</span> (!hasToBeRenamed) {</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    setRenamedFieldName(fieldName, fieldName);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">return</span> fieldName;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  }</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  StringRef newFieldName =</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      <a class="code" href="namespacecirct_1_1sv.html#ad8f9eda9941d5221360a2c105aefbccc">sv::legalizeName</a>(fieldName.getValue(), nextGeneratedNameIDs,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                       options.caseInsensitiveKeywords);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">auto</span> newFieldNameAttr = <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(fieldName.getContext(), newFieldName);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  setRenamedFieldName(fieldName, newFieldNameAttr);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordflow">return</span> newFieldNameAttr;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;}</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#aad34c2be9737507855d5d0cb6d58b3c5">   73</a></span>&#160;std::string FieldNameResolver::getEnumFieldName(hw::EnumFieldAttr attr) {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keyword">auto</span> aliasType = attr.getType().getValue().dyn_cast&lt;hw::TypeAliasType&gt;();</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">if</span> (!aliasType)</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">return</span> attr.getField().getValue().str();</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">auto</span> fieldStr = attr.getField().getValue().str();</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> prefix = globalNames.getEnumPrefix(aliasType))</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">return</span> (prefix.getValue() + <span class="stringliteral">&quot;_&quot;</span> + fieldStr).str();</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// No prefix registered, just use the bare field name.</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">return</span> fieldStr;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;}</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// GlobalNameResolver</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacecirct.html">circt</a> {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">namespace </span>ExportVerilog {<span class="comment"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/// This class keeps track of modules and interfaces that need to be renamed, as</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/// well as module ports, parameters, declarations and verif labels that need to</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/// be renamed. This can happen either due to conflicts between them or due to</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/// a conflict with a Verilog keyword.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/// Once constructed, this is immutable.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">   98</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">GlobalNameResolver</a> {</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// Construct a GlobalNameResolver and perform name legalization of the</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// module/interfaces, port/parameter and declaration names.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span>  <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">GlobalNameResolver</a>(mlir::ModuleOp topLevel, <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a0a3756f719f3c181c29da5a91c707e73">  104</a></span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a0a3756f719f3c181c29da5a91c707e73">takeGlobalNameTable</a>() { <span class="keywordflow">return</span> std::move(globalNameTable); }</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// Check to see if the port names of the specified module conflict with</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// keywords or themselves.  If so, add the replacement names to</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// globalNameTable.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> legalizeModuleNames(<a class="code" href="classhw_1_1HWModuleOp.html">HWModuleOp</a> module);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordtype">void</span> legalizeInterfaceNames(InterfaceOp interface);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// Gathers prefixes of enum types by inspecting typescopes in the module.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordtype">void</span> gatherEnumPrefixes(mlir::ModuleOp topLevel);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// Set of globally visible names, to ensure uniqueness.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#ac35ac58de95540213a59a998d1471dd2">  117</a></span>&#160;<span class="comment"></span>  <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a> <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#ac35ac58de95540213a59a998d1471dd2">globalNameResolver</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  /// This keeps track of globally visible names like module parameters.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a0495cba2f571f9e4d600d059b3e85a0e">  120</a></span>&#160;<span class="comment"></span>  <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a0495cba2f571f9e4d600d059b3e85a0e">globalNameTable</a>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a7d3985b4b7a5bda2f5a52da48f5c7d0c">  122</a></span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a7d3985b4b7a5bda2f5a52da48f5c7d0c">GlobalNameResolver</a>(<span class="keyword">const</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">GlobalNameResolver</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a479536f2dfda58a22e6d3ac0d96af357">  123</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a479536f2dfda58a22e6d3ac0d96af357">operator=</a>(<span class="keyword">const</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">GlobalNameResolver</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">// Handle to lowering options.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a4eeaaf1ab81c8f2055ab1a533422300b">  126</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;<a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a4eeaaf1ab81c8f2055ab1a533422300b">options</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;};</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;} <span class="comment">// namespace ExportVerilog</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} <span class="comment">// namespace circt</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// This function legalizes local names in the given module.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="LegalizeNames_8cpp.html#ab8a8baab0ae043eb96982bb359a8c76a">  132</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="LegalizeNames_8cpp.html#ab8a8baab0ae043eb96982bb359a8c76a">legalizeModuleLocalNames</a>(<a class="code" href="classhw_1_1HWModuleOp.html">HWModuleOp</a> module,</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options,</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> &amp;globalNameTable) {</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">// A resolver for a local name collison.</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a> nameResolver(options);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// Register names used by parameters.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> param : module.getParameters())</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    nameResolver.<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a628d2213827c728edf624faeecffc66b">insertUsedName</a>(globalNameTable.<a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aaf128f0172f15f9cda4f4f3fe1b1c898">getParameterVerilogName</a>(</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        module, param.cast&lt;ParamDeclAttr&gt;().getName()));</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a> = module.getContext();</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keyword">auto</span> verilogNameAttr = <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(<a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a>, <span class="stringliteral">&quot;hw.verilogName&quot;</span>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// Legalize the port names.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keyword">auto</span> ports = module.getPortList();</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  SmallVector&lt;Attribute&gt; newNames(ports.size());</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordtype">bool</span> updated = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> [idx, port] : llvm::enumerate(ports)) {</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keyword">auto</span> verilogName = port.attrs.get(verilogNameAttr);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">if</span> (verilogName) {</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="keyword">auto</span> newName = <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;          <a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a>, nameResolver.<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">getLegalName</a>(verilogName.cast&lt;StringAttr&gt;()));</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      newNames[idx] = newName;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">if</span> (verilogName != newName)</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        updated = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    }</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keyword">auto</span> oldName = ports[idx].name;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keyword">auto</span> newName = nameResolver.<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">getLegalName</a>(oldName);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// Set the verilogName attr only if the name is updated.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">if</span> (newName != oldName) {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      newNames[idx] = <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(<a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a>, newName);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      updated = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      newNames[idx] = {};</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  }</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">if</span> (updated)</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    module.setPortAttrs(verilogNameAttr, newNames);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  SmallVector&lt;std::pair&lt;Operation *, StringAttr&gt;&gt; nameEntries;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// Legalize the value names. We first mark existing hw.verilogName attrs as</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// being used, and then resolve names of declarations.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  module.walk([&amp;](Operation *op) {</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;HWModuleOp&gt;(op)) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <span class="comment">// If there is a hw.verilogName attr, mark names as used.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> name = op-&gt;getAttrOfType&lt;StringAttr&gt;(verilogNameAttr)) {</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        nameResolver.insertUsedName(</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            op-&gt;getAttrOfType&lt;StringAttr&gt;(verilogNameAttr));</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      } <span class="keywordflow">else</span> if (isa&lt;<a class="code" href="classsv_1_1WireOp.html">sv::WireOp</a>, hw::WireOp, <a class="code" href="classsv_1_1RegOp.html">RegOp</a>, LogicOp, LocalParamOp,</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                     hw::InstanceOp, sv::InterfaceInstanceOp, sv::GenerateOp&gt;(</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                     op)) {</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="comment">// Otherwise, get a verilog name via `getSymOpName`.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        nameEntries.emplace_back(</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            op, <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(op-&gt;getContext(), <a class="code" href="namespacecirct_1_1ExportVerilog.html#ae2fe6bbdd1e53c28ca5128b564e9366c">getSymOpName</a>(op)));</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keyword">auto</span> forOp = dyn_cast&lt;ForOp&gt;(op)) {</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        nameEntries.emplace_back(op, forOp.getInductionVarNameAttr());</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isa&lt;AssertOp, AssumeOp, CoverOp, AssertConcurrentOp,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                     AssumeConcurrentOp, CoverConcurrentOp, verif::AssertOp,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                     verif::CoverOp, verif::AssumeOp&gt;(op)) {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="comment">// Notice and renamify the labels on verification statements.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">auto</span> labelAttr = op-&gt;getAttrOfType&lt;StringAttr&gt;(<span class="stringliteral">&quot;label&quot;</span>))</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;          nameEntries.emplace_back(op, labelAttr);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keywordflow">else</span> if (options.<a class="code" href="structcirct_1_1LoweringOptions.html#a1a348c75ce4e893bccd69290fe4b89ad">enforceVerifLabels</a>) {</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;          <span class="comment">// If labels are required for all verif statements, get a default</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;          <span class="comment">// name from verificaiton kinds.</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;          StringRef defaultName =</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;              llvm::TypeSwitch&lt;Operation *, StringRef&gt;(op)</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                  .Case&lt;AssertOp, AssertConcurrentOp, verif::AssertOp&gt;(</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                      [](auto) { return <span class="stringliteral">&quot;assert&quot;</span>; })</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                  .Case&lt;CoverOp, CoverConcurrentOp, verif::CoverOp&gt;(</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                      [](<span class="keyword">auto</span>) { <span class="keywordflow">return</span> <span class="stringliteral">&quot;cover&quot;</span>; })</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                  .Case&lt;AssumeOp, AssumeConcurrentOp, verif::AssumeOp&gt;(</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                      [](<span class="keyword">auto</span>) { <span class="keywordflow">return</span> <span class="stringliteral">&quot;assume&quot;</span>; });</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;          nameEntries.emplace_back(</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;              op, <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(op-&gt;getContext(), defaultName));</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        }</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      }</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    }</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  });</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> [op, nameAttr] : nameEntries) {</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keyword">auto</span> newName = nameResolver.getLegalName(nameAttr);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert</a>(!newName.empty() &amp;&amp; <span class="stringliteral">&quot;must have a valid name&quot;</span>);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">// Add a legalized name to &quot;hw.verilogName&quot; attribute.</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    op-&gt;setAttr(verilogNameAttr, nameAttr.getValue() == newName</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                     ? nameAttr</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                     : <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(<a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a>, newName));</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  }</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;}</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/// Construct a GlobalNameResolver and do the initial scan to populate and</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/// unique the module/interfaces and port/parameter names.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a2293b79f5e112d32e9ef4b5883b6f746">  224</a></span>&#160;<span class="comment"></span>GlobalNameResolver::GlobalNameResolver(mlir::ModuleOp topLevel,</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    : globalNameResolver(options), options(options) {</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// Register the names of external modules which we cannot rename. This has to</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// occur in a first pass separate from the modules and interfaces which we are</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// actually allowed to rename, in order to ensure that we don&#39;t accidentally</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">// rename a module that later collides with an extern module.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;op : *topLevel.getBody()) {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">// Note that external modules *often* have name collisions, because they</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">// correspond to the same verilog module with different parameters.</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">if</span> (isa&lt;HWModuleExternOp&gt;(op) || isa&lt;HWModuleGeneratedOp&gt;(op)) {</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <span class="keyword">auto</span> name = <a class="code" href="namespacecirct_1_1hw.html#aee5f8b1855135f95a127c36b41c0bc81">getVerilogModuleNameAttr</a>(&amp;op).getValue();</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacecirct_1_1sv.html#aecbbcc58f17e9ec83de6a8dcb9227600">sv::isNameValid</a>(name, <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a4eeaaf1ab81c8f2055ab1a533422300b">options</a>.<a class="code" href="structcirct_1_1LoweringOptions.html#ac80dbc3cd80882c3de73dd260ed453cf">caseInsensitiveKeywords</a>))</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        op.emitError(<span class="stringliteral">&quot;name \&quot;&quot;</span>)</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            &lt;&lt; name &lt;&lt; <span class="stringliteral">&quot;\&quot; is not allowed in Verilog output&quot;</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#ac35ac58de95540213a59a998d1471dd2">globalNameResolver</a>.<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a628d2213827c728edf624faeecffc66b">insertUsedName</a>(name);</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    }</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  }</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// Legalize module and interface names.</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;op : *topLevel.getBody()) {</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> module = dyn_cast&lt;HWModuleOp&gt;(op)) {</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a09f54bcb92c9c2e94d02779231835f58">legalizeModuleNames</a>(module);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    }</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="comment">// Legalize the name of the interface itself, as well as any signals and</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="comment">// modports within it.</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> interface = dyn_cast&lt;InterfaceOp&gt;(op)) {</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#acce7e527a83439d189866ad3c0a821cf">legalizeInterfaceNames</a>(interface);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    }</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  }</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// Legalize names in HW modules parallelly.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  mlir::parallelForEach(</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      topLevel.getContext(), topLevel.getOps&lt;<a class="code" href="classhw_1_1HWModuleOp.html">HWModuleOp</a>&gt;(), [&amp;](<span class="keyword">auto</span> module) {</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        legalizeModuleLocalNames(module, options, globalNameTable);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      });</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">// Gather enum prefixes.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a6408f6c2a5a14c6aac344033b060c814">gatherEnumPrefixes</a>(topLevel);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// Gathers prefixes of enum types by investigating typescopes in the module.</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a6408f6c2a5a14c6aac344033b060c814">  269</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a6408f6c2a5a14c6aac344033b060c814">GlobalNameResolver::gatherEnumPrefixes</a>(mlir::ModuleOp topLevel) {</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keyword">auto</span> *ctx = topLevel.getContext();</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> typeScope : topLevel.getOps&lt;<a class="code" href="classhw_1_1TypeScopeOp.html">hw::TypeScopeOp</a>&gt;()) {</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> typeDecl : typeScope.getOps&lt;<a class="code" href="classhw_1_1TypedeclOp.html">hw::TypedeclOp</a>&gt;()) {</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="keyword">auto</span> enumType = typeDecl.getType().dyn_cast&lt;hw::EnumType&gt;();</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="keywordflow">if</span> (!enumType)</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      <span class="comment">// Register the enum type as the alias type of the typedecl, since this is</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      <span class="comment">// how users will request the prefix.</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a0495cba2f571f9e4d600d059b3e85a0e">globalNameTable</a>.<a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a15eebabbba7e8b373551bf2eda69e2b5">enumPrefixes</a>[typeDecl.getAliasType()] =</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;          <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(ctx, typeDecl.getPreferredName());</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    }</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  }</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/// Check to see if the port names of the specified module conflict with</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/// keywords or themselves.  If so, add the replacement names to</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/// globalNameTable.</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a09f54bcb92c9c2e94d02779231835f58">  288</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a09f54bcb92c9c2e94d02779231835f58">GlobalNameResolver::legalizeModuleNames</a>(<a class="code" href="classhw_1_1HWModuleOp.html">HWModuleOp</a> module) {</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  MLIRContext *<a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a> = module.getContext();</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// If the module&#39;s symbol itself conflicts, then set a &quot;verilogName&quot; attribute</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// on the module to reflect the name we need to use.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  StringRef oldName = module.getName();</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keyword">auto</span> newName = <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#ac35ac58de95540213a59a998d1471dd2">globalNameResolver</a>.<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">getLegalName</a>(oldName);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">if</span> (newName != oldName)</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    module-&gt;setAttr(<span class="stringliteral">&quot;verilogName&quot;</span>, <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(<a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a>, newName));</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a> nameResolver(<a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a4eeaaf1ab81c8f2055ab1a533422300b">options</a>);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="comment">// Legalize the parameter names.</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> param : module.getParameters()) {</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keyword">auto</span> paramAttr = param.cast&lt;ParamDeclAttr&gt;();</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keyword">auto</span> newName = nameResolver.<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">getLegalName</a>(paramAttr.getName());</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">if</span> (newName != paramAttr.getName().getValue())</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a0495cba2f571f9e4d600d059b3e85a0e">globalNameTable</a>.<a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#acff06e6cb75f4fa0fb3ace748fd78675">addRenamedParam</a>(module, paramAttr.getName(), newName);</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  }</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;}</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#acce7e527a83439d189866ad3c0a821cf">  307</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#acce7e527a83439d189866ad3c0a821cf">GlobalNameResolver::legalizeInterfaceNames</a>(InterfaceOp interface) {</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  MLIRContext *<a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a> = interface.getContext();</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keyword">auto</span> verilogNameAttr = <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(<a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a>, <span class="stringliteral">&quot;hw.verilogName&quot;</span>);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keyword">auto</span> newName = <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#ac35ac58de95540213a59a998d1471dd2">globalNameResolver</a>.<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">getLegalName</a>(interface.getName());</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">if</span> (newName != interface.getName())</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    interface-&gt;setAttr(verilogNameAttr, <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(<a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a>, newName));</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a> localNames(<a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a4eeaaf1ab81c8f2055ab1a533422300b">options</a>);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">// Rename signals and modports.</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;op : *interface.getBodyBlock()) {</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">if</span> (isa&lt;InterfaceSignalOp, InterfaceModportOp&gt;(op)) {</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <span class="keyword">auto</span> name = SymbolTable::getSymbolName(&amp;op).getValue();</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keyword">auto</span> newName = localNames.<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">getLegalName</a>(name);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      <span class="keywordflow">if</span> (newName != name)</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        op.setAttr(verilogNameAttr, <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(<a class="code" href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">ctxt</a>, newName));</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    }</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  }</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;}</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// Public interface</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/// Rewrite module names and interfaces to not conflict with each other or with</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/// Verilog keywords.</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span><a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ExportVerilog.html#aabd7794455aa6724cd1954dd1887fb41">  333</a></span>&#160;<a class="code" href="namespacecirct_1_1ExportVerilog.html#aabd7794455aa6724cd1954dd1887fb41">ExportVerilog::legalizeGlobalNames</a>(ModuleOp topLevel,</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options) {</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">GlobalNameResolver</a> resolver(topLevel, options);</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">return</span> resolver.<a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a0a3756f719f3c181c29da5a91c707e73">takeGlobalNameTable</a>();</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}</div>
<div class="ttc" id="aCHIRRTL_8cpp_html_a3d3071d4df598249100e2e782ce857b2"><div class="ttname"><a href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert</a></div><div class="ttdeci">assert(baseType &amp;&amp;&quot;element must be base type&quot;)</div></div>
<div class="ttc" id="aExportVerilogInternals_8h_html"><div class="ttname"><a href="ExportVerilogInternals_8h.html">ExportVerilogInternals.h</a></div></div>
<div class="ttc" id="aHWAttributes_8h_html"><div class="ttname"><a href="HWAttributes_8h.html">HWAttributes.h</a></div></div>
<div class="ttc" id="aHWOps_8h_html"><div class="ttname"><a href="HWOps_8h.html">HWOps.h</a></div></div>
<div class="ttc" id="aLegalizeNames_8cpp_html_ab8a8baab0ae043eb96982bb359a8c76a"><div class="ttname"><a href="LegalizeNames_8cpp.html#ab8a8baab0ae043eb96982bb359a8c76a">legalizeModuleLocalNames</a></div><div class="ttdeci">static void legalizeModuleLocalNames(HWModuleOp module, const LoweringOptions &amp;options, const GlobalNameTable &amp;globalNameTable)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00132">LegalizeNames.cpp:132</a></div></div>
<div class="ttc" id="aLoweringOptions_8h_html"><div class="ttname"><a href="LoweringOptions_8h.html">LoweringOptions.h</a></div></div>
<div class="ttc" id="aVerifOps_8h_html"><div class="ttname"><a href="VerifOps_8h.html">VerifOps.h</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">circt::ExportVerilog::GlobalNameResolver</a></div><div class="ttdoc">This class keeps track of modules and interfaces that need to be renamed, as well as module ports,...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00098">LegalizeNames.cpp:98</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html_a0495cba2f571f9e4d600d059b3e85a0e"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a0495cba2f571f9e4d600d059b3e85a0e">circt::ExportVerilog::GlobalNameResolver::globalNameTable</a></div><div class="ttdeci">GlobalNameTable globalNameTable</div><div class="ttdoc">This keeps track of globally visible names like module parameters.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00120">LegalizeNames.cpp:120</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html_a09f54bcb92c9c2e94d02779231835f58"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a09f54bcb92c9c2e94d02779231835f58">circt::ExportVerilog::GlobalNameResolver::legalizeModuleNames</a></div><div class="ttdeci">void legalizeModuleNames(HWModuleOp module)</div><div class="ttdoc">Check to see if the port names of the specified module conflict with keywords or themselves.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00288">LegalizeNames.cpp:288</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html_a0a3756f719f3c181c29da5a91c707e73"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a0a3756f719f3c181c29da5a91c707e73">circt::ExportVerilog::GlobalNameResolver::takeGlobalNameTable</a></div><div class="ttdeci">GlobalNameTable takeGlobalNameTable()</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00104">LegalizeNames.cpp:104</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html_a479536f2dfda58a22e6d3ac0d96af357"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a479536f2dfda58a22e6d3ac0d96af357">circt::ExportVerilog::GlobalNameResolver::operator=</a></div><div class="ttdeci">void operator=(const GlobalNameResolver &amp;)=delete</div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html_a4eeaaf1ab81c8f2055ab1a533422300b"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a4eeaaf1ab81c8f2055ab1a533422300b">circt::ExportVerilog::GlobalNameResolver::options</a></div><div class="ttdeci">const LoweringOptions &amp; options</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00126">LegalizeNames.cpp:126</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html_a6408f6c2a5a14c6aac344033b060c814"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a6408f6c2a5a14c6aac344033b060c814">circt::ExportVerilog::GlobalNameResolver::gatherEnumPrefixes</a></div><div class="ttdeci">void gatherEnumPrefixes(mlir::ModuleOp topLevel)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00269">LegalizeNames.cpp:269</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html_a7d3985b4b7a5bda2f5a52da48f5c7d0c"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#a7d3985b4b7a5bda2f5a52da48f5c7d0c">circt::ExportVerilog::GlobalNameResolver::GlobalNameResolver</a></div><div class="ttdeci">GlobalNameResolver(const GlobalNameResolver &amp;)=delete</div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html_ac35ac58de95540213a59a998d1471dd2"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#ac35ac58de95540213a59a998d1471dd2">circt::ExportVerilog::GlobalNameResolver::globalNameResolver</a></div><div class="ttdeci">NameCollisionResolver globalNameResolver</div><div class="ttdoc">Set of globally visible names, to ensure uniqueness.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00117">LegalizeNames.cpp:117</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html_acce7e527a83439d189866ad3c0a821cf"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#acce7e527a83439d189866ad3c0a821cf">circt::ExportVerilog::GlobalNameResolver::legalizeInterfaceNames</a></div><div class="ttdeci">void legalizeInterfaceNames(InterfaceOp interface)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00307">LegalizeNames.cpp:307</a></div></div>
<div class="ttc" id="aclasshw_1_1HWModuleOp_html"><div class="ttname"><a href="classhw_1_1HWModuleOp.html">hw.HWModuleOp</a></div><div class="ttdef"><b>Definition:</b> <a href="hw_8py_source.html#l00294">hw.py:294</a></div></div>
<div class="ttc" id="aclasshw_1_1TypeScopeOp_html"><div class="ttname"><a href="classhw_1_1TypeScopeOp.html">hw.TypeScopeOp</a></div><div class="ttdef"><b>Definition:</b> <a href="hw_8py_source.html#l00538">hw.py:538</a></div></div>
<div class="ttc" id="aclasshw_1_1TypedeclOp_html"><div class="ttname"><a href="classhw_1_1TypedeclOp.html">hw.TypedeclOp</a></div><div class="ttdef"><b>Definition:</b> <a href="hw_8py_source.html#l00528">hw.py:528</a></div></div>
<div class="ttc" id="aclasssv_1_1RegOp_html"><div class="ttname"><a href="classsv_1_1RegOp.html">sv.RegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="sv_8py_source.html#l00068">sv.py:68</a></div></div>
<div class="ttc" id="aclasssv_1_1WireOp_html"><div class="ttname"><a href="classsv_1_1WireOp.html">sv.WireOp</a></div><div class="ttdef"><b>Definition:</b> <a href="sv_8py_source.html#l00035">sv.py:35</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_aabd7794455aa6724cd1954dd1887fb41"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#aabd7794455aa6724cd1954dd1887fb41">circt::ExportVerilog::legalizeGlobalNames</a></div><div class="ttdeci">GlobalNameTable legalizeGlobalNames(ModuleOp topLevel, const LoweringOptions &amp;options)</div><div class="ttdoc">Rewrite module names and interfaces to not conflict with each other or with Verilog keywords.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00333">LegalizeNames.cpp:333</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ae2fe6bbdd1e53c28ca5128b564e9366c"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ae2fe6bbdd1e53c28ca5128b564e9366c">circt::ExportVerilog::getSymOpName</a></div><div class="ttdeci">StringRef getSymOpName(Operation *symOp)</div><div class="ttdoc">Return the verilog name of the operations that can define a symbol.</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00187">ExportVerilog.cpp:187</a></div></div>
<div class="ttc" id="anamespacecirct_1_1calyx_1_1direction_html_aa581977b67c4a52e186e2d320010f50f"><div class="ttname"><a href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">circt::calyx::direction::get</a></div><div class="ttdeci">Direction get(bool isOutput)</div><div class="ttdoc">Returns an output direction if isOutput is true, otherwise returns an input direction.</div><div class="ttdef"><b>Definition:</b> <a href="CalyxOps_8cpp_source.html#l00054">CalyxOps.cpp:54</a></div></div>
<div class="ttc" id="anamespacecirct_1_1hw_html_aee5f8b1855135f95a127c36b41c0bc81"><div class="ttname"><a href="namespacecirct_1_1hw.html#aee5f8b1855135f95a127c36b41c0bc81">circt::hw::getVerilogModuleNameAttr</a></div><div class="ttdeci">StringAttr getVerilogModuleNameAttr(Operation *module)</div><div class="ttdoc">Returns the verilog module name attribute or symbol name of any module-like operations.</div><div class="ttdef"><b>Definition:</b> <a href="HWOps_8cpp_source.html#l00534">HWOps.cpp:534</a></div></div>
<div class="ttc" id="anamespacecirct_1_1sv_html_ad8f9eda9941d5221360a2c105aefbccc"><div class="ttname"><a href="namespacecirct_1_1sv.html#ad8f9eda9941d5221360a2c105aefbccc">circt::sv::legalizeName</a></div><div class="ttdeci">StringRef legalizeName(llvm::StringRef name, llvm::StringMap&lt; size_t &gt; &amp;nextGeneratedNameIDs, bool caseInsensitiveKeywords)</div><div class="ttdoc">Legalize the specified name for use in SV output.</div></div>
<div class="ttc" id="anamespacecirct_1_1sv_html_aecbbcc58f17e9ec83de6a8dcb9227600"><div class="ttname"><a href="namespacecirct_1_1sv.html#aecbbcc58f17e9ec83de6a8dcb9227600">circt::sv::isNameValid</a></div><div class="ttdeci">bool isNameValid(llvm::StringRef name, bool caseInsensitiveKeywords)</div><div class="ttdoc">Check if a name is valid for use in SV output by only containing characters allowed in SV identifiers...</div></div>
<div class="ttc" id="anamespacecirct_html"><div class="ttname"><a href="namespacecirct.html">circt</a></div><div class="ttdoc">This file defines an intermediate representation for circuits acting as an abstraction for constraint...</div><div class="ttdef"><b>Definition:</b> <a href="DebugAnalysis_8h_source.html#l00021">DebugAnalysis.h:21</a></div></div>
<div class="ttc" id="anamespaceesiaccel_1_1accelerator_html_a7509062cd2df99270e72fda2b4009158"><div class="ttname"><a href="namespaceesiaccel_1_1accelerator.html#a7509062cd2df99270e72fda2b4009158">esiaccel.accelerator.ctxt</a></div><div class="ttdeci">ctxt</div><div class="ttdef"><b>Definition:</b> <a href="accelerator_8py_source.html#l00019">accelerator.py:19</a></div></div>
<div class="ttc" id="anamespacehw_html"><div class="ttname"><a href="namespacehw.html">hw</a></div><div class="ttdef"><b>Definition:</b> <a href="hw_8py_source.html#l00001">hw.py:1</a></div></div>
<div class="ttc" id="anamespacesv_html"><div class="ttname"><a href="namespacesv.html">sv</a></div><div class="ttdef"><b>Definition:</b> <a href="sv_8py_source.html#l00001">sv.py:1</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">circt::ExportVerilog::GlobalNameTable</a></div><div class="ttdoc">This class keeps track of global names at the module/interface level.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00042">ExportVerilogInternals.h:42</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_a15eebabbba7e8b373551bf2eda69e2b5"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a15eebabbba7e8b373551bf2eda69e2b5">circt::ExportVerilog::GlobalNameTable::enumPrefixes</a></div><div class="ttdeci">DenseMap&lt; Type, StringAttr &gt; enumPrefixes</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00078">ExportVerilogInternals.h:78</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_aaf128f0172f15f9cda4f4f3fe1b1c898"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aaf128f0172f15f9cda4f4f3fe1b1c898">circt::ExportVerilog::GlobalNameTable::getParameterVerilogName</a></div><div class="ttdeci">StringRef getParameterVerilogName(Operation *module, StringAttr paramName) const</div><div class="ttdoc">Return the string to use for the specified parameter name in the specified module.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00049">ExportVerilogInternals.h:49</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_acff06e6cb75f4fa0fb3ace748fd78675"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#acff06e6cb75f4fa0fb3ace748fd78675">circt::ExportVerilog::GlobalNameTable::addRenamedParam</a></div><div class="ttdeci">void addRenamedParam(Operation *module, StringAttr oldName, StringRef newName)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00066">ExportVerilogInternals.h:66</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">circt::ExportVerilog::NameCollisionResolver</a></div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00085">ExportVerilogInternals.h:85</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a628d2213827c728edf624faeecffc66b"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a628d2213827c728edf624faeecffc66b">circt::ExportVerilog::NameCollisionResolver::insertUsedName</a></div><div class="ttdeci">void insertUsedName(StringRef name)</div><div class="ttdoc">Insert a string as an already-used name.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00096">ExportVerilogInternals.h:96</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a9efd939431bef9cb42c90949b0a625ac"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">circt::ExportVerilog::NameCollisionResolver::getLegalName</a></div><div class="ttdeci">StringRef getLegalName(StringRef originalName)</div><div class="ttdoc">Given a name that may have collisions or invalid symbols, return a replacement name to use,...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00033">LegalizeNames.cpp:33</a></div></div>
<div class="ttc" id="astructcirct_1_1LoweringOptions_html"><div class="ttname"><a href="structcirct_1_1LoweringOptions.html">circt::LoweringOptions</a></div><div class="ttdoc">Options which control the emission from CIRCT to Verilog.</div><div class="ttdef"><b>Definition:</b> <a href="LoweringOptions_8h_source.html#l00027">LoweringOptions.h:27</a></div></div>
<div class="ttc" id="astructcirct_1_1LoweringOptions_html_a1a348c75ce4e893bccd69290fe4b89ad"><div class="ttname"><a href="structcirct_1_1LoweringOptions.html#a1a348c75ce4e893bccd69290fe4b89ad">circt::LoweringOptions::enforceVerifLabels</a></div><div class="ttdeci">bool enforceVerifLabels</div><div class="ttdoc">If true, verification statements like assert, assume, and cover will always be emitted with a label.</div><div class="ttdef"><b>Definition:</b> <a href="LoweringOptions_8h_source.html#l00087">LoweringOptions.h:87</a></div></div>
<div class="ttc" id="astructcirct_1_1LoweringOptions_html_ac80dbc3cd80882c3de73dd260ed453cf"><div class="ttname"><a href="structcirct_1_1LoweringOptions.html#ac80dbc3cd80882c3de73dd260ed453cf">circt::LoweringOptions::caseInsensitiveKeywords</a></div><div class="ttdeci">bool caseInsensitiveKeywords</div><div class="ttdoc">If true, then unique names that collide with keywords case insensitively.</div><div class="ttdef"><b>Definition:</b> <a href="LoweringOptions_8h_source.html#l00165">LoweringOptions.h:165</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 28 2024 00:06:53 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
