Info: Starting: Create simulation model
Info: qsys-generate F:\sim\HCP\rtl\rtl\FIFO9x256\dcm_fifo9x256.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\sim\HCP\rtl\rtl\FIFO9x256\dcm_fifo9x256 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading FIFO9x256/dcm_fifo9x256.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 19.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: dcm_fifo9x256.fifo_0: Targeting device family: Arria 10.
: dcm_fifo9x256.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: dcm_fifo9x256.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: dcm_fifo9x256: "Transforming system: dcm_fifo9x256"
Info: dcm_fifo9x256: Running transform generation_view_transform
Info: dcm_fifo9x256: Running transform generation_view_transform took 0.000s
Info: fifo_0: Running transform generation_view_transform
Info: fifo_0: Running transform generation_view_transform took 0.000s
Info: dcm_fifo9x256: Running transform merlin_avalon_transform
Info: dcm_fifo9x256: Running transform merlin_avalon_transform took 0.068s
Info: dcm_fifo9x256: "Naming system components in system: dcm_fifo9x256"
Info: dcm_fifo9x256: "Processing generation queue"
Info: dcm_fifo9x256: "Generating: dcm_fifo9x256"
Info: dcm_fifo9x256: "Generating: dcm_fifo9x256_fifo_191_53aeptq"
Info: dcm_fifo9x256: Done "dcm_fifo9x256" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=F:\sim\HCP\rtl\rtl\FIFO9x256\dcm_fifo9x256\dcm_fifo9x256.spd --output-directory=F:/sim/HCP/rtl/rtl/FIFO9x256/dcm_fifo9x256/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=F:\sim\HCP\rtl\rtl\FIFO9x256\dcm_fifo9x256\dcm_fifo9x256.spd --output-directory=F:/sim/HCP/rtl/rtl/FIFO9x256/dcm_fifo9x256/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/sim/HCP/rtl/rtl/FIFO9x256/dcm_fifo9x256/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in F:/sim/HCP/rtl/rtl/FIFO9x256/dcm_fifo9x256/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in F:/sim/HCP/rtl/rtl/FIFO9x256/dcm_fifo9x256/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in F:/sim/HCP/rtl/rtl/FIFO9x256/dcm_fifo9x256/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in F:/sim/HCP/rtl/rtl/FIFO9x256/dcm_fifo9x256/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/sim/HCP/rtl/rtl/FIFO9x256/dcm_fifo9x256/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\sim\HCP\rtl\rtl\FIFO9x256\dcm_fifo9x256.qsys --block-symbol-file --output-directory=F:\sim\HCP\rtl\rtl\FIFO9x256\dcm_fifo9x256 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading FIFO9x256/dcm_fifo9x256.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 19.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: dcm_fifo9x256.fifo_0: Targeting device family: Arria 10.
: dcm_fifo9x256.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: dcm_fifo9x256.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\sim\HCP\rtl\rtl\FIFO9x256\dcm_fifo9x256.qsys --synthesis=VERILOG --output-directory=F:\sim\HCP\rtl\rtl\FIFO9x256\dcm_fifo9x256 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading FIFO9x256/dcm_fifo9x256.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 19.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: dcm_fifo9x256.fifo_0: Targeting device family: Arria 10.
: dcm_fifo9x256.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: dcm_fifo9x256.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: dcm_fifo9x256: "Transforming system: dcm_fifo9x256"
Info: dcm_fifo9x256: Running transform generation_view_transform
Info: dcm_fifo9x256: Running transform generation_view_transform took 0.000s
Info: fifo_0: Running transform generation_view_transform
Info: fifo_0: Running transform generation_view_transform took 0.000s
Info: dcm_fifo9x256: Running transform merlin_avalon_transform
Info: dcm_fifo9x256: Running transform merlin_avalon_transform took 0.062s
Info: dcm_fifo9x256: "Naming system components in system: dcm_fifo9x256"
Info: dcm_fifo9x256: "Processing generation queue"
Info: dcm_fifo9x256: "Generating: dcm_fifo9x256"
Info: dcm_fifo9x256: "Generating: dcm_fifo9x256_fifo_191_53aeptq"
Info: dcm_fifo9x256: Done "dcm_fifo9x256" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
